
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   360138000                       # Number of ticks simulated
final_tick                               2267563624500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              480980551                       # Simulator instruction rate (inst/s)
host_op_rate                                480963700                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              930118555                       # Simulator tick rate (ticks/s)
host_mem_usage                                 823456                       # Number of bytes of host memory used
host_seconds                                     0.39                       # Real time elapsed on the host
sim_insts                                   186221186                       # Number of instructions simulated
sim_ops                                     186221186                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus04.inst       124032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data       210624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst        35072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data        82688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst       108352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data       594048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1154880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst       124032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst        35072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst       108352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        267456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       573120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          573120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus04.inst         1938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data         3291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst          548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data         1292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst         1693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data         9282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8955                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8955                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus04.inst    344401313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data    584842477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst     97384891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data    229600875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst    300862447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data   1649501025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data       177710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3206770738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst    344401313                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst     97384891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst    300862447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        742648651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1591389967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1591389967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1591389967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst    344401313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data    584842477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst     97384891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data    229600875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst    300862447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data   1649501025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data       177710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4798160705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                    1                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               2                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         436.856251                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   436.281324                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data     0.574927                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.852112                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.001123                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.853235                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data           75                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data           54                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data            3                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data            2                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data          129                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data          129                       # number of overall hits
system.cpu00.dcache.overall_hits::total           129                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data            3                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            1                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.cpu00.dcache.overall_misses::total            3                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data          132                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data          132                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements               0                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst          370                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst          370                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst          370                       # number of overall hits
system.cpu00.icache.overall_hits::total           370                       # number of overall hits
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst          370                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst          370                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                    1                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 1                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               1                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         312.428344                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   311.853771                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data     0.574573                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.609089                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.001122                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.610212                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data           75                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data           54                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            2                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          129                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          129                       # number of overall hits
system.cpu01.dcache.overall_hits::total           129                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            3                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            1                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            2                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.cpu01.dcache.overall_misses::total            3                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          132                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          132                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          497                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst          370                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst          370                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst          370                       # number of overall hits
system.cpu01.icache.overall_hits::total           370                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst          370                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst          370                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                    1                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements               1                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         231.026129                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   230.451910                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data     0.574219                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.450101                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.001122                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.451223                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          149                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.291016                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data           75                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data           54                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data            3                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            2                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data          129                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data          129                       # number of overall hits
system.cpu02.dcache.overall_hits::total           129                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data            3                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            1                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            2                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.cpu02.dcache.overall_misses::total            3                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data          132                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data          132                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu02.dcache.writebacks::total               1                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst          370                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst          370                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst          370                       # number of overall hits
system.cpu02.icache.overall_hits::total           370                       # number of overall hits
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst          370                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst          370                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              362980500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          363145000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                    1                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements               2                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         450.730680                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs                14                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   450.156815                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data     0.573865                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.879213                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.001121                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.880333                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          440                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data           75                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data           54                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            2                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data          129                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data          129                       # number of overall hits
system.cpu03.dcache.overall_hits::total           129                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data            3                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            1                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            2                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data            3                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data            3                       # number of overall misses
system.cpu03.dcache.overall_misses::total            3                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data          132                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data          132                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu03.dcache.writebacks::total               1                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst          370                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst          370                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst          370                       # number of overall hits
system.cpu03.icache.overall_hits::total           370                       # number of overall hits
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst          370                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst          370                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    162     47.65%     47.65% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.29%     47.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   177     52.06%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                340                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 324                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              141488000     91.49%     91.49% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.11%     91.60% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              12994000      8.40%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          154646500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.28%      0.28% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      3.31%      3.58% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.28%      3.86% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 321     88.43%     92.29% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.28%     92.56% # number of callpals executed
system.cpu04.kern.callpal::rti                     18      4.96%     97.52% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      2.48%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  363                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                18                      
system.cpu04.kern.mode_good::user                  17                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel         62924000     75.72%     75.72% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           20181500     24.28%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            4902                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         466.328659                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             67127                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            4902                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           13.693798                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    23.846574                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   442.482085                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.046575                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.864223                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.910798                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          131602                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         131602                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        31335                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31335                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        25799                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        25799                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          505                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          505                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          587                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          587                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        57134                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          57134                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        57134                       # number of overall hits
system.cpu04.dcache.overall_hits::total         57134                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         2866                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2866                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         2125                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2125                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          102                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          102                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           19                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         4991                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4991                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         4991                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4991                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        34201                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        34201                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        27924                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27924                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        62125                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        62125                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        62125                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        62125                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.083799                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.083799                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.076099                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.076099                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.168040                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.168040                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.031353                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.031353                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.080338                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.080338                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.080338                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.080338                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2993                       # number of writebacks
system.cpu04.dcache.writebacks::total            2993                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2448                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999374                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            270135                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            2448                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          110.349265                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    26.383328                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   485.616046                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.051530                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.948469                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          344099                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         344099                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       168376                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        168376                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       168376                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         168376                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       168376                       # number of overall hits
system.cpu04.icache.overall_hits::total        168376                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         2449                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2449                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         2449                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2449                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         2449                       # number of overall misses
system.cpu04.icache.overall_misses::total         2449                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       170825                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       170825                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       170825                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       170825                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       170825                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       170825                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.014336                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.014336                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.014336                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.014336                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.014336                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.014336                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         2448                       # number of writebacks
system.cpu04.icache.writebacks::total            2448                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      791                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     98     47.57%     47.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     2      0.97%     48.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   106     51.46%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      98     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      2      1.02%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     96     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              356240500     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                330500      0.09%     98.15% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               6724500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          363295500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.905660                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.951456                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     20.86%     21.22% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      1.44%     22.66% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 135     48.56%     71.22% # number of callpals executed
system.cpu05.kern.callpal::rdps                     1      0.36%     71.58% # number of callpals executed
system.cpu05.kern.callpal::rti                     69     24.82%     96.40% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      3.24%     99.64% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.36%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  278                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             127                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       1947509000     99.58%     99.58% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user            8194500      0.42%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1869                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.624580                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             39802                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1869                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           21.295880                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    64.996444                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   359.628136                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.126946                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.702399                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829345                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           81942                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          81942                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        23770                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         23770                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        12960                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        12960                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          443                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          443                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          455                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        36730                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          36730                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        36730                       # number of overall hits
system.cpu05.dcache.overall_hits::total         36730                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1548                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1548                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          644                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          644                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           33                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         2192                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2192                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         2192                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2192                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        25318                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        25318                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        38922                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        38922                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        38922                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        38922                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.061142                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.061142                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.056318                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.056318                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.056318                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.056318                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          815                       # number of writebacks
system.cpu05.dcache.writebacks::total             815                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1283                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            109548                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1283                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           85.384256                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   196.156052                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   315.843948                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.383117                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.616883                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          286357                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         286357                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       141254                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        141254                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       141254                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         141254                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       141254                       # number of overall hits
system.cpu05.icache.overall_hits::total        141254                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1283                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1283                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1283                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1283                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1283                       # number of overall misses
system.cpu05.icache.overall_misses::total         1283                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       142537                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       142537                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       142537                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       142537                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       142537                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       142537                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.009001                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009001                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.009001                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009001                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.009001                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009001                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1283                       # number of writebacks
system.cpu05.icache.writebacks::total            1283                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      0                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1220                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    250     50.20%     50.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.20%     50.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   247     49.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                498                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 496                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              558976000     98.28%     98.28% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                112000      0.02%     98.30% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               9664000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          568752000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.57%      2.57% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  53      9.08%     11.64% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 397     67.98%     79.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                     1      0.17%     79.79% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.17%     79.97% # number of callpals executed
system.cpu06.kern.callpal::rti                    100     17.12%     97.09% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.57%     99.66% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  584                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  97                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       1735466000     95.83%     95.83% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           75510000      4.17%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           12306                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.842002                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            155646                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           12306                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           12.647977                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   107.579471                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   318.262532                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.210116                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.621607                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.831723                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0          457                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          357252                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         357252                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        77202                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         77202                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        80089                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        80089                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1250                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       157291                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         157291                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       157291                       # number of overall hits
system.cpu06.dcache.overall_hits::total        157291                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         5624                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         5624                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         6860                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6860                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          127                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           29                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        12484                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        12484                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        12484                       # number of overall misses
system.cpu06.dcache.overall_misses::total        12484                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        82826                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        82826                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        86949                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        86949                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       169775                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       169775                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       169775                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       169775                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.067901                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.067901                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.078897                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.078897                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.073533                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.073533                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.073533                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.073533                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         8103                       # number of writebacks
system.cpu06.dcache.writebacks::total            8103                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4454                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.875896                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            348236                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4454                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           78.185002                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   206.417500                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst   305.458396                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.403159                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst     0.596598                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999758                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          917866                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         917866                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       452249                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        452249                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       452249                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         452249                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       452249                       # number of overall hits
system.cpu06.icache.overall_hits::total        452249                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4456                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4456                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4456                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4456                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4456                       # number of overall misses
system.cpu06.icache.overall_misses::total         4456                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       456705                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       456705                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       456705                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       456705                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       456705                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       456705                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.009757                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009757                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.009757                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009757                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.009757                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009757                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4454                       # number of writebacks
system.cpu06.icache.writebacks::total            4454                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                    1                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         352.188736                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   351.044433                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data     1.144303                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.685634                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.002235                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.687869                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data           75                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data           52                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            1                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          127                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          127                       # number of overall hits
system.cpu07.dcache.overall_hits::total           127                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data            3                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            2                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            1                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data            5                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data            5                       # number of overall misses
system.cpu07.dcache.overall_misses::total            5                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          132                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          132                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          506                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst          370                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst          370                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst          370                       # number of overall hits
system.cpu07.icache.overall_hits::total           370                       # number of overall hits
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst          370                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst          370                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                    1                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements               2                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         363.475061                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   362.331026                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data     1.144035                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.707678                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.002234                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.709912                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data           75                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data           54                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            3                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            2                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          129                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          129                       # number of overall hits
system.cpu08.dcache.overall_hits::total           129                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data            3                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            1                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data            3                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data            3                       # number of overall misses
system.cpu08.dcache.overall_misses::total            3                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          132                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          132                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          511                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst          370                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst          370                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst          370                       # number of overall hits
system.cpu08.icache.overall_hits::total           370                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                    1                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               1                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         406.266903                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   405.123222                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data     1.143681                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.791256                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.002234                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.793490                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data           75                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data           54                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data            3                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            2                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          129                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          129                       # number of overall hits
system.cpu09.dcache.overall_hits::total           129                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data            3                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            1                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            2                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.cpu09.dcache.overall_misses::total            3                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          132                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          132                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu09.dcache.writebacks::total               1                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst          370                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst          370                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst          370                       # number of overall hits
system.cpu09.icache.overall_hits::total           370                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst          370                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst          370                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                    1                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               1                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.091772                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   396.948445                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data     1.143327                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.775290                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.002233                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777523                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data           75                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data           54                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data            3                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            2                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          129                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          129                       # number of overall hits
system.cpu10.dcache.overall_hits::total           129                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data            3                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            1                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.cpu10.dcache.overall_misses::total            3                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          132                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          132                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          425                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst          370                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst          370                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst          370                       # number of overall hits
system.cpu10.icache.overall_hits::total           370                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst          370                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst          370                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                    1                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               1                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.998789                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   391.855816                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data     1.142973                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.765343                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.002232                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767576                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data           75                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data           54                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data            3                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            2                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          129                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          129                       # number of overall hits
system.cpu11.dcache.overall_hits::total           129                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data            3                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            1                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.cpu11.dcache.overall_misses::total            3                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          132                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          132                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          425                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst          370                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst          370                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst          370                       # number of overall hits
system.cpu11.icache.overall_hits::total           370                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst          370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst          370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                    1                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               1                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         398.998659                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   397.856040                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data     1.142619                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.777063                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.002232                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.779294                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data           75                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data           54                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            3                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            2                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          129                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          129                       # number of overall hits
system.cpu12.dcache.overall_hits::total           129                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data            3                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            1                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            2                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.cpu12.dcache.overall_misses::total            3                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          132                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          132                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          425                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst          370                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst          370                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst          370                       # number of overall hits
system.cpu12.icache.overall_hits::total           370                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst          370                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst          370                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                    1                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               1                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         408.998528                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   407.856263                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data     1.142265                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.796594                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.002231                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.798825                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data           75                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data           52                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            1                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          127                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          127                       # number of overall hits
system.cpu13.dcache.overall_hits::total           127                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data            3                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            2                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            1                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data            5                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data            5                       # number of overall misses
system.cpu13.dcache.overall_misses::total            5                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          132                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          132                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          425                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst          370                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst          370                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst          370                       # number of overall hits
system.cpu13.icache.overall_hits::total           370                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst          370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst          370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              363034500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                    1                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               1                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         403.998398                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   402.856487                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data     1.141911                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.786829                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.002230                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.789059                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data           75                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data           53                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total           53                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            1                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          128                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            128                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          128                       # number of overall hits
system.cpu14.dcache.overall_hits::total           128                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data            3                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            1                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.cpu14.dcache.overall_misses::total            4                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          132                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          132                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          425                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst          370                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst          370                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst          370                       # number of overall hits
system.cpu14.icache.overall_hits::total           370                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst          370                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst          370                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                        4                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      1     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2     50.00%     75.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                     1     25.00%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                  4                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       1     25.00%     25.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     50.00%     75.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      1     25.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                   4                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              362989500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                 14500      0.00%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          363199000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                   2     66.67%     66.67% # number of callpals executed
system.cpu15.kern.callpal::rti                      1     33.33%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                    3                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               1                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.131569                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   456.708080                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data     3.423489                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.892008                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.006687                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898694                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses             342                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses            342                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data           89                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total            89                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data           59                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total           59                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            1                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          148                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            148                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          148                       # number of overall hits
system.cpu15.dcache.overall_hits::total           148                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data            3                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            7                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           10                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           10                       # number of overall misses
system.cpu15.dcache.overall_misses::total           10                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          158                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          158                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          158                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          158                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          431                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses             920                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses            920                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst          460                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           460                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst          460                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            460                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst          460                       # number of overall hits
system.cpu15.icache.overall_hits::total           460                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst          460                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          460                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst          460                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          460                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18778                       # number of replacements
system.l2.tags.tagsinuse                  4008.764861                       # Cycle average of tags in use
system.l2.tags.total_refs                       21484                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18778                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.144105                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1726.535450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        1.279372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        1.604346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.679241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       17.396622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       38.857871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        2.497659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.010364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        1.571177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        1.003213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst   402.619631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data   333.054260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst   132.850047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data   147.972723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst   438.614227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data   761.218658                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.421517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.004247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.009487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.098296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.081312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.032434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.036126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.107084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.185844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978702                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4041                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1012                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2938                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986572                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    421369                       # Number of tag accesses
system.l2.tags.data_accesses                   421369                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11914                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11914                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         4952                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4952                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus04.data          103                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  109                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus04.data          222                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data           70                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data          506                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   798                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst          511                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst          735                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst         2763                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4009                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data         1040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data          697                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data         2447                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4186                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst          511                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data         1262                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst          735                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data          767                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst         2763                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data         2953                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8993                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst          511                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data         1262                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst          735                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data          767                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst         2763                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data         2953                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.l2.overall_hits::total                    8993                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus04.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 21                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus04.data         1713                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data          542                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data         6106                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8362                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst         1938                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst          548                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst         1693                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4179                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data         1578                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data          750                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data         3181                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5509                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus04.inst         1938                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data         3291                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst          548                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data         1292                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst         1693                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data         9287                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18050                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus04.inst         1938                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data         3291                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst          548                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data         1292                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst         1693                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data         9287                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data            1                       # number of overall misses
system.l2.overall_misses::total                 18050                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        11914                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11914                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         4952                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4952                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data          107                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              130                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data         1935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data          612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data         6612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst         2449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst         1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst         4456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8188                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data         2618                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data         1447                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data         5628                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst         2449                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data         4553                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst         1283                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data         2059                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst         4456                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data        12240                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27043                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst         2449                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data         4553                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst         1283                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data         2059                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst         4456                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data        12240                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27043                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.037383                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.161538                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.885271                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.885621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.923472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.912882                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.791343                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.379937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.510381                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.602750                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.518314                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.565210                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.568231                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.791343                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.722820                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.627489                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.379937                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.758742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.667456                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.791343                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.722820                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.627489                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.379937                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.758742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.667456                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8955                       # number of writebacks
system.l2.writebacks::total                      8955                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9688                       # Transaction distribution
system.membus.trans_dist::WriteReq                 34                       # Transaction distribution
system.membus.trans_dist::WriteResp                34                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8955                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7066                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              140                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             98                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              32                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8594                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8357                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9688                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        52618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1728000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1728272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1728272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34575                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34575    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34575                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits                59                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits                141                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits                79                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             4534715243                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts               370                       # Number of instructions committed
system.switch_cpus00.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts                351                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs                 142                       # number of memory refs
system.switch_cpus00.num_load_insts                82                       # Number of load instructions
system.switch_cpus00.num_store_insts               60                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4532392091.985638                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2323151.014362                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus00.Branches                      48                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total              370                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits                59                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                141                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits                79                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             4534715328                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts               370                       # Number of instructions committed
system.switch_cpus01.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts                351                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 142                       # number of memory refs
system.switch_cpus01.num_load_insts                82                       # Number of load instructions
system.switch_cpus01.num_store_insts               60                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     4532392176.942092                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2323151.057908                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus01.Branches                      48                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total              370                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits                59                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits                141                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits                79                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             4534715413                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts               370                       # Number of instructions committed
system.switch_cpus02.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts                351                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                 142                       # number of memory refs
system.switch_cpus02.num_load_insts                82                       # Number of load instructions
system.switch_cpus02.num_store_insts               60                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     4532392261.898546                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2323151.101454                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus02.Branches                      48                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total              370                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits                59                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits                141                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits                79                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             4534715498                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts               370                       # Number of instructions committed
system.switch_cpus03.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts                351                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                 142                       # number of memory refs
system.switch_cpus03.num_load_insts                82                       # Number of load instructions
system.switch_cpus03.num_store_insts               60                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4532392346.855000                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2323151.145000                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus03.Branches                      48                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total              370                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              34694                       # DTB read hits
system.switch_cpus04.dtb.read_misses               90                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           8159                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             28512                       # DTB write hits
system.switch_cpus04.dtb.write_misses              15                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          4603                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              63206                       # DTB hits
system.switch_cpus04.dtb.data_misses              105                       # DTB misses
system.switch_cpus04.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          12762                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             43718                       # ITB hits
system.switch_cpus04.itb.fetch_misses              94                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         43812                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                 308610                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            170713                       # Number of instructions committed
system.switch_cpus04.committedOps              170713                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       164889                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          245                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              4341                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        17826                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             164889                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 245                       # number of float instructions
system.switch_cpus04.num_int_register_reads       227411                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       116833                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               63470                       # number of memory refs
system.switch_cpus04.num_load_insts             34898                       # Number of load instructions
system.switch_cpus04.num_store_insts            28572                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     235378.344588                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     73231.655412                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.237295                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.762705                       # Percentage of idle cycles
system.switch_cpus04.Branches                   23507                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         2833      1.66%      1.66% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           99874     58.47%     60.12% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            169      0.10%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            30      0.02%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          35851     20.99%     81.23% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         28852     16.89%     98.12% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         3216      1.88%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           170825                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              25248                       # DTB read hits
system.switch_cpus05.dtb.read_misses              327                       # DTB read misses
system.switch_cpus05.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses           1826                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             13974                       # DTB write hits
system.switch_cpus05.dtb.write_misses              38                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              39222                       # DTB hits
system.switch_cpus05.dtb.data_misses              365                       # DTB misses
system.switch_cpus05.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus05.dtb.data_accesses           2701                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             23185                       # ITB hits
system.switch_cpus05.itb.fetch_misses             125                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         23310                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             4534715777                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            142151                       # Number of instructions committed
system.switch_cpus05.committedOps              142151                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       136802                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2883                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        17899                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             136802                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 297                       # number of float instructions
system.switch_cpus05.num_int_register_reads       181285                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       103648                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               40331                       # number of memory refs
system.switch_cpus05.num_load_insts             26133                       # Number of load instructions
system.switch_cpus05.num_store_insts            14198                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3636556528.391825                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     898159248.608174                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.198063                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.801937                       # Percentage of idle cycles
system.switch_cpus05.Branches                   21879                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         2793      1.96%      1.96% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           91810     64.41%     66.37% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            111      0.08%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            25      0.02%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             3      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          27180     19.07%     85.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         14207      9.97%     95.50% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6408      4.50%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           142537                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              83643                       # DTB read hits
system.switch_cpus06.dtb.read_misses              372                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          34097                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             88169                       # DTB write hits
system.switch_cpus06.dtb.write_misses             106                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         15517                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             171812                       # DTB hits
system.switch_cpus06.dtb.data_misses              478                       # DTB misses
system.switch_cpus06.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          49614                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            162056                       # ITB hits
system.switch_cpus06.itb.fetch_misses             152                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        162208                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             4535127250                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            456222                       # Number of instructions committed
system.switch_cpus06.committedOps              456222                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       439224                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              8675                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        48500                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             439224                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3618                       # number of float instructions
system.switch_cpus06.num_int_register_reads       631089                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       298260                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              172938                       # number of memory refs
system.switch_cpus06.num_load_insts             84483                       # Number of load instructions
system.switch_cpus06.num_store_insts            88455                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1658590896.930924                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     2876536353.069076                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.634279                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.365721                       # Percentage of idle cycles
system.switch_cpus06.Branches                   60070                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9721      2.13%      2.13% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          260805     57.11%     59.23% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            513      0.11%     59.35% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.35% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd          1172      0.26%     59.60% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.60% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.60% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           227      0.05%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          86730     18.99%     78.64% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         88534     19.39%     98.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         9003      1.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           456705                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits                59                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                141                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits                79                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             4534715753                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts               370                       # Number of instructions committed
system.switch_cpus07.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts                351                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 142                       # number of memory refs
system.switch_cpus07.num_load_insts                82                       # Number of load instructions
system.switch_cpus07.num_store_insts               60                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     4532392601.724363                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2323151.275637                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus07.Branches                      48                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total              370                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits                59                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                141                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits                79                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             4534715838                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts               370                       # Number of instructions committed
system.switch_cpus08.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts                351                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 142                       # number of memory refs
system.switch_cpus08.num_load_insts                82                       # Number of load instructions
system.switch_cpus08.num_store_insts               60                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     4532392686.680817                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2323151.319183                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus08.Branches                      48                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total              370                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits                59                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits                79                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             4534715923                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts               370                       # Number of instructions committed
system.switch_cpus09.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts                351                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 142                       # number of memory refs
system.switch_cpus09.num_load_insts                82                       # Number of load instructions
system.switch_cpus09.num_store_insts               60                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     4532392771.637271                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2323151.362729                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus09.Branches                      48                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total              370                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits                59                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                141                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits                79                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             4534716008                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts               370                       # Number of instructions committed
system.switch_cpus10.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts                351                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 142                       # number of memory refs
system.switch_cpus10.num_load_insts                82                       # Number of load instructions
system.switch_cpus10.num_store_insts               60                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     4532392856.593725                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2323151.406274                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus10.Branches                      48                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total              370                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits                59                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                141                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits                79                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             4534716093                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts               370                       # Number of instructions committed
system.switch_cpus11.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts                351                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 142                       # number of memory refs
system.switch_cpus11.num_load_insts                82                       # Number of load instructions
system.switch_cpus11.num_store_insts               60                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     4532392941.550179                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2323151.449820                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus11.Branches                      48                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total              370                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits                59                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                141                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits                79                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             4534716178                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts               370                       # Number of instructions committed
system.switch_cpus12.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts                351                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 142                       # number of memory refs
system.switch_cpus12.num_load_insts                82                       # Number of load instructions
system.switch_cpus12.num_store_insts               60                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     4532393026.506634                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2323151.493366                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus12.Branches                      48                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total              370                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits                59                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                141                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits                79                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             4534716263                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts               370                       # Number of instructions committed
system.switch_cpus13.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts                351                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 142                       # number of memory refs
system.switch_cpus13.num_load_insts                82                       # Number of load instructions
system.switch_cpus13.num_store_insts               60                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     4532393111.463088                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2323151.536912                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus13.Branches                      48                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total              370                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits                59                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                141                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits                79                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             4534716348                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts               370                       # Number of instructions committed
system.switch_cpus14.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts                351                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 142                       # number of memory refs
system.switch_cpus14.num_load_insts                82                       # Number of load instructions
system.switch_cpus14.num_store_insts               60                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     4532393196.419542                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2323151.580458                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000512                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999488                       # Percentage of idle cycles
system.switch_cpus14.Branches                      48                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total              370                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                 97                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits                72                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                169                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits                97                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses            97                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             4534716523                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts               460                       # Number of instructions committed
system.switch_cpus15.committedOps                 460                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses          433                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                16                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts           36                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts                433                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads          580                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes          323                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 170                       # number of memory refs
system.switch_cpus15.num_load_insts                97                       # Number of load instructions
system.switch_cpus15.num_store_insts               73                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     4531826748.971326                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2889774.028674                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000637                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999363                       # Percentage of idle cycles
system.switch_cpus15.Branches                      60                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            2      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu             251     54.57%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            108     23.48%     78.48% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite            74     16.09%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess           25      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total              460                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        55558                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24351                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         9366                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2860                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1234                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1626                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18541                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                34                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               34                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11914                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4952                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5111                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             244                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            99                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            343                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9397                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9397                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8188                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10353                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         6485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side        14476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         3091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         5814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side        11752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side        36765                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 78607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       258304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side       506832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       115712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side       192728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       466944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      1323456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2867728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18778                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            74370                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.863077                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.706662                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  59780     80.38%     80.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5470      7.36%     87.74% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2276      3.06%     90.80% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1415      1.90%     92.70% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1170      1.57%     94.27% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    840      1.13%     95.40% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    432      0.58%     95.98% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    238      0.32%     96.30% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    103      0.14%     96.44% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    132      0.18%     96.62% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   235      0.32%     96.94% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   210      0.28%     97.22% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   110      0.15%     97.37% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   167      0.22%     97.59% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   309      0.42%     98.01% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  1435      1.93%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    48      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              74370                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002072                       # Number of seconds simulated
sim_ticks                                  2072085000                       # Number of ticks simulated
final_tick                               2269997428000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               96739145                       # Simulator instruction rate (inst/s)
host_op_rate                                 96738497                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1049660154                       # Simulator tick rate (ticks/s)
host_mem_usage                                 855200                       # Number of bytes of host memory used
host_seconds                                     1.97                       # Real time elapsed on the host
sim_insts                                   190965755                       # Number of instructions simulated
sim_ops                                     190965755                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst       666560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data       711424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst        19648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data        19072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data         7168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst         1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data         1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data         1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst       133440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data       227200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst        55744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data       104384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1954432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst       666560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst        19648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst       133440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst        55744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        880512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4415936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4415936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst        10415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data        11116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst          307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data          298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data          112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data           25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst         2085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data         3550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst          871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data         1631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               30538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         68999                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68999                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst       926603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data       308868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data       123547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst    321685645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data    343337267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst      9482236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data      9204256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst       308868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data      3459318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data        30887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst       833943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data       772169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst       401528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data       741282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst     64398903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data    109648012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst     26902371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data     50376312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data       123547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data       154434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             943219993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst       926603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst    321685645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst      9482236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst       308868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst       833943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst       401528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst     64398903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst     26902371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        424940097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2131155816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2131155816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2131155816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst       926603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data       308868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data       123547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst    321685645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data    343337267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst      9482236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data      9204256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst       308868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data      3459318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data        30887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst       833943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data       772169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst       401528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data       741282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst     64398903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data    109648012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst     26902371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data     50376312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data       123547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data       154434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3074375810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      5                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    229     40.60%     40.60% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    72     12.77%     53.37% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     2      0.35%     53.72% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.18%     53.90% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   260     46.10%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                564                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     229     42.96%     42.96% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     72     13.51%     56.47% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      2      0.38%     56.85% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.19%     57.04% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    229     42.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 533                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             2241147500     98.29%     98.29% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               5400000      0.24%     98.52% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22                 98000      0.00%     98.53% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.01%     98.54% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              33387000      1.46%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         2280197000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.880769                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.945035                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                 416     84.04%     84.04% # number of callpals executed
system.cpu00.kern.callpal::rdps                     6      1.21%     85.25% # number of callpals executed
system.cpu00.kern.callpal::rti                     73     14.75%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  495                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel              75                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements              12                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         434.270195                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs              4142                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs              12                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          345.166667                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   416.668126                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data    17.602070                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.813805                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.034379                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.848184                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          386                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           61714                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          61714                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        19031                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         19031                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        10757                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        10757                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          522                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          522                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          447                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          447                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        29788                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          29788                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        29788                       # number of overall hits
system.cpu00.dcache.overall_hits::total         29788                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data           31                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data           27                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            8                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           12                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data           58                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total           58                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data           58                       # number of overall misses
system.cpu00.dcache.overall_misses::total           58                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        19062                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        19062                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        10784                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        10784                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data        29846                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        29846                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data        29846                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        29846                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.001626                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.001626                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.002504                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.002504                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.015094                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.015094                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.026144                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.026144                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.001943                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.001943                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.001943                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.001943                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks            7                       # number of writebacks
system.cpu00.dcache.writebacks::total               7                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements              93                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             24492                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs              93                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          263.354839                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   479.948122                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst    32.051878                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.937399                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.062601                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          202275                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         202275                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       100998                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        100998                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       100998                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         100998                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       100998                       # number of overall hits
system.cpu00.icache.overall_hits::total        100998                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst           93                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total           93                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst           93                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total           93                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst           93                       # number of overall misses
system.cpu00.icache.overall_misses::total           93                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       101091                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       101091                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       101091                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       101091                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       101091                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       101091                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000920                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000920                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000920                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000920                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000920                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000920                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks           93                       # number of writebacks
system.cpu00.icache.writebacks::total              93                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             1813385500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         1814773000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu01.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu01.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                   37                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 3                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               5                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         305.807566                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs               191                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               5                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           38.200000                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   294.108733                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data    11.698833                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.574431                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.022849                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.597280                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          306                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.597656                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses            2419                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses           2419                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data          745                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total           745                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data          411                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          411                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data           11                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            6                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data         1156                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           1156                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data         1156                       # number of overall hits
system.cpu01.dcache.overall_hits::total          1156                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data           14                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data            6                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            2                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            6                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data           20                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total           20                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data           20                       # number of overall misses
system.cpu01.dcache.overall_misses::total           20                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data          759                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total          759                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data         1176                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         1176                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data         1176                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         1176                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.018445                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.018445                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.014388                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.014388                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.017007                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.017007                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.017007                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.017007                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu01.dcache.writebacks::total               1                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          488                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst            9                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.953125                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.017578                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          479                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            6936                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           6936                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst         3468                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          3468                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst         3468                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           3468                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst         3468                       # number of overall hits
system.cpu01.icache.overall_hits::total          3468                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst         3468                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         3468                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst         3468                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         3468                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst         3468                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         3468                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                    217                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    12239                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   2481     36.11%     36.11% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    65      0.95%     37.05% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     2      0.03%     37.08% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  4323     62.92%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               6871                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    2478     49.33%     49.33% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     65      1.29%     50.63% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      2      0.04%     50.67% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   2478     49.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                5023                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             1633320500     71.63%     71.63% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21               4647500      0.20%     71.84% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22                 98000      0.00%     71.84% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             642079500     28.16%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         2280145500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.998791                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.573213                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.731044                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::3                        3      9.09%      9.09% # number of syscalls executed
system.cpu02.kern.syscall::4                        3      9.09%     18.18% # number of syscalls executed
system.cpu02.kern.syscall::6                        2      6.06%     24.24% # number of syscalls executed
system.cpu02.kern.syscall::17                       4     12.12%     36.36% # number of syscalls executed
system.cpu02.kern.syscall::19                       1      3.03%     39.39% # number of syscalls executed
system.cpu02.kern.syscall::33                       5     15.15%     54.55% # number of syscalls executed
system.cpu02.kern.syscall::45                       8     24.24%     78.79% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      3.03%     81.82% # number of syscalls executed
system.cpu02.kern.syscall::71                       2      6.06%     87.88% # number of syscalls executed
system.cpu02.kern.syscall::92                       1      3.03%     90.91% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      3.03%     93.94% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      3.03%     96.97% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      3.03%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   33                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                  16      0.19%      0.19% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 290      3.40%      3.59% # number of callpals executed
system.cpu02.kern.callpal::tbi                      6      0.07%      3.66% # number of callpals executed
system.cpu02.kern.callpal::swpipl                6452     75.72%     79.38% # number of callpals executed
system.cpu02.kern.callpal::rdps                   337      3.95%     83.34% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.01%     83.35% # number of callpals executed
system.cpu02.kern.callpal::rti                    352      4.13%     87.48% # number of callpals executed
system.cpu02.kern.callpal::callsys                 62      0.73%     88.21% # number of callpals executed
system.cpu02.kern.callpal::imb                      2      0.02%     88.23% # number of callpals executed
system.cpu02.kern.callpal::rdunique              1002     11.76%     99.99% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.01%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 8521                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             641                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               282                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               281                      
system.cpu02.kern.mode_good::user                 282                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.438378                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.609967                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       2711552000     88.27%     88.27% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user          360330500     11.73%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    290                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements           40791                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         481.233321                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs            932851                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           40791                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           22.869040                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    12.747886                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   468.485435                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.024898                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.915011                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.939909                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          233                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         2010960                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        2010960                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data       585219                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        585219                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data       334913                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       334913                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data        11205                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        11205                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data        12131                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        12131                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data       920132                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         920132                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data       920132                       # number of overall hits
system.cpu02.dcache.overall_hits::total        920132                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data        30589                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        30589                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data         9705                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         9705                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data         1044                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         1044                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data           64                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           64                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data        40294                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        40294                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data        40294                       # number of overall misses
system.cpu02.dcache.overall_misses::total        40294                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data       615808                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       615808                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data       344618                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       344618                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data        12249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        12249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data        12195                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        12195                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data       960426                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       960426                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data       960426                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       960426                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.049673                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.049673                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.028162                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.028162                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.085231                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.085231                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.005248                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.005248                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.041954                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.041954                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.041954                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.041954                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        20593                       # number of writebacks
system.cpu02.dcache.writebacks::total           20593                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements           81954                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           3274067                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           81954                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           39.950057                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    37.835367                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   474.164633                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.073897                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.926103                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          407                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         6779172                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        6779172                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst      3266655                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       3266655                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst      3266655                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        3266655                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst      3266655                       # number of overall hits
system.cpu02.icache.overall_hits::total       3266655                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst        81954                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        81954                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst        81954                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        81954                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst        81954                       # number of overall misses
system.cpu02.icache.overall_misses::total        81954                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst      3348609                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      3348609                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst      3348609                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      3348609                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst      3348609                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      3348609                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.024474                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.024474                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.024474                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.024474                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.024474                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.024474                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks        81954                       # number of writebacks
system.cpu02.icache.writebacks::total           81954                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      7                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                      104                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                     33     35.87%     35.87% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     2      2.17%     38.04% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      2.17%     40.22% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                    55     59.78%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                 92                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      33     48.53%     48.53% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      2      2.94%     51.47% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      2.94%     54.41% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     31     45.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                  68                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             1807728000     99.62%     99.62% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22                 98000      0.01%     99.62% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.02%     99.64% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31               6531500      0.36%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         1814688000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.563636                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.739130                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::swpctx                   3      3.06%      3.06% # number of callpals executed
system.cpu03.kern.callpal::swpipl                  84     85.71%     88.78% # number of callpals executed
system.cpu03.kern.callpal::rdps                     7      7.14%     95.92% # number of callpals executed
system.cpu03.kern.callpal::rti                      4      4.08%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                   98                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               7                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      3                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements             596                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         412.843726                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             10381                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             596                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           17.417785                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   122.466433                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   290.377293                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.239192                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.567143                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.806335                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          405                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           18323                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          18323                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data         4374                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          4374                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data         3546                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         3546                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data           69                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           69                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data           74                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data         7920                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           7920                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data         7920                       # number of overall hits
system.cpu03.dcache.overall_hits::total          7920                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data          460                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          460                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          255                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          255                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           23                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           13                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data          715                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          715                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data          715                       # number of overall misses
system.cpu03.dcache.overall_misses::total          715                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data         4834                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         4834                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data         3801                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         3801                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data           87                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           87                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data         8635                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         8635                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data         8635                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         8635                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.095159                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.095159                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.067088                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.067088                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.149425                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.149425                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.082803                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.082803                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.082803                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.082803                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          260                       # number of writebacks
system.cpu03.dcache.writebacks::total             260                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1019                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             62481                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1019                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           61.315996                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    79.362043                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   432.637957                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.155004                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.844996                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           54011                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          54011                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst        25477                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         25477                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst        25477                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          25477                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst        25477                       # number of overall hits
system.cpu03.icache.overall_hits::total         25477                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1019                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1019                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1019                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1019                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1019                       # number of overall misses
system.cpu03.icache.overall_misses::total         1019                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst        26496                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        26496                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst        26496                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        26496                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst        26496                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        26496                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.038459                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.038459                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.038459                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.038459                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.038459                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.038459                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1019                       # number of writebacks
system.cpu03.icache.writebacks::total            1019                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      172                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                     75     44.64%     44.64% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     2      1.19%     45.83% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.60%     46.43% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                    90     53.57%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                168                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                      75     49.34%     49.34% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      2      1.32%     50.66% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.66%     51.32% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                     74     48.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 152                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             1815468500     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22                 98000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31               2079500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         1817810500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.822222                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.904762                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::swpipl                 162     95.86%     95.86% # number of callpals executed
system.cpu04.kern.callpal::rdps                     4      2.37%     98.22% # number of callpals executed
system.cpu04.kern.callpal::rti                      3      1.78%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  169                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements              87                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         359.732690                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              1033                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs              87                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           11.873563                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   359.732690                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.702603                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.702603                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3          277                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses            6701                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses           6701                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data         1933                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          1933                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data         1125                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         1125                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data           12                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data            7                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data         3058                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           3058                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data         3058                       # number of overall hits
system.cpu04.dcache.overall_hits::total          3058                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data          138                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          138                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data           30                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data           10                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           12                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data          168                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          168                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data          168                       # number of overall misses
system.cpu04.dcache.overall_misses::total          168                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data         2071                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         2071                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data         1155                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         1155                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data         3226                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         3226                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data         3226                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         3226                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.066634                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.066634                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.025974                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.025974                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.454545                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.454545                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.631579                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.631579                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.052077                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.052077                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.052077                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.052077                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks           53                       # number of writebacks
system.cpu04.dcache.writebacks::total              53                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              68                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             17243                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              68                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          253.573529                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     1.776774                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   510.223226                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.003470                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.996530                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          448                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           19784                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          19784                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst         9790                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          9790                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst         9790                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           9790                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst         9790                       # number of overall hits
system.cpu04.icache.overall_hits::total          9790                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst           68                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst           68                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst           68                       # number of overall misses
system.cpu04.icache.overall_misses::total           68                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst         9858                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         9858                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst         9858                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         9858                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst         9858                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         9858                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.006898                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.006898                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.006898                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.006898                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.006898                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.006898                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           68                       # number of writebacks
system.cpu04.icache.writebacks::total              68                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             1813215500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         1814603000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu05.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu05.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                   37                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements               8                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         435.268648                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs                32                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs               8                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs                   4                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   435.268648                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.850134                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.850134                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3          432                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses            2506                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses           2506                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data          772                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total           772                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data          411                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          411                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data           14                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data            6                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data         1183                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           1183                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data         1183                       # number of overall hits
system.cpu05.dcache.overall_hits::total          1183                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data           23                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data            6                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data            6                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data           29                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total           29                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data           29                       # number of overall misses
system.cpu05.dcache.overall_misses::total           29                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data          795                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total          795                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data         1212                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         1212                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data         1212                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         1212                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.028931                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.028931                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.014388                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.014388                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.023927                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.023927                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.023927                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.023927                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu05.dcache.writebacks::total               3                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               2                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs               398                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs                 199                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst           88                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          424                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.171875                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.828125                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          500                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            7118                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           7118                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst         3556                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          3556                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst         3556                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           3556                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst         3556                       # number of overall hits
system.cpu05.icache.overall_hits::total          3556                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst            2                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst            2                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst            2                       # number of overall misses
system.cpu05.icache.overall_misses::total            2                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst         3558                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         3558                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst         3558                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         3558                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst         3558                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         3558                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000562                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000562                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000562                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000562                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000562                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000562                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu05.icache.writebacks::total               2                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                       46                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                     12     28.57%     28.57% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     2      4.76%     33.33% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      2.38%     35.71% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                    27     64.29%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                 42                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      12     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      2      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      3.85%     57.69% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     11     42.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                  26                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             1813309000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               1138000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         1814709500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.407407                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                  36     83.72%     83.72% # number of callpals executed
system.cpu06.kern.callpal::rdps                     4      9.30%     93.02% # number of callpals executed
system.cpu06.kern.callpal::rti                      3      6.98%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                   43                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements              44                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.243786                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs               263                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs              44                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            5.977273                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   425.243786                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.830554                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.830554                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          416                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses            2610                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses           2610                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data          742                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total           742                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data          434                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          434                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data            9                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data            7                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data         1176                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           1176                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data         1176                       # number of overall hits
system.cpu06.dcache.overall_hits::total          1176                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data           61                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data            9                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data            4                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data            5                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data           70                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data           70                       # number of overall misses
system.cpu06.dcache.overall_misses::total           70                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data          803                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total          803                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data          443                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          443                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data         1246                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         1246                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data         1246                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         1246                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.075965                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.075965                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.020316                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.020316                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.307692                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.307692                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.056180                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.056180                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.056180                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.056180                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks           23                       # number of writebacks
system.cpu06.dcache.writebacks::total              23                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             104                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              8268                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             104                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           79.500000                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          501                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            7444                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           7444                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst         3566                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          3566                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst         3566                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           3566                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst         3566                       # number of overall hits
system.cpu06.icache.overall_hits::total          3566                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst          104                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          104                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst          104                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          104                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst          104                       # number of overall misses
system.cpu06.icache.overall_misses::total          104                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst         3670                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         3670                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst         3670                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         3670                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst         3670                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         3670                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.028338                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.028338                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.028338                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.028338                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.028338                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.028338                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          104                       # number of writebacks
system.cpu06.icache.writebacks::total             104                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             1813076500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         1814464000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu07.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu07.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                   37                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements              41                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         444.801512                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs               267                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs              41                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            6.512195                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   444.801512                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.868753                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.868753                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          442                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            2578                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           2578                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data          740                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total           740                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data          409                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          409                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data           15                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            6                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data         1149                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           1149                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data         1149                       # number of overall hits
system.cpu07.dcache.overall_hits::total          1149                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data           67                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            8                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            6                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data           75                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data           75                       # number of overall misses
system.cpu07.dcache.overall_misses::total           75                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data          807                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total          807                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data         1224                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         1224                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data         1224                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         1224                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.083024                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.083024                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.019185                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.019185                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.117647                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.117647                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.061275                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.061275                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.061275                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.061275                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks           14                       # number of writebacks
system.cpu07.dcache.writebacks::total              14                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              90                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             18115                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              90                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          201.277778                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          100                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst          406                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.195312                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.792969                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          472                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            7266                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           7266                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst         3498                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          3498                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst         3498                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           3498                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst         3498                       # number of overall hits
system.cpu07.icache.overall_hits::total          3498                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst           90                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst           90                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           90                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst           90                       # number of overall misses
system.cpu07.icache.overall_misses::total           90                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst         3588                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         3588                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst         3588                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         3588                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst         3588                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         3588                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.025084                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.025084                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.025084                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.025084                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.025084                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.025084                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           90                       # number of writebacks
system.cpu07.icache.writebacks::total              90                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      4                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                      727                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    191     45.91%     45.91% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     2      0.48%     46.39% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.24%     46.63% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   222     53.37%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                416                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     191     49.74%     49.74% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      2      0.52%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.26%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    190     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 384                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             1592320000     99.04%     99.04% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22                 98000      0.01%     99.05% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.01%     99.06% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              15148000      0.94%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         1607730500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.855856                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.923077                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.22%      0.22% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  14      3.15%      3.37% # number of callpals executed
system.cpu08.kern.callpal::tbi                      2      0.45%      3.82% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 390     87.64%     91.46% # number of callpals executed
system.cpu08.kern.callpal::rdps                     4      0.90%     92.36% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    1      0.22%     92.58% # number of callpals executed
system.cpu08.kern.callpal::rti                     23      5.17%     97.75% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      2.02%     99.78% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.22%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  445                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel              38                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                21                      
system.cpu08.kern.mode_good::user                  20                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.552632                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.706897                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel         65994500     51.01%     51.01% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           63393500     48.99%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     14                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements            5390                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         496.695284                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            101608                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            5390                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           18.851206                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   496.695284                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.970108                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.970108                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          436                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          202734                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         202734                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data        53451                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         53451                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data        38496                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        38496                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data          540                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          540                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data          620                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          620                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data        91947                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          91947                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data        91947                       # number of overall hits
system.cpu08.dcache.overall_hits::total         91947                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data         3198                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         3198                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         2202                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2202                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          112                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          112                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data           23                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data         5400                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         5400                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data         5400                       # number of overall misses
system.cpu08.dcache.overall_misses::total         5400                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data        56649                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        56649                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data        40698                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        40698                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data          652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data          643                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          643                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data        97347                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        97347                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data        97347                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        97347                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.056453                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.056453                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.054106                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.054106                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.171779                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.171779                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.035770                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.035770                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.055472                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.055472                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.055472                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.055472                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         3274                       # number of writebacks
system.cpu08.dcache.writebacks::total            3274                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            2866                       # number of replacements
system.cpu08.icache.tags.tagsinuse         511.992834                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            384789                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            2866                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          134.259944                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     0.012676                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst   511.980157                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.000025                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst     0.999961                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          455                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          540063                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         540063                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst       265731                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        265731                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst       265731                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         265731                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst       265731                       # number of overall hits
system.cpu08.icache.overall_hits::total        265731                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         2867                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         2867                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         2867                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         2867                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         2867                       # number of overall misses
system.cpu08.icache.overall_misses::total         2867                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst       268598                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       268598                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst       268598                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       268598                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst       268598                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       268598                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.010674                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.010674                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.010674                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.010674                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.010674                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.010674                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         2866                       # number of writebacks
system.cpu08.icache.writebacks::total            2866                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      7                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                      887                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    135     45.30%     45.30% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     2      0.67%     45.97% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     2      0.67%     46.64% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   159     53.36%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                298                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     135     49.63%     49.63% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      2      0.74%     50.37% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      2      0.74%     51.10% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    133     48.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 272                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             1804680500     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22                 98000      0.01%     99.42% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                330500      0.02%     99.44% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              10137500      0.56%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         1815246500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.836478                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.912752                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::swpctx                  57     15.32%     15.32% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      1.08%     16.40% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 223     59.95%     76.34% # number of callpals executed
system.cpu09.kern.callpal::rdps                     7      1.88%     78.23% # number of callpals executed
system.cpu09.kern.callpal::rti                     71     19.09%     97.31% # number of callpals executed
system.cpu09.kern.callpal::callsys                  9      2.42%     99.73% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.27%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  372                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             128                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                67                      
system.cpu09.kern.mode_good::user                  67                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1291970500     99.36%     99.36% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user            8332500      0.64%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     57                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            2488                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         434.960472                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             49684                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            2488                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           19.969453                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    23.027269                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   411.933203                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.044975                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.804557                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.849532                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3          411                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           90854                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          90854                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data        25630                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         25630                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        14881                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        14881                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          438                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          438                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          461                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          461                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data        40511                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          40511                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data        40511                       # number of overall hits
system.cpu09.dcache.overall_hits::total         40511                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         1856                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1856                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data          772                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          772                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           49                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           49                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data           17                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         2628                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2628                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         2628                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2628                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data        27486                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        27486                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        15653                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        15653                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data          487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data          478                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          478                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data        43139                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        43139                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data        43139                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        43139                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.067525                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.067525                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.049320                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.049320                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.100616                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.100616                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.035565                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.035565                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.060919                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.060919                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.060919                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.060919                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1264                       # number of writebacks
system.cpu09.dcache.writebacks::total            1264                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            1778                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            148136                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1778                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           83.316085                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    61.645157                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   450.354843                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.120401                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.879599                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          310186                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         310186                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       152426                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        152426                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       152426                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         152426                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       152426                       # number of overall hits
system.cpu09.icache.overall_hits::total        152426                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         1778                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1778                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         1778                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1778                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         1778                       # number of overall misses
system.cpu09.icache.overall_misses::total         1778                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       154204                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       154204                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       154204                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       154204                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       154204                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       154204                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.011530                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.011530                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.011530                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.011530                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.011530                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.011530                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         1778                       # number of writebacks
system.cpu09.icache.writebacks::total            1778                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             1813045500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         1814433000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu10.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu10.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                   37                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               8                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         394.987579                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               8                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            0.250000                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   383.093833                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data    11.893746                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.748230                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.023230                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.771460                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            2625                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           2625                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data          804                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total           804                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data          410                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          410                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data           18                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            5                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data         1214                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           1214                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data         1214                       # number of overall hits
system.cpu10.dcache.overall_hits::total          1214                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data           39                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data            7                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            7                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data           46                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total           46                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data           46                       # number of overall misses
system.cpu10.dcache.overall_misses::total           46                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data          843                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total          843                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data         1260                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         1260                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data         1260                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         1260                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.046263                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.046263                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.016787                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.016787                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.583333                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.583333                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.036508                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.036508                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.036508                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.036508                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          416                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst            9                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.812500                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.017578                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            7356                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           7356                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst         3678                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          3678                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst         3678                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           3678                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst         3678                       # number of overall hits
system.cpu10.icache.overall_hits::total          3678                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst         3678                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         3678                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst         3678                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         3678                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst         3678                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         3678                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             1813003000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         1814390500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu11.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu11.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                   37                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               4                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         389.987557                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               4                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   377.093833                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data    12.893724                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.736511                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.025183                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.761694                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            2650                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           2650                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data          817                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total           817                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data          412                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          412                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data           19                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            6                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data         1229                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           1229                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data         1229                       # number of overall hits
system.cpu11.dcache.overall_hits::total          1229                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data           38                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data            5                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            6                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data           43                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total           43                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data           43                       # number of overall misses
system.cpu11.dcache.overall_misses::total           43                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data          855                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total          855                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data         1272                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         1272                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data         1272                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         1272                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.044444                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.044444                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.011990                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.011990                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.033805                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.033805                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.033805                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.033805                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          416                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst            9                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.812500                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.017578                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            7416                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           7416                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst         3708                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          3708                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst         3708                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           3708                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst         3708                       # number of overall hits
system.cpu11.icache.overall_hits::total          3708                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst         3708                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         3708                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst         3708                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         3708                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst         3708                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         3708                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             1812960500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         1814348000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu12.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu12.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                   37                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               4                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         393.987520                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               4                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   383.093833                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data    10.893688                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.748230                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.021277                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.769507                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            2679                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           2679                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data          826                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total           826                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data          412                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          412                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data           20                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            6                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data         1238                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           1238                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data         1238                       # number of overall hits
system.cpu12.dcache.overall_hits::total          1238                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data           41                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data            5                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            2                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            6                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data           46                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total           46                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data           46                       # number of overall misses
system.cpu12.dcache.overall_misses::total           46                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data          867                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total          867                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data         1284                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         1284                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data         1284                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         1284                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.047290                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.047290                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.011990                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.011990                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.035826                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.035826                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.035826                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.035826                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          416                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst            9                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.812500                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.017578                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            7476                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           7476                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst         3738                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          3738                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst         3738                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           3738                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst         3738                       # number of overall hits
system.cpu12.icache.overall_hits::total          3738                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst         3738                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         3738                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst         3738                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         3738                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst         3738                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         3738                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             1812918000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         1814305500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu13.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu13.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                   37                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               5                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         403.096436                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               5                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   390.202785                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data    12.893651                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.762115                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.025183                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.787298                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          381                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            2708                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           2708                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data          835                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total           835                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data          410                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          410                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data           21                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            5                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data         1245                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           1245                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data         1245                       # number of overall hits
system.cpu13.dcache.overall_hits::total          1245                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data           44                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            7                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            2                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            7                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data           51                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total           51                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data           51                       # number of overall misses
system.cpu13.dcache.overall_misses::total           51                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data          879                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total          879                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data         1296                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         1296                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data         1296                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         1296                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.050057                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.050057                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.016787                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.016787                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.583333                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.583333                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.039352                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.039352                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.039352                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.039352                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          416                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst            9                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.812500                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.017578                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            7536                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           7536                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst         3768                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          3768                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst         3768                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           3768                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst         3768                       # number of overall hits
system.cpu13.icache.overall_hits::total          3768                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst         3768                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         3768                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst         3768                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         3768                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst         3768                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         3768                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             1812875500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22                 98000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31               1125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         1814263000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu14.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu14.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                   37                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               7                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         395.096420                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs               182                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               7                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                  26                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   384.202806                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data    10.893614                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.750396                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.021277                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.771673                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          377                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            2739                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           2739                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data          842                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total           842                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data          411                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          411                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data           22                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            5                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data         1253                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           1253                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data         1253                       # number of overall hits
system.cpu14.dcache.overall_hits::total          1253                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data           49                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            6                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            2                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            7                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data           55                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total           55                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data           55                       # number of overall misses
system.cpu14.dcache.overall_misses::total           55                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data          891                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total          891                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data         1308                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         1308                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data         1308                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         1308                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.054994                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.054994                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.014388                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.014388                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.583333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.583333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.042049                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.042049                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.042049                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.042049                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu14.dcache.writebacks::total               2                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          416                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst            9                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.812500                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.017578                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            7596                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           7596                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst         3798                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          3798                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst         3798                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           3798                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst         3798                       # number of overall hits
system.cpu14.icache.overall_hits::total          3798                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst         3798                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         3798                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst         3798                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         3798                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst         3798                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         3798                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                       50                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                     13     28.26%     28.26% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     2      4.35%     32.61% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      4.35%     36.96% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                    29     63.04%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                 46                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      13     43.33%     43.33% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      2      6.67%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      6.67%     56.67% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     13     43.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                  30                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             1812870500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22                 98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31               1196000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         1814359500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.448276                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.652174                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                  40     85.11%     85.11% # number of callpals executed
system.cpu15.kern.callpal::rdps                     4      8.51%     93.62% # number of callpals executed
system.cpu15.kern.callpal::rti                      3      6.38%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                   47                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               8                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         455.886342                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs               150                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               8                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           18.750000                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   434.087240                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data    21.799103                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.847827                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.042576                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.890403                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            3089                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           3089                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data          941                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total           941                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data          455                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          455                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data           26                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            6                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data         1396                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           1396                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data         1396                       # number of overall hits
system.cpu15.dcache.overall_hits::total          1396                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data           60                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data           12                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            4                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            8                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           72                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           72                       # number of overall misses
system.cpu15.dcache.overall_misses::total           72                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data         1001                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         1001                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data          467                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          467                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data         1468                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         1468                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data         1468                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         1468                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.059940                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.059940                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.025696                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.025696                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.571429                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.571429                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.049046                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.049046                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.049046                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.049046                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu15.dcache.writebacks::total               2                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          422                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst            9                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.824219                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.017578                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            8572                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           8572                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst         4286                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          4286                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst         4286                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           4286                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst         4286                       # number of overall hits
system.cpu15.icache.overall_hits::total          4286                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst         4286                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         4286                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst         4286                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         4286                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst         4286                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         4286                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 427                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  3559424                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        442                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1250                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1250                       # Transaction distribution
system.iobus.trans_dist::WriteReq               57109                       # Transaction distribution
system.iobus.trans_dist::WriteResp              57109                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          666                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       111510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       111510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  116718                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          362                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1755                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6068                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      3560536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      3560536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3566604                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                55755                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                55755                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               501795                       # Number of tag accesses
system.iocache.tags.data_accesses              501795                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          139                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              139                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        55616                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        55616                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          139                       # number of demand (read+write) misses
system.iocache.demand_misses::total               139                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          139                       # number of overall misses
system.iocache.overall_misses::total              139                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          139                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            139                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        55616                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        55616                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          139                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             139                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          139                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            139                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           55616                       # number of writebacks
system.iocache.writebacks::total                55616                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     32079                       # number of replacements
system.l2.tags.tagsinuse                  4007.972379                       # Cycle average of tags in use
system.l2.tags.total_refs                      104772                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32079                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.266062                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1170.699666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        0.098601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst     3.292057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data     0.883147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data     0.685191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst  1354.827805                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data   712.105972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst    75.893434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data    15.670925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst     1.221615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data     7.275710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst     6.433132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data     3.151526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst     3.599331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data     3.704942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst   155.578600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data   100.270818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst   280.787295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data   110.166928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data     0.215385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data     0.410300                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.285815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.000804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.000216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.000167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.330769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.173854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.018529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.003826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.000298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.001776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.001571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.000769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.000879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.000905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.037983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.024480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.068552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.026896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978509                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4077                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          709                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1002                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1738                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          628                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995361                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1808652                       # Number of tag accesses
system.l2.tags.data_accesses                  1808652                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        25496                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25496                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        49705                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            49705                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus02.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus09.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus02.data         3882                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data          228                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus09.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4193                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst           63                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst        71534                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst          712                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst           58                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst            2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst           77                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst           77                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst          782                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst          907                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              74212                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data           11                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data        22992                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data          230                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data           28                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data           33                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data           28                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data         1197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data          791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data            8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data            7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25358                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst           63                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data           11                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst        71534                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data        26874                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst          712                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data          243                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst           58                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data           29                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data            6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst           77                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data           33                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst           77                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data           28                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst          782                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data         1425                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst          907                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data          860                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data            6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data            6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data            6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data            6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data            8                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data            7                       # number of demand (read+write) hits
system.l2.demand_hits::total                   103763                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst           63                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data           11                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data            3                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst        71534                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data        26874                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst          712                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data          243                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst           58                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data           29                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data            6                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst           77                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data           33                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst           77                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data           28                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst          782                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data         1425                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst          907                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data          860                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data            6                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data            6                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data            6                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data            6                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data            8                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data            7                       # number of overall hits
system.l2.overall_hits::total                  103763                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data           16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data           18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                126                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               60                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data         5656                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data          175                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data           16                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data         1886                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data          671                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8418                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst        10420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst          307                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst           10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst           27                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst           13                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst         2085                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst          871                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            13763                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data         5525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data          123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data           96                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data           22                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data           21                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data         1665                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data          961                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8429                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data            4                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst        10420                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data        11181                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst          307                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data          298                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data          112                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst         2085                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data         3551                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst          871                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data         1632                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data            4                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data            5                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30610                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data           10                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data            4                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst        10420                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data        11181                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst          307                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data          298                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data          112                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data           25                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data           24                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst         2085                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data         3551                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst          871                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data         1632                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data            4                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data            5                       # number of overall misses
system.l2.overall_misses::total                 30610                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        25496                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25496                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        49705                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        49705                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              137                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             64                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data         9538                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data          188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data         2114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data          740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12611                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst           93                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst        81954                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst         1019                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst           68                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst          104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst           90                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst         2867                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst         1778                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          87975                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data           16                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data        28517                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data          353                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data          124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data           55                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data           49                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data         2862                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data         1752                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data           10                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33787                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst           93                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data           21                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst        81954                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data        38055                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst         1019                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data          541                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst           68                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data          141                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst          104                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data           58                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst           90                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst         2867                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data         4976                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst         1778                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data         2492                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               134373                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst           93                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data           21                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst        81954                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data        38055                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst         1019                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data          541                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst           68                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data          141                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst          104                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data           58                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst           90                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst         2867                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data         4976                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst         1778                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data         2492                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              134373                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.782609                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.888889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data     0.733333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.919708                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.937500                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.592996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.930851                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.941176                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.892148                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data     0.906757                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.667512                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.322581                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.127144                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.301276                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.147059                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.259615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.144444                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.727241                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.489876                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.156442                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.312500                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.193744                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.348442                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.774194                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.400000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.428571                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.581761                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.548516                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.400000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.363636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.249475                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.322581                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.476190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.571429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.127144                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.293812                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.301276                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.550832                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.147059                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.794326                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.142857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.259615                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.431034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.144444                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.461538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.727241                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.713625                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.489876                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.654896                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.416667                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.227799                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.322581                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.476190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.571429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.127144                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.293812                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.301276                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.550832                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.147059                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.794326                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.142857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.259615                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.431034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.144444                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.461538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.727241                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.713625                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.489876                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.654896                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.416667                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.227799                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13383                       # number of writebacks
system.l2.writebacks::total                     13383                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1111                       # Transaction distribution
system.membus.trans_dist::ReadResp              23442                       # Transaction distribution
system.membus.trans_dist::WriteReq               1493                       # Transaction distribution
system.membus.trans_dist::WriteResp              1493                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68999                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13118                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              384                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            201                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             232                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8474                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8372                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22331                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         55616                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        55616                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       167126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       167126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         5208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        88548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        93756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 260882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      3568320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      3568320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         6068                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2812608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2818676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6386996                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            171866                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  171866    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              171866                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              19878                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             11604                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits              31482                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             11087                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         11087                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles                4560477                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            101091                       # Number of instructions committed
system.switch_cpus00.committedOps              101091                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses        97081                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls              9119                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts         6715                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts              97081                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       123683                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes        75228                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs               31629                       # number of memory refs
system.switch_cpus00.num_load_insts             20022                       # Number of load instructions
system.switch_cpus00.num_store_insts            11607                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4449237.396788                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     111239.603212                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.024392                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.975608                       # Percentage of idle cycles
system.switch_cpus00.Branches                   17180                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass          458      0.45%      0.45% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu           64358     63.66%     64.12% # Class of executed instruction
system.switch_cpus00.op_class::IntMult             86      0.09%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          21649     21.42%     85.62% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         11611     11.49%     97.10% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         2929      2.90%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           101091                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                772                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits               433                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits               1205                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits               523                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles                3629549                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts              3468                       # Number of instructions committed
system.switch_cpus01.committedOps                3468                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses         3305                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts          259                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts               3305                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads         4429                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes         2588                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                1208                       # number of memory refs
system.switch_cpus01.num_load_insts               772                       # Number of load instructions
system.switch_cpus01.num_store_insts              436                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     3626514.282004                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles      3034.717996                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000836                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999164                       # Percentage of idle cycles
system.switch_cpus01.Branches                     478                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass           20      0.58%      0.58% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu            2032     58.59%     59.17% # Class of executed instruction
system.switch_cpus01.op_class::IntMult             10      0.29%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus01.op_class::MemRead            799     23.04%     82.50% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite           436     12.57%     95.07% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess          171      4.93%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total             3468                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits             625458                       # DTB read hits
system.switch_cpus02.dtb.read_misses             1594                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses         108786                       # DTB read accesses
system.switch_cpus02.dtb.write_hits            357407                       # DTB write hits
system.switch_cpus02.dtb.write_misses             278                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  4                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses         64629                       # DTB write accesses
system.switch_cpus02.dtb.data_hits             982865                       # DTB hits
system.switch_cpus02.dtb.data_misses             1872                       # DTB misses
system.switch_cpus02.dtb.data_acv                   4                       # DTB access violations
system.switch_cpus02.dtb.data_accesses         173415                       # DTB accesses
system.switch_cpus02.itb.fetch_hits            807992                       # ITB hits
system.switch_cpus02.itb.fetch_misses            1775                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses        809767                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles                4560519                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts           3346733                       # Number of instructions committed
system.switch_cpus02.committedOps             3346733                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses      3203435                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses        17707                       # Number of float alu accesses
system.switch_cpus02.num_func_calls            123642                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts       340825                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts            3203435                       # number of integer instructions
system.switch_cpus02.num_fp_insts               17707                       # number of float instructions
system.switch_cpus02.num_int_register_reads      4374727                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes      2445240                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads         9996                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes         9858                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs              988902                       # number of memory refs
system.switch_cpus02.num_load_insts            630324                       # Number of load instructions
system.switch_cpus02.num_store_insts           358578                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     873756.575914                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     3686762.424086                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.808409                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.191591                       # Percentage of idle cycles
system.switch_cpus02.Branches                  500834                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass        70544      2.11%      2.11% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu         2187534     65.33%     67.43% # Class of executed instruction
system.switch_cpus02.op_class::IntMult          10285      0.31%     67.74% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     67.74% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd          4573      0.14%     67.88% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             5      0.00%     67.88% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt          1949      0.06%     67.94% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            1      0.00%     67.94% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv           649      0.02%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus02.op_class::MemRead         651065     19.44%     87.40% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite        359719     10.74%     98.14% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess        62285      1.86%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total          3348609                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits               4913                       # DTB read hits
system.switch_cpus03.dtb.read_misses                2                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses             19                       # DTB read accesses
system.switch_cpus03.dtb.write_hits              3898                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits               8811                       # DTB hits
system.switch_cpus03.dtb.data_misses                2                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses             19                       # DTB accesses
system.switch_cpus03.itb.fetch_hits              1264                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses          1264                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles                3629383                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts             26494                       # Number of instructions committed
system.switch_cpus03.committedOps               26494                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses        25683                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          141                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              1114                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts         2533                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts              25683                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 141                       # number of float instructions
system.switch_cpus03.num_int_register_reads        35506                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes        18758                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                8843                       # number of memory refs
system.switch_cpus03.num_load_insts              4932                       # Number of load instructions
system.switch_cpus03.num_store_insts             3911                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     3606184.452102                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     23198.547898                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.006392                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.993608                       # Percentage of idle cycles
system.switch_cpus03.Branches                    3968                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass          227      0.86%      0.86% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu           16753     63.23%     64.09% # Class of executed instruction
system.switch_cpus03.op_class::IntMult             61      0.23%     64.32% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     64.32% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            11      0.04%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     64.36% # Class of executed instruction
system.switch_cpus03.op_class::MemRead           5075     19.15%     83.51% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite          3915     14.78%     98.29% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess          454      1.71%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total            26496                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits               2093                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.write_hits              1179                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.data_hits               3272                       # DTB hits
system.switch_cpus04.dtb.data_misses                0                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus04.itb.fetch_hits              1711                       # ITB hits
system.switch_cpus04.itb.fetch_misses               0                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses          1711                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                3635624                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts              9858                       # Number of instructions committed
system.switch_cpus04.committedOps                9858                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses         9388                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_func_calls               384                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts          646                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts               9388                       # number of integer instructions
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_int_register_reads        12778                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes         7511                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs                3275                       # number of memory refs
system.switch_cpus04.num_load_insts              2093                       # Number of load instructions
system.switch_cpus04.num_store_insts             1182                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     3626978.342485                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles      8645.657515                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.002378                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.997622                       # Percentage of idle cycles
system.switch_cpus04.Branches                    1256                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass           26      0.26%      0.26% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu            5803     58.87%     59.13% # Class of executed instruction
system.switch_cpus04.op_class::IntMult             12      0.12%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus04.op_class::MemRead           2136     21.67%     80.92% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite          1182     11.99%     92.91% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess          699      7.09%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total             9858                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits                811                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits               436                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits               1247                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits               523                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles                3629209                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts              3558                       # Number of instructions committed
system.switch_cpus05.committedOps                3558                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses         3392                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts          301                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts               3392                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads         4519                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes         2633                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs                1250                       # number of memory refs
system.switch_cpus05.num_load_insts               811                       # Number of load instructions
system.switch_cpus05.num_store_insts              439                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3626095.749822                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles      3113.250178                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.000858                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.999142                       # Percentage of idle cycles
system.switch_cpus05.Branches                     523                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass           20      0.56%      0.56% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu            2080     58.46%     59.02% # Class of executed instruction
system.switch_cpus05.op_class::IntMult             10      0.28%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus05.op_class::MemRead            838     23.55%     82.86% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite           439     12.34%     95.19% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess          171      4.81%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total             3558                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits                816                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits               459                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits               1275                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits               577                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses           577                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles                3629422                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts              3670                       # Number of instructions committed
system.switch_cpus06.committedOps                3670                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses         3497                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls               154                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts          262                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts               3497                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads         4702                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes         2751                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs                1278                       # number of memory refs
system.switch_cpus06.num_load_insts               816                       # Number of load instructions
system.switch_cpus06.num_store_insts              462                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     3626210.478642                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles      3211.521358                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000885                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999115                       # Percentage of idle cycles
system.switch_cpus06.Branches                     496                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass           16      0.44%      0.44% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu            2143     58.39%     58.83% # Class of executed instruction
system.switch_cpus06.op_class::IntMult             10      0.27%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus06.op_class::MemRead            844     23.00%     82.10% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite           462     12.59%     94.69% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess          195      5.31%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total             3670                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                824                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits               437                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits               1261                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits               523                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles                3628931                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts              3588                       # Number of instructions committed
system.switch_cpus07.committedOps                3588                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses         3421                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts          315                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts               3421                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads         4549                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes         2648                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                1264                       # number of memory refs
system.switch_cpus07.num_load_insts               824                       # Number of load instructions
system.switch_cpus07.num_store_insts              440                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     3625791.718159                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles      3139.281841                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000865                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999135                       # Percentage of idle cycles
system.switch_cpus07.Branches                     538                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass           20      0.56%      0.56% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu            2096     58.42%     58.97% # Class of executed instruction
system.switch_cpus07.op_class::IntMult             10      0.28%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus07.op_class::MemRead            851     23.72%     82.97% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite           440     12.26%     95.23% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess          171      4.77%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total             3588                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits              57171                       # DTB read hits
system.switch_cpus08.dtb.read_misses              130                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses          28506                       # DTB read accesses
system.switch_cpus08.dtb.write_hits             41329                       # DTB write hits
system.switch_cpus08.dtb.write_misses              18                       # DTB write misses
system.switch_cpus08.dtb.write_acv                 10                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses         16389                       # DTB write accesses
system.switch_cpus08.dtb.data_hits              98500                       # DTB hits
system.switch_cpus08.dtb.data_misses              148                       # DTB misses
system.switch_cpus08.dtb.data_acv                  10                       # DTB access violations
system.switch_cpus08.dtb.data_accesses          44895                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            131390                       # ITB hits
system.switch_cpus08.itb.fetch_misses             121                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        131511                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles                3215036                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts            268440                       # Number of instructions committed
system.switch_cpus08.committedOps              268440                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses       259857                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          349                       # Number of float alu accesses
system.switch_cpus08.num_func_calls              7007                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts        29211                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts             259857                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 349                       # number of float instructions
system.switch_cpus08.num_int_register_reads       355750                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       186231                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          184                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs               98834                       # number of memory refs
system.switch_cpus08.num_load_insts             57431                       # Number of load instructions
system.switch_cpus08.num_store_insts            41403                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     3006566.846138                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     208469.153862                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.064842                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.935158                       # Percentage of idle cycles
system.switch_cpus08.Branches                   38337                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         4632      1.72%      1.72% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          159411     59.35%     61.07% # Class of executed instruction
system.switch_cpus08.op_class::IntMult            196      0.07%     61.15% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     61.15% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd            46      0.02%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             3      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     61.17% # Class of executed instruction
system.switch_cpus08.op_class::MemRead          58461     21.77%     82.93% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite         41684     15.52%     98.45% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess         4165      1.55%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total           268598                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits              27436                       # DTB read hits
system.switch_cpus09.dtb.read_misses              326                       # DTB read misses
system.switch_cpus09.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses           1874                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             16050                       # DTB write hits
system.switch_cpus09.dtb.write_misses              39                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses           915                       # DTB write accesses
system.switch_cpus09.dtb.data_hits              43486                       # DTB hits
system.switch_cpus09.dtb.data_misses              365                       # DTB misses
system.switch_cpus09.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus09.dtb.data_accesses           2789                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             24379                       # ITB hits
system.switch_cpus09.itb.fetch_misses             125                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         24504                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles                3630500                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            153818                       # Number of instructions committed
system.switch_cpus09.committedOps              153818                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       148152                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          239                       # Number of float alu accesses
system.switch_cpus09.num_func_calls              3282                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        19334                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             148152                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 239                       # number of float instructions
system.switch_cpus09.num_int_register_reads       195924                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       111343                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs               44588                       # number of memory refs
system.switch_cpus09.num_load_insts             28315                       # Number of load instructions
system.switch_cpus09.num_store_insts            16273                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     3495306.216750                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     135193.783250                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.037238                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.962762                       # Percentage of idle cycles
system.switch_cpus09.Branches                   23851                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         2807      1.82%      1.82% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu           98712     64.01%     65.83% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            159      0.10%     65.94% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     65.94% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            32      0.02%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             3      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     65.96% # Class of executed instruction
system.switch_cpus09.op_class::MemRead          29412     19.07%     85.03% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         16295     10.57%     95.60% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess         6784      4.40%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           154204                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                863                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits               440                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits               1303                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits               523                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles                3628869                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts              3678                       # Number of instructions committed
system.switch_cpus10.committedOps                3678                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses         3508                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts          357                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts               3508                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads         4639                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes         2693                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                1306                       # number of memory refs
system.switch_cpus10.num_load_insts               863                       # Number of load instructions
system.switch_cpus10.num_store_insts              443                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     3625650.962717                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles      3218.037283                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000887                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999113                       # Percentage of idle cycles
system.switch_cpus10.Branches                     583                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass           20      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu            2144     58.29%     58.84% # Class of executed instruction
system.switch_cpus10.op_class::IntMult             10      0.27%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus10.op_class::MemRead            890     24.20%     83.31% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite           443     12.04%     95.35% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess          171      4.65%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total             3678                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                876                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits               441                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits               1317                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits               523                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles                3628784                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts              3708                       # Number of instructions committed
system.switch_cpus11.committedOps                3708                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses         3537                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts          371                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts               3537                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads         4669                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes         2708                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                1320                       # number of memory refs
system.switch_cpus11.num_load_insts               876                       # Number of load instructions
system.switch_cpus11.num_store_insts              444                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     3625539.769017                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles      3244.230983                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000894                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999106                       # Percentage of idle cycles
system.switch_cpus11.Branches                     598                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass           20      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu            2160     58.25%     58.79% # Class of executed instruction
system.switch_cpus11.op_class::IntMult             10      0.27%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus11.op_class::MemRead            903     24.35%     83.41% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite           444     11.97%     95.39% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess          171      4.61%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total             3708                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                889                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits               442                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits               1331                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits               523                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles                3628699                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts              3738                       # Number of instructions committed
system.switch_cpus12.committedOps                3738                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses         3566                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts          385                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts               3566                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads         4699                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes         2723                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                1334                       # number of memory refs
system.switch_cpus12.num_load_insts               889                       # Number of load instructions
system.switch_cpus12.num_store_insts              445                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     3625428.576548                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles      3270.423452                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000901                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999099                       # Percentage of idle cycles
system.switch_cpus12.Branches                     613                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass           20      0.54%      0.54% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu            2176     58.21%     58.75% # Class of executed instruction
system.switch_cpus12.op_class::IntMult             10      0.27%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus12.op_class::MemRead            916     24.51%     83.52% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite           445     11.90%     95.43% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess          171      4.57%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total             3738                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                902                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits               443                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits               1345                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits               523                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles                3628614                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts              3768                       # Number of instructions committed
system.switch_cpus13.committedOps                3768                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses         3595                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts          399                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts               3595                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads         4729                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes         2738                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                1348                       # number of memory refs
system.switch_cpus13.num_load_insts               902                       # Number of load instructions
system.switch_cpus13.num_store_insts              446                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     3625317.385309                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles      3296.614691                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000909                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999091                       # Percentage of idle cycles
system.switch_cpus13.Branches                     628                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass           20      0.53%      0.53% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu            2192     58.17%     58.70% # Class of executed instruction
system.switch_cpus13.op_class::IntMult             10      0.27%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus13.op_class::MemRead            929     24.65%     83.63% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite           446     11.84%     95.46% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess          171      4.54%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total             3768                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                915                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits               444                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits               1359                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits               523                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles                3628529                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts              3798                       # Number of instructions committed
system.switch_cpus14.committedOps                3798                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses         3624                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts          413                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts               3624                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads         4759                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes         2753                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                1362                       # number of memory refs
system.switch_cpus14.num_load_insts               915                       # Number of load instructions
system.switch_cpus14.num_store_insts              447                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     3625206.195301                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles      3322.804699                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000916                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999084                       # Percentage of idle cycles
system.switch_cpus14.Branches                     643                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass           20      0.53%      0.53% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu            2208     58.14%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::IntMult             10      0.26%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus14.op_class::MemRead            942     24.80%     83.73% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite           447     11.77%     95.50% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess          171      4.50%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total             3798                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits               1031                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits               499                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits               1530                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits               613                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses           613                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles                3628722                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts              4286                       # Number of instructions committed
system.switch_cpus15.committedOps                4286                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses         4083                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls               160                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts          476                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts               4083                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads         5362                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes         3100                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                1533                       # number of memory refs
system.switch_cpus15.num_load_insts              1031                       # Number of load instructions
system.switch_cpus15.num_store_insts              502                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     3624971.715548                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles      3750.284452                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.001034                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.998966                       # Percentage of idle cycles
system.switch_cpus15.Branches                     737                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass           16      0.37%      0.37% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu            2483     57.93%     58.31% # Class of executed instruction
system.switch_cpus15.op_class::IntMult             10      0.23%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus15.op_class::MemRead           1063     24.80%     83.34% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite           503     11.74%     95.08% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess          211      4.92%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total             4286                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       276692                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        98091                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        92641                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5941                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2231                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3710                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1111                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            127064                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1493                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1493                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25496                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        49705                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10702                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             349                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           205                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            554                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12713                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12713                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         87975                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        37978                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         1607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side           63                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side       210452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       115622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         2377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side          449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side           83                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side          191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side          205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         7538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side        15687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         4441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         7343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side          120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side          127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side          137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side          176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                369551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side         9536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side         5014                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side         1176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side      8223872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      3959950                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        86912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        61172                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side         4480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        14104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side         1880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         8640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side         5848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         8576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side         5528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       298944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side       558368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       170432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side       250292                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side         2648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side         2584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side         2776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side         2968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side         3416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side         4312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13693556                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          143589                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           422885                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.376107                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.443491                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 312109     73.80%     73.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  26386      6.24%     80.04% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  18915      4.47%     84.52% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  23829      5.63%     90.15% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3593      0.85%     91.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   3595      0.85%     91.85% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1971      0.47%     92.32% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   3553      0.84%     93.16% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   2469      0.58%     93.74% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   1862      0.44%     94.18% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  3059      0.72%     94.91% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   956      0.23%     95.13% # Request fanout histogram
system.tol2bus.snoop_fanout::12                  1438      0.34%     95.47% # Request fanout histogram
system.tol2bus.snoop_fanout::13                  1501      0.35%     95.83% # Request fanout histogram
system.tol2bus.snoop_fanout::14                  1998      0.47%     96.30% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 15585      3.69%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    66      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             422885                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.624439                       # Number of seconds simulated
sim_ticks                                624439218500                       # Number of ticks simulated
final_tick                               2894436646500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2713042                       # Simulator instruction rate (inst/s)
host_op_rate                                  2713042                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              310448030                       # Simulator tick rate (ticks/s)
host_mem_usage                                 860320                       # Number of bytes of host memory used
host_seconds                                  2011.41                       # Real time elapsed on the host
sim_insts                                  5457047252                       # Number of instructions simulated
sim_ops                                    5457047252                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst      2851008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data     72112064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst      1256064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data     36263488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst      6978688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data    143303040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst      4853312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data     67633088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst      1871744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data     62390336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst      1859904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data     57395136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst      1680768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data     47885888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst      2056448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data     58403392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst       930368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data     28081600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst      1417216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data     55898496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.inst      2045248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data     63321536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.inst      2452096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data     65789824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.inst      1642304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data     61438400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.inst      1940608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data     63550592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst      2239936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data     50879296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst      1900288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data     59661056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1031983232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst      2851008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst      1256064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst      6978688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst      4853312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst      1871744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst      1859904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst      1680768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst      2056448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst       930368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst      1417216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus10.inst      2045248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus11.inst      2452096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus12.inst      1642304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus13.inst      1940608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst      2239936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst      1900288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37976000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    498009728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       498009728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst        44547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data      1126751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst        19626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data       566617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst       109042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data      2239110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst        75833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data      1056767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst        29246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data       974849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst        29061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data       896799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst        26262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data       748217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst        32132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data       912553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst        14537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data       438775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst        22144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data       873414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.inst        31957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data       989399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.inst        38314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data      1027966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.inst        25661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data       959975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.inst        30322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data       992978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst        34999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data       794989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst        29692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data       932204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16124738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       7781402                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7781402                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst      4565709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data    115482919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst      2011507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data     58073687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst     11175928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data    229490775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst      7772273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data    108310122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst      2997480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data     99914186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst      2978519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data     91914688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst      2691644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data     76686228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst      3293272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data     93529346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst      1489926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data     44970910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst      2269582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data     89517914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.inst      3275336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data    101405444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.inst      3926877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data    105358251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.inst      2630046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data     98389720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.inst      3107761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data    101772262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst      3587116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data     81479982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst      3043191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data     95543416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1652656017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst      4565709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst      2011507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst     11175928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst      7772273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst      2997480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst      2978519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst      2691644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst      3293272                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst      1489926                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst      2269582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus10.inst      3275336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus11.inst      3926877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus12.inst      2630046                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus13.inst      3107761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst      3587116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst      3043191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         60816167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       797531150                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            797531150                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       797531150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst      4565709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data    115482919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst      2011507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data     58073687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst     11175928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data    229490775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst      7772273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data    108310122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst      2997480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data     99914186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst      2978519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data     91914688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst      2691644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data     76686228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst      3293272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data     93529346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst      1489926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data     44970910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst      2269582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data     89517914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.inst      3275336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data    101405444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.inst      3926877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data    105358251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.inst      2630046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data     98389720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.inst      3107761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data    101772262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst      3587116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data     81479982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst      3043191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data     95543416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2450187167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                   1128                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                    62647                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   5433     29.80%     29.80% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    20      0.11%     29.91% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                   639      3.51%     33.42% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                   922      5.06%     38.48% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 11215     61.52%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total              18229                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    5433     46.28%     46.28% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     20      0.17%     46.45% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                    639      5.44%     51.89% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                    922      7.85%     59.74% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   4726     40.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total               11740                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           622607868000     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               1500000      0.00%     99.77% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              31311000      0.01%     99.78% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30             158621500      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31            1244939500      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       624044240000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.421400                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.644029                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::1                        1      2.04%      2.04% # number of syscalls executed
system.cpu00.kern.syscall::74                      20     40.82%     42.86% # number of syscalls executed
system.cpu00.kern.syscall::75                      28     57.14%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                   49                       # number of syscalls executed
system.cpu00.kern.callpal::wripir                 848      2.96%      2.96% # number of callpals executed
system.cpu00.kern.callpal::swpctx                 847      2.95%      5.91% # number of callpals executed
system.cpu00.kern.callpal::tbi                      3      0.01%      5.92% # number of callpals executed
system.cpu00.kern.callpal::swpipl               14592     50.88%     56.80% # number of callpals executed
system.cpu00.kern.callpal::rdps                  1387      4.84%     61.63% # number of callpals executed
system.cpu00.kern.callpal::rti                   2070      7.22%     68.85% # number of callpals executed
system.cpu00.kern.callpal::callsys                236      0.82%     69.67% # number of callpals executed
system.cpu00.kern.callpal::imb                      3      0.01%     69.68% # number of callpals executed
system.cpu00.kern.callpal::rdunique              8695     30.32%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                28681                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel            2915                       # number of protection mode switches
system.cpu00.kern.mode_switch::user               881                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel               881                      
system.cpu00.kern.mode_good::user                 881                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.302230                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.464173                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     436806901000     68.90%     68.90% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user       197166342000     31.10%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                    847                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements         1560736                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         484.328277                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          84183388                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs         1560736                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           53.938262                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    52.244258                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   432.084019                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.102040                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.843914                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.945954                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          382                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          321                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses       173003571                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses      173003571                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data     66510020                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      66510020                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data     17585748                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total     17585748                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data        13723                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total        13723                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data        12598                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total        12598                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data     84095768                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       84095768                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data     84095768                       # number of overall hits
system.cpu00.dcache.overall_hits::total      84095768                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data      1197765                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total      1197765                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data       381547                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total       381547                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data         5549                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total         5549                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data         5825                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total         5825                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data      1579312                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      1579312                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data      1579312                       # number of overall misses
system.cpu00.dcache.overall_misses::total      1579312                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data     67707785                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     67707785                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data     17967295                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total     17967295                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data        19272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        19272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data        18423                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        18423                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data     85675080                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     85675080                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data     85675080                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     85675080                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.017690                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.017690                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.021236                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.021236                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.287931                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.287931                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.316181                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.316181                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.018434                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.018434                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.018434                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.018434                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks       597128                       # number of writebacks
system.cpu00.dcache.writebacks::total          597128                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements          111314                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs         397268513                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs          111314                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         3568.899806                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst    63.322900                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   448.677100                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.123678                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.876322                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          355                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses       797425682                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses      797425682                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst    398545870                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total     398545870                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst    398545870                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total      398545870                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst    398545870                       # number of overall hits
system.cpu00.icache.overall_hits::total     398545870                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst       111314                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total       111314                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst       111314                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total       111314                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst       111314                       # number of overall misses
system.cpu00.icache.overall_misses::total       111314                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst    398657184                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total    398657184                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst    398657184                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total    398657184                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst    398657184                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total    398657184                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000279                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000279                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000279                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000279                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000279                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000279                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks       111314                       # number of writebacks
system.cpu00.icache.writebacks::total          111314                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                   1291                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                    40614                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                   4716     31.16%     31.16% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                   639      4.22%     35.38% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                   912      6.03%     41.41% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                  8868     58.59%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total              15135                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                    4716     46.19%     46.19% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                    639      6.26%     52.45% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                    912      8.93%     61.39% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                   3942     38.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total               10209                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           623423890000     99.83%     99.83% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              31311000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30             161803500      0.03%     99.86% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             892694500      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       624509699000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.444520                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.674529                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::1                        1      3.85%      3.85% # number of syscalls executed
system.cpu01.kern.syscall::74                      11     42.31%     46.15% # number of syscalls executed
system.cpu01.kern.syscall::75                      14     53.85%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                   26                       # number of syscalls executed
system.cpu01.kern.callpal::wripir                 452      2.16%      2.16% # number of callpals executed
system.cpu01.kern.callpal::swpctx                 771      3.68%      5.84% # number of callpals executed
system.cpu01.kern.callpal::tbi                      4      0.02%      5.86% # number of callpals executed
system.cpu01.kern.callpal::swpipl               11732     56.00%     61.86% # number of callpals executed
system.cpu01.kern.callpal::rdps                  1343      6.41%     68.27% # number of callpals executed
system.cpu01.kern.callpal::rti                   1860      8.88%     77.15% # number of callpals executed
system.cpu01.kern.callpal::callsys                135      0.64%     77.79% # number of callpals executed
system.cpu01.kern.callpal::imb                      4      0.02%     77.81% # number of callpals executed
system.cpu01.kern.callpal::rdunique              4648     22.19%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                20949                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel             844                       # number of protection mode switches
system.cpu01.kern.mode_switch::user               543                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle              1787                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel               665                      
system.cpu01.kern.mode_good::user                 543                      
system.cpu01.kern.mode_good::idle                 122                      
system.cpu01.kern.mode_switch_good::kernel     0.787915                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.068271                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.419030                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel        962596500      0.15%      0.15% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user       100988010000     15.85%     16.00% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       535219893000     84.00%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                    771                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements          773803                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         389.109809                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs          43462571                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs          773803                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           56.167488                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle    2355480354000                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    37.992855                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   351.116954                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.074205                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.685775                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.759980                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          383                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses        89125313                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses       89125313                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data     34218476                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total      34218476                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data      9136278                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      9136278                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data         9172                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         9172                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data         8227                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         8227                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data     43354754                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total       43354754                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data     43354754                       # number of overall hits
system.cpu01.dcache.overall_hits::total      43354754                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data       590136                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       590136                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data       198439                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total       198439                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data         3714                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total         3714                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data         4138                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total         4138                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data       788575                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       788575                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data       788575                       # number of overall misses
system.cpu01.dcache.overall_misses::total       788575                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data     34808612                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total     34808612                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data      9334717                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      9334717                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data        12886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        12886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data        12365                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        12365                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data     44143329                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total     44143329                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data     44143329                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total     44143329                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.016954                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.016954                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.021258                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.021258                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.288220                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.288220                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.334654                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.334654                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.017864                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.017864                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.017864                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.017864                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks       301128                       # number of writebacks
system.cpu01.dcache.writebacks::total          301128                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements           59176                       # number of replacements
system.cpu01.icache.tags.tagsinuse         510.055305                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs         207489434                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs           59176                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         3506.310565                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle    2357292777000                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    66.872980                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   443.182325                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.130611                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.865590                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.996202                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          374                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses       410473379                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses      410473379                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst    205147903                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total     205147903                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst    205147903                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total      205147903                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst    205147903                       # number of overall hits
system.cpu01.icache.overall_hits::total     205147903                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst        59191                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total        59191                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst        59191                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total        59191                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst        59191                       # number of overall misses
system.cpu01.icache.overall_misses::total        59191                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst    205207094                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total    205207094                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst    205207094                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total    205207094                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst    205207094                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total    205207094                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.000288                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000288                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.000288                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000288                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.000288                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000288                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks        59176                       # number of writebacks
system.cpu01.icache.writebacks::total           59176                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                   1472                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                   593410                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                  12835     32.58%     32.58% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                   246      0.62%     33.21% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                   639      1.62%     34.83% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                   989      2.51%     37.34% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 24685     62.66%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              39394                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   12835     47.68%     47.68% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                    246      0.91%     48.60% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                    639      2.37%     50.97% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                    989      3.67%     54.65% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  12208     45.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               26917                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           620042695500     99.36%     99.36% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21              17589000      0.00%     99.36% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              31311000      0.01%     99.37% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30             170120500      0.03%     99.39% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            3782580000      0.61%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       624044296000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.494551                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.683277                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::1                        2      1.31%      1.31% # number of syscalls executed
system.cpu02.kern.syscall::4                        3      1.96%      3.27% # number of syscalls executed
system.cpu02.kern.syscall::17                       6      3.92%      7.19% # number of syscalls executed
system.cpu02.kern.syscall::45                       1      0.65%      7.84% # number of syscalls executed
system.cpu02.kern.syscall::71                      21     13.73%     21.57% # number of syscalls executed
system.cpu02.kern.syscall::74                     108     70.59%     92.16% # number of syscalls executed
system.cpu02.kern.syscall::75                      12      7.84%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                  153                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                2292      4.02%      4.02% # number of callpals executed
system.cpu02.kern.callpal::swpctx                2177      3.82%      7.84% # number of callpals executed
system.cpu02.kern.callpal::tbi                      6      0.01%      7.85% # number of callpals executed
system.cpu02.kern.callpal::swpipl               34189     59.95%     67.80% # number of callpals executed
system.cpu02.kern.callpal::rdps                  2341      4.10%     71.90% # number of callpals executed
system.cpu02.kern.callpal::rti                   3363      5.90%     77.80% # number of callpals executed
system.cpu02.kern.callpal::callsys                473      0.83%     78.63% # number of callpals executed
system.cpu02.kern.callpal::imb                      6      0.01%     78.64% # number of callpals executed
system.cpu02.kern.callpal::rdunique             12183     21.36%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                57030                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel            5541                       # number of protection mode switches
system.cpu02.kern.mode_switch::user              2227                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel              2228                      
system.cpu02.kern.mode_good::user                2227                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.402093                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.573507                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     326779124500     52.41%     52.41% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       296735438000     47.59%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                   2177                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements         2875692                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         500.251787                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs         135654692                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs         2875692                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           47.172886                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   500.251787                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.977054                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.977054                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          304                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses       280049870                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses      280049870                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data    102463798                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total     102463798                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data     33089103                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total     33089103                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data        39831                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        39831                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data        40676                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        40676                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data    135552901                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total      135552901                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data    135552901                       # number of overall hits
system.cpu02.dcache.overall_hits::total     135552901                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data      2365867                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total      2365867                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data       546015                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       546015                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data        13316                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        13316                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data        10800                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        10800                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data      2911882                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total      2911882                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data      2911882                       # number of overall misses
system.cpu02.dcache.overall_misses::total      2911882                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data    104829665                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total    104829665                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data     33635118                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total     33635118                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data        53147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        53147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data        51476                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        51476                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data    138464783                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total    138464783                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data    138464783                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total    138464783                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.022569                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.022569                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.016233                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.016233                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.250550                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.250550                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.209807                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.209807                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.021030                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.021030                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.021030                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.021030                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks      1648484                       # number of writebacks
system.cpu02.dcache.writebacks::total         1648484                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements          328646                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs         605998782                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs          328646                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1843.925628                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          364                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          134                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses      1213370564                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses     1213370564                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst    606192313                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total     606192313                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst    606192313                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total      606192313                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst    606192313                       # number of overall hits
system.cpu02.icache.overall_hits::total     606192313                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst       328646                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       328646                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst       328646                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       328646                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst       328646                       # number of overall misses
system.cpu02.icache.overall_misses::total       328646                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst    606520959                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total    606520959                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst    606520959                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total    606520959                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst    606520959                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total    606520959                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000542                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000542                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000542                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000542                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000542                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000542                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks       328646                       # number of writebacks
system.cpu02.icache.writebacks::total          328646                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                   1199                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                   102582                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                  14185     38.64%     38.64% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                   639      1.74%     40.38% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                  1035      2.82%     43.20% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                 20851     56.80%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              36710                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                   14185     48.35%     48.35% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                    639      2.18%     50.53% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                   1035      3.53%     54.06% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                  13477     45.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total               29336                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           621250902500     99.48%     99.48% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              31311000      0.01%     99.48% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30             167978000      0.03%     99.51% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31            3059557500      0.49%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       624509749000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.646348                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.799128                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        2      0.85%      0.85% # number of syscalls executed
system.cpu03.kern.syscall::4                        8      3.42%      4.27% # number of syscalls executed
system.cpu03.kern.syscall::17                      12      5.13%      9.40% # number of syscalls executed
system.cpu03.kern.syscall::71                      10      4.27%     13.68% # number of syscalls executed
system.cpu03.kern.syscall::73                       7      2.99%     16.67% # number of syscalls executed
system.cpu03.kern.syscall::74                     185     79.06%     95.73% # number of syscalls executed
system.cpu03.kern.syscall::75                      10      4.27%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                  234                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                3317      5.73%      5.73% # number of callpals executed
system.cpu03.kern.callpal::swpctx                2499      4.32%     10.05% # number of callpals executed
system.cpu03.kern.callpal::tbi                      6      0.01%     10.06% # number of callpals executed
system.cpu03.kern.callpal::swpipl               31513     54.46%     64.52% # number of callpals executed
system.cpu03.kern.callpal::rdps                  2928      5.06%     69.58% # number of callpals executed
system.cpu03.kern.callpal::rti                   3558      6.15%     75.73% # number of callpals executed
system.cpu03.kern.callpal::callsys                904      1.56%     77.29% # number of callpals executed
system.cpu03.kern.callpal::imb                      6      0.01%     77.31% # number of callpals executed
system.cpu03.kern.callpal::rdunique             13132     22.69%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                57863                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel            6057                       # number of protection mode switches
system.cpu03.kern.mode_switch::user              2324                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel              2324                      
system.cpu03.kern.mode_good::user                2324                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.383688                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.554588                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     474387652500     75.69%     75.69% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user       152378874500     24.31%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                   2499                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements         1451731                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         479.373637                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs          69609967                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs         1451731                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           47.949632                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     8.720617                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   470.653020                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.017032                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.919244                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.936277                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          279                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          122                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses       143690016                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses      143690016                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data     53583417                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total      53583417                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data     15913667                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total     15913667                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data        48632                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        48632                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data        49670                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        49670                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data     69497084                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total       69497084                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data     69497084                       # number of overall hits
system.cpu03.dcache.overall_hits::total      69497084                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data      1040155                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total      1040155                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data       442112                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total       442112                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data        14036                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total        14036                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data        11268                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total        11268                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data      1482267                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total      1482267                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data      1482267                       # number of overall misses
system.cpu03.dcache.overall_misses::total      1482267                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data     54623572                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total     54623572                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data     16355779                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total     16355779                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data        62668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        62668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data        60938                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        60938                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data     70979351                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total     70979351                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data     70979351                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total     70979351                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.019042                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.019042                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.027031                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.027031                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.223974                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.223974                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.184909                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.184909                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.020883                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.020883                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.020883                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.020883                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks       654683                       # number of writebacks
system.cpu03.dcache.writebacks::total          654683                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements          258245                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs         316997202                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs          258245                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         1227.505671                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     4.015588                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   507.984412                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.007843                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.992157                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          163                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses       639446335                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses      639446335                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst    319335800                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total     319335800                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst    319335800                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total      319335800                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst    319335800                       # number of overall hits
system.cpu03.icache.overall_hits::total     319335800                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst       258245                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total       258245                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst       258245                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total       258245                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst       258245                       # number of overall misses
system.cpu03.icache.overall_misses::total       258245                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst    319594045                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total    319594045                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst    319594045                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total    319594045                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst    319594045                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total    319594045                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.000808                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000808                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.000808                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000808                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.000808                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000808                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks       258245                       # number of writebacks
system.cpu03.icache.writebacks::total          258245                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                   1156                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                    56710                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                   5101     31.36%     31.36% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                   639      3.93%     35.29% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                   916      5.63%     40.92% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                  9610     59.08%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total              16266                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                    5101     46.20%     46.20% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                    639      5.79%     51.99% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                    916      8.30%     60.29% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                   4384     39.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total               11040                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           623256859000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              31311000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30             159498500      0.03%     99.83% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31            1058958000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       624506626500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.456191                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.678716                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::1                        1      2.56%      2.56% # number of syscalls executed
system.cpu04.kern.syscall::74                      13     33.33%     35.90% # number of syscalls executed
system.cpu04.kern.syscall::75                      25     64.10%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   39                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                 757      2.94%      2.94% # number of callpals executed
system.cpu04.kern.callpal::swpctx                 833      3.24%      6.18% # number of callpals executed
system.cpu04.kern.callpal::tbi                      4      0.02%      6.20% # number of callpals executed
system.cpu04.kern.callpal::swpipl               12718     49.47%     55.67% # number of callpals executed
system.cpu04.kern.callpal::rdps                  1371      5.33%     61.00% # number of callpals executed
system.cpu04.kern.callpal::rti                   2000      7.78%     68.78% # number of callpals executed
system.cpu04.kern.callpal::callsys                219      0.85%     69.63% # number of callpals executed
system.cpu04.kern.callpal::imb                      4      0.02%     69.65% # number of callpals executed
system.cpu04.kern.callpal::rdunique              7803     30.35%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                25709                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel            2833                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               805                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel               805                      
system.cpu04.kern.mode_good::user                 805                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.284151                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.442551                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     454184558500     72.56%     72.56% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user       171792298500     27.44%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                    833                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements         1355183                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         458.522990                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs          73540546                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs         1355183                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           54.266137                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   458.522990                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.895553                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.895553                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3          343                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses       151255201                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses      151255201                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data     58014735                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total      58014735                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data     15515732                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total     15515732                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data        11497                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total        11497                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         9951                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         9951                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data     73530467                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total       73530467                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data     73530467                       # number of overall hits
system.cpu04.dcache.overall_hits::total      73530467                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data      1040321                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total      1040321                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data       337258                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total       337258                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data         4758                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         4758                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data         5354                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         5354                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data      1377579                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total      1377579                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data      1377579                       # number of overall misses
system.cpu04.dcache.overall_misses::total      1377579                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data     59055056                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total     59055056                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data     15852990                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total     15852990                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data        16255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        16255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data        15305                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        15305                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data     74908046                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total     74908046                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data     74908046                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total     74908046                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.017616                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.017616                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.021274                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.021274                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.292710                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.292710                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.349820                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.349820                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.018390                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.018390                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.018390                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.018390                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks       516107                       # number of writebacks
system.cpu04.dcache.writebacks::total          516107                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements           88700                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs         344681604                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs           88700                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         3885.925637                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     0.140234                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.859766                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.000274                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999726                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          376                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses       695023250                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses      695023250                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst    347378575                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total     347378575                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst    347378575                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total      347378575                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst    347378575                       # number of overall hits
system.cpu04.icache.overall_hits::total     347378575                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst        88700                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total        88700                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst        88700                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total        88700                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst        88700                       # number of overall misses
system.cpu04.icache.overall_misses::total        88700                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst    347467275                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total    347467275                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst    347467275                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total    347467275                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst    347467275                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total    347467275                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.000255                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000255                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.000255                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000255                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.000255                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000255                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks        88700                       # number of writebacks
system.cpu04.icache.writebacks::total           88700                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                   1155                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                    58005                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                   5532     31.76%     31.76% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                   639      3.67%     35.43% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                   963      5.53%     40.96% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                 10285     59.04%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total              17419                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                    5532     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                    639      5.33%     51.48% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                    963      8.03%     59.51% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                   4853     40.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total               11987                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           623041702500     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              31311000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30             166335000      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31            1270485500      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       624509834000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.471852                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.688157                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::1                        1      3.57%      3.57% # number of syscalls executed
system.cpu05.kern.syscall::17                      13     46.43%     50.00% # number of syscalls executed
system.cpu05.kern.syscall::74                      11     39.29%     89.29% # number of syscalls executed
system.cpu05.kern.syscall::75                       3     10.71%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                   28                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                 493      1.88%      1.88% # number of callpals executed
system.cpu05.kern.callpal::swpctx                 919      3.50%      5.37% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      0.02%      5.39% # number of callpals executed
system.cpu05.kern.callpal::swpipl               13771     52.41%     57.80% # number of callpals executed
system.cpu05.kern.callpal::rdps                  1374      5.23%     63.02% # number of callpals executed
system.cpu05.kern.callpal::rti                   2064      7.85%     70.88% # number of callpals executed
system.cpu05.kern.callpal::callsys                187      0.71%     71.59% # number of callpals executed
system.cpu05.kern.callpal::imb                      4      0.02%     71.61% # number of callpals executed
system.cpu05.kern.callpal::rdunique              7461     28.39%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                26277                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel            2983                       # number of protection mode switches
system.cpu05.kern.mode_switch::user               886                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel               886                      
system.cpu05.kern.mode_good::user                 886                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.297016                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.457999                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     464233204000     74.22%     74.22% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user       161259095000     25.78%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                    919                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements         1255901                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         480.823630                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs          69315520                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs         1255901                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           55.191866                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   480.823630                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.939109                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.939109                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses       142518610                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses      142518610                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data     54627713                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total      54627713                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data     14676948                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total     14676948                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data        12607                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        12607                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data        10936                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total        10936                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data     69304661                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total       69304661                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data     69304661                       # number of overall hits
system.cpu05.dcache.overall_hits::total      69304661                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data       964162                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       964162                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data       317080                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total       317080                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data         5027                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         5027                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data         5529                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         5529                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data      1281242                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total      1281242                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data      1281242                       # number of overall misses
system.cpu05.dcache.overall_misses::total      1281242                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data     55591875                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total     55591875                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data     14994028                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total     14994028                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data        17634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        17634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data        16465                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        16465                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data     70585903                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total     70585903                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data     70585903                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total     70585903                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.017344                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.017344                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.021147                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.021147                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.285074                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.285074                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.335803                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.335803                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.018152                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.018152                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.018152                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.018152                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks       485473                       # number of writebacks
system.cpu05.dcache.writebacks::total          485473                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements           94976                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs         324642021                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs           94976                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         3418.147964                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    13.267526                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   498.732474                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.025913                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.974087                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          384                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses       653728822                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses      653728822                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst    326721947                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total     326721947                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst    326721947                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total      326721947                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst    326721947                       # number of overall hits
system.cpu05.icache.overall_hits::total     326721947                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst        94976                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total        94976                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst        94976                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total        94976                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst        94976                       # number of overall misses
system.cpu05.icache.overall_misses::total        94976                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst    326816923                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total    326816923                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst    326816923                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total    326816923                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst    326816923                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total    326816923                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000291                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000291                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000291                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000291                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000291                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000291                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks        94976                       # number of writebacks
system.cpu05.icache.writebacks::total           94976                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                   1227                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                    46076                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                   4432     30.41%     30.41% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                   639      4.38%     34.79% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                   859      5.89%     40.68% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                  8646     59.32%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total              14576                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    4432     45.93%     45.93% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                    639      6.62%     52.55% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                    859      8.90%     61.45% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   3720     38.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                9650                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           623615178000     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              31311000      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30             145301000      0.02%     99.89% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             717937500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       624509727500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.430257                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.662047                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        1      4.17%      4.17% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      4.17%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::74                       3     12.50%     20.83% # number of syscalls executed
system.cpu06.kern.syscall::75                      19     79.17%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   24                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                 363      1.70%      1.70% # number of callpals executed
system.cpu06.kern.callpal::swpctx                 407      1.91%      3.61% # number of callpals executed
system.cpu06.kern.callpal::tbi                      2      0.01%      3.61% # number of callpals executed
system.cpu06.kern.callpal::swpipl               11321     53.01%     56.63% # number of callpals executed
system.cpu06.kern.callpal::rdps                  1359      6.36%     62.99% # number of callpals executed
system.cpu06.kern.callpal::rti                   1759      8.24%     71.23% # number of callpals executed
system.cpu06.kern.callpal::callsys                147      0.69%     71.91% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.01%     71.92% # number of callpals executed
system.cpu06.kern.callpal::rdunique              5996     28.08%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                21356                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel            2166                       # number of protection mode switches
system.cpu06.kern.mode_switch::user               538                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel               538                      
system.cpu06.kern.mode_good::user                 538                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.248384                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.397929                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     493144643500     78.74%     78.74% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user       133156126500     21.26%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                    407                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements         1008710                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         409.188615                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs          56818226                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs         1008710                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           56.327612                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   409.188615                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.799197                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.799197                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          299                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses       116734177                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses      116734177                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data     44953793                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total      44953793                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data     11855628                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total     11855628                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         9724                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         9724                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         8153                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         8153                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data     56809421                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total       56809421                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data     56809421                       # number of overall hits
system.cpu06.dcache.overall_hits::total      56809421                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data       770427                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       770427                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data       251804                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total       251804                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data         2991                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total         2991                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data         3766                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         3766                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data      1022231                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total      1022231                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data      1022231                       # number of overall misses
system.cpu06.dcache.overall_misses::total      1022231                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data     45724220                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total     45724220                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data     12107432                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total     12107432                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data        12715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        12715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data        11919                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        11919                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data     57831652                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total     57831652                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data     57831652                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total     57831652                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.016849                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.016849                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.020797                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.020797                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.235234                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.235234                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.315966                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.315966                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.017676                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.017676                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.017676                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.017676                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks       397468                       # number of writebacks
system.cpu06.dcache.writebacks::total          397468                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements           62862                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs         266814106                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs           62862                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         4244.441889                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses       537907932                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses      537907932                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst    268859673                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total     268859673                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst    268859673                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total      268859673                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst    268859673                       # number of overall hits
system.cpu06.icache.overall_hits::total     268859673                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst        62862                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total        62862                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst        62862                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total        62862                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst        62862                       # number of overall misses
system.cpu06.icache.overall_misses::total        62862                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst    268922535                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total    268922535                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst    268922535                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total    268922535                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst    268922535                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total    268922535                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.000234                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000234                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.000234                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000234                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.000234                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000234                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks        62862                       # number of writebacks
system.cpu06.icache.writebacks::total           62862                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                   1263                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                    62427                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                   8625     37.22%     37.22% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                   639      2.76%     39.98% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                   994      4.29%     44.27% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                 12912     55.73%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total              23170                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                    8625     47.60%     47.60% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                    639      3.53%     51.13% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                    994      5.49%     56.62% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   7860     43.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total               18118                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           622963847000     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              31311000      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30             170956500      0.03%     99.78% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31            1343804500      0.22%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       624509919000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.608736                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.781959                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        2     11.11%     11.11% # number of syscalls executed
system.cpu07.kern.syscall::4                        9     50.00%     61.11% # number of syscalls executed
system.cpu07.kern.syscall::74                       5     27.78%     88.89% # number of syscalls executed
system.cpu07.kern.syscall::75                       2     11.11%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                   18                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                 175      0.53%      0.53% # number of callpals executed
system.cpu07.kern.callpal::swpctx                 902      2.73%      3.26% # number of callpals executed
system.cpu07.kern.callpal::tbi                      4      0.01%      3.27% # number of callpals executed
system.cpu07.kern.callpal::swpipl               19447     58.80%     62.07% # number of callpals executed
system.cpu07.kern.callpal::rdps                  2915      8.81%     70.88% # number of callpals executed
system.cpu07.kern.callpal::rti                   2099      6.35%     77.23% # number of callpals executed
system.cpu07.kern.callpal::callsys                306      0.93%     78.16% # number of callpals executed
system.cpu07.kern.callpal::imb                      4      0.01%     78.17% # number of callpals executed
system.cpu07.kern.callpal::rdunique              7220     21.83%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                33072                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel            3001                       # number of protection mode switches
system.cpu07.kern.mode_switch::user               829                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel               829                      
system.cpu07.kern.mode_good::user                 829                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.276241                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.432898                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     478178890500     76.45%     76.45% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user       147332272500     23.55%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                    902                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements         1262542                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         474.810526                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs          64534461                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs         1262542                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           51.114704                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   474.810526                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.927364                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.927364                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          359                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          319                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.701172                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses       132941706                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses      132941706                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data     50677626                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total      50677626                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data     13804139                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total     13804139                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data        28832                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        28832                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data        27883                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total        27883                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data     64481765                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total       64481765                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data     64481765                       # number of overall hits
system.cpu07.dcache.overall_hits::total      64481765                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data       952730                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       952730                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data       328742                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total       328742                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data         5446                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total         5446                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data         4947                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         4947                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data      1281472                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total      1281472                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data      1281472                       # number of overall misses
system.cpu07.dcache.overall_misses::total      1281472                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data     51630356                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total     51630356                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data     14132881                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total     14132881                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data        34278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        34278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data        32830                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        32830                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data     65763237                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total     65763237                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data     65763237                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total     65763237                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.018453                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.018453                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.023261                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.023261                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.158877                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.158877                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.150685                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.150685                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.019486                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.019486                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.019486                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.019486                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks       494891                       # number of writebacks
system.cpu07.dcache.writebacks::total          494891                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements          114319                       # number of replacements
system.cpu07.icache.tags.tagsinuse         511.210366                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs         302614412                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs          114319                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         2647.105136                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle    2358268925000                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    14.364595                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   496.845771                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.028056                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.970402                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.998458                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          417                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses       606755155                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses      606755155                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst    303206090                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total     303206090                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst    303206090                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total      303206090                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst    303206090                       # number of overall hits
system.cpu07.icache.overall_hits::total     303206090                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst       114325                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total       114325                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst       114325                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total       114325                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst       114325                       # number of overall misses
system.cpu07.icache.overall_misses::total       114325                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst    303320415                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total    303320415                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst    303320415                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total    303320415                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst    303320415                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total    303320415                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.000377                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000377                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.000377                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000377                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.000377                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000377                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks       114319                       # number of writebacks
system.cpu07.icache.writebacks::total          114319                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                   1329                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                    37989                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                   5080     31.57%     31.57% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                   639      3.97%     35.54% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                   894      5.56%     41.10% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                  9478     58.90%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total              16091                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    5080     46.55%     46.55% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                    639      5.85%     52.40% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                    894      8.19%     60.59% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   4301     39.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total               10914                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           623283454000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              31311000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30             158914500      0.03%     99.83% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31            1035430500      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       624509110000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.453788                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.678267                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::74                      38     80.85%     80.85% # number of syscalls executed
system.cpu08.kern.syscall::75                       9     19.15%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                   47                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                 899      4.26%      4.26% # number of callpals executed
system.cpu08.kern.callpal::swpctx                 823      3.90%      8.16% # number of callpals executed
system.cpu08.kern.callpal::tbi                      4      0.02%      8.17% # number of callpals executed
system.cpu08.kern.callpal::swpipl               12647     59.90%     68.07% # number of callpals executed
system.cpu08.kern.callpal::rdps                  1360      6.44%     74.51% # number of callpals executed
system.cpu08.kern.callpal::rti                   1925      9.12%     83.63% # number of callpals executed
system.cpu08.kern.callpal::callsys                121      0.57%     84.20% # number of callpals executed
system.cpu08.kern.callpal::imb                      4      0.02%     84.22% # number of callpals executed
system.cpu08.kern.callpal::rdunique              3331     15.78%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                21114                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel            2748                       # number of protection mode switches
system.cpu08.kern.mode_switch::user               564                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel               564                      
system.cpu08.kern.mode_good::user                 564                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.205240                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.340580                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     312407945000     80.44%     80.44% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user        75969267000     19.56%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                    823                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements          654879                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         407.716943                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs          33054614                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs          654879                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           50.474384                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   407.716943                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.796322                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.796322                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          246                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.517578                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses        68508633                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses       68508633                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data     26043058                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total      26043058                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data      7174000                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total      7174000                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data         9772                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         9772                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data         8155                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         8155                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data     33217058                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total       33217058                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data     33217058                       # number of overall hits
system.cpu08.dcache.overall_hits::total      33217058                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data       510480                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       510480                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data       162723                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total       162723                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data         4684                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total         4684                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data         5211                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         5211                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data       673203                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       673203                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data       673203                       # number of overall misses
system.cpu08.dcache.overall_misses::total       673203                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data     26553538                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total     26553538                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data      7336723                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total      7336723                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data        14456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        14456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data        13366                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        13366                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data     33890261                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total     33890261                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data     33890261                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total     33890261                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.019225                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.019225                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.022179                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.022179                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.324018                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.324018                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.389870                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.389870                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.019864                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.019864                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.019864                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.019864                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks       251377                       # number of writebacks
system.cpu08.dcache.writebacks::total          251377                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements           60443                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs         154815917                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs           60443                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         2561.353953                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses       311728933                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses      311728933                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst    155773802                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total     155773802                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst    155773802                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total      155773802                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst    155773802                       # number of overall hits
system.cpu08.icache.overall_hits::total     155773802                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst        60443                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total        60443                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst        60443                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total        60443                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst        60443                       # number of overall misses
system.cpu08.icache.overall_misses::total        60443                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst    155834245                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total    155834245                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst    155834245                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total    155834245                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst    155834245                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total    155834245                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.000388                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000388                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.000388                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000388                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.000388                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000388                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks        60443                       # number of writebacks
system.cpu08.icache.writebacks::total           60443                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                   1212                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                    54111                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                   5325     31.67%     31.67% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                   639      3.80%     35.47% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                   914      5.44%     40.91% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                  9936     59.09%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total              16814                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    5325     46.42%     46.42% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                    639      5.57%     51.99% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                    914      7.97%     59.95% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   4594     40.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total               11472                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           623230113500     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              31311000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30             151178000      0.02%     99.82% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31            1096630500      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       624509233000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.462359                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.682289                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::1                        1      4.00%      4.00% # number of syscalls executed
system.cpu09.kern.syscall::74                       4     16.00%     20.00% # number of syscalls executed
system.cpu09.kern.syscall::75                      20     80.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                   25                       # number of syscalls executed
system.cpu09.kern.callpal::wripir                 539      2.04%      2.04% # number of callpals executed
system.cpu09.kern.callpal::swpctx                 598      2.27%      4.31% # number of callpals executed
system.cpu09.kern.callpal::tbi                      2      0.01%      4.32% # number of callpals executed
system.cpu09.kern.callpal::swpipl               12966     49.14%     53.46% # number of callpals executed
system.cpu09.kern.callpal::rdps                  1373      5.20%     58.66% # number of callpals executed
system.cpu09.kern.callpal::rti                   2304      8.73%     67.39% # number of callpals executed
system.cpu09.kern.callpal::callsys                667      2.53%     69.92% # number of callpals executed
system.cpu09.kern.callpal::imb                      2      0.01%     69.93% # number of callpals executed
system.cpu09.kern.callpal::rdunique              7935     30.07%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                26386                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel            2902                       # number of protection mode switches
system.cpu09.kern.mode_switch::user              1078                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel              1078                      
system.cpu09.kern.mode_good::user                1078                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.371468                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.541709                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     474778798500     75.87%     75.87% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user       151012844500     24.13%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                    598                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements         1196840                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         437.500261                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs          64706602                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs         1196840                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           54.064538                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   437.500261                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.854493                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.854493                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          295                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses       133097975                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses      133097975                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data     51164959                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total      51164959                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data     13519993                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total     13519993                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data        14155                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total        14155                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data        11858                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total        11858                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data     64684952                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total       64684952                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data     64684952                       # number of overall hits
system.cpu09.dcache.overall_hits::total      64684952                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data       930523                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       930523                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data       288796                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total       288796                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data         4654                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total         4654                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data         5766                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         5766                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data      1219319                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total      1219319                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data      1219319                       # number of overall misses
system.cpu09.dcache.overall_misses::total      1219319                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data     52095482                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total     52095482                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data     13808789                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total     13808789                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data        18809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        18809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data        17624                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        17624                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data     65904271                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total     65904271                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data     65904271                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total     65904271                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.017862                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.017862                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.020914                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.020914                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.247435                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.247435                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.327167                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.327167                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.018501                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.018501                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.018501                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.018501                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks       436883                       # number of writebacks
system.cpu09.dcache.writebacks::total          436883                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements           87534                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs         303330124                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs           87534                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         3465.283478                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    15.763202                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   496.236798                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.030788                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.969212                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses       611493524                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses      611493524                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst    305615461                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total     305615461                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst    305615461                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total      305615461                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst    305615461                       # number of overall hits
system.cpu09.icache.overall_hits::total     305615461                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst        87534                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total        87534                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst        87534                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total        87534                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst        87534                       # number of overall misses
system.cpu09.icache.overall_misses::total        87534                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst    305702995                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total    305702995                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst    305702995                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total    305702995                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst    305702995                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total    305702995                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.000286                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000286                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.000286                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000286                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.000286                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000286                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks        87534                       # number of writebacks
system.cpu09.icache.writebacks::total           87534                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                   1210                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                    62992                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                   5754     32.53%     32.53% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                   639      3.61%     36.15% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                   984      5.56%     41.71% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                 10310     58.29%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total              17687                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    5754     46.51%     46.51% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                    639      5.16%     51.67% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                    984      7.95%     59.63% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   4995     40.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total               12372                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           623013601500     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              31311000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30             165865500      0.03%     99.79% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31            1299268500      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       624510046500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.484481                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.699497                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.syscall::1                        1      2.63%      2.63% # number of syscalls executed
system.cpu10.kern.syscall::74                      19     50.00%     52.63% # number of syscalls executed
system.cpu10.kern.syscall::75                      18     47.37%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                   38                       # number of syscalls executed
system.cpu10.kern.callpal::wripir                 741      2.65%      2.65% # number of callpals executed
system.cpu10.kern.callpal::swpctx                 926      3.31%      5.96% # number of callpals executed
system.cpu10.kern.callpal::tbi                      3      0.01%      5.97% # number of callpals executed
system.cpu10.kern.callpal::swpipl               13899     49.72%     55.69% # number of callpals executed
system.cpu10.kern.callpal::rdps                  1403      5.02%     60.71% # number of callpals executed
system.cpu10.kern.callpal::rti                   2188      7.83%     68.54% # number of callpals executed
system.cpu10.kern.callpal::callsys                358      1.28%     69.82% # number of callpals executed
system.cpu10.kern.callpal::imb                      3      0.01%     69.83% # number of callpals executed
system.cpu10.kern.callpal::rdunique              8434     30.17%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                27955                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel            3114                       # number of protection mode switches
system.cpu10.kern.mode_switch::user               944                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel               944                      
system.cpu10.kern.mode_good::user                 944                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.303147                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.465254                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     2714770892000     93.83%     93.83% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user       178613555000      6.17%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                    926                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements         1391683                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         464.582001                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs          77476860                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs         1391683                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           55.671342                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    2357454651500                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    50.290557                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   414.291443                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.098224                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.809163                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.907387                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       157361510                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      157361510                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data     60425735                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total      60425735                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data     16094079                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total     16094079                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data        14035                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total        14035                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data        12015                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total        12015                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data     76519814                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total       76519814                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data     76519814                       # number of overall hits
system.cpu10.dcache.overall_hits::total      76519814                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data      1070821                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total      1070821                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data       345621                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total       345621                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data         5246                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total         5246                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data         5951                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         5951                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data      1416442                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total      1416442                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data      1416442                       # number of overall misses
system.cpu10.dcache.overall_misses::total      1416442                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data     61496556                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total     61496556                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data     16439700                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total     16439700                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data        19281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total        19281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data        17966                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total        17966                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data     77936256                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total     77936256                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data     77936256                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total     77936256                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.017413                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.017413                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.021024                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.021024                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.272081                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.272081                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.331237                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.331237                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.018174                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.018174                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.018174                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.018174                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks       551166                       # number of writebacks
system.cpu10.dcache.writebacks::total          551166                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements          103024                       # number of replacements
system.cpu10.icache.tags.tagsinuse         500.291100                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         362106144                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs          103024                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         3514.774654                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    2369254043000                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    57.637090                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   442.654010                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.112572                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.864559                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.977131                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          393                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses       723467541                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses      723467541                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst    361579104                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     361579104                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst    361579104                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      361579104                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst    361579104                       # number of overall hits
system.cpu10.icache.overall_hits::total     361579104                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst       103111                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total       103111                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst       103111                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total       103111                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst       103111                       # number of overall misses
system.cpu10.icache.overall_misses::total       103111                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst    361682215                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    361682215                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst    361682215                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    361682215                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst    361682215                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    361682215                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.000285                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000285                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.000285                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000285                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.000285                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000285                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks       103024                       # number of writebacks
system.cpu10.icache.writebacks::total          103024                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                   1154                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                    78325                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                   8860     36.24%     36.24% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                   639      2.61%     38.86% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                  1041      4.26%     43.12% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                 13905     56.88%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total              24445                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    8860     47.37%     47.37% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                    639      3.42%     50.79% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                   1041      5.57%     56.35% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   8163     43.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total               18703                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           622543932000     99.62%     99.62% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              31311000      0.01%     99.63% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30             166452000      0.03%     99.65% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31            2158285000      0.35%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       624899980000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.587055                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.765105                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::1                        1      1.10%      1.10% # number of syscalls executed
system.cpu11.kern.syscall::17                       1      1.10%      2.20% # number of syscalls executed
system.cpu11.kern.syscall::73                       3      3.30%      5.49% # number of syscalls executed
system.cpu11.kern.syscall::74                      17     18.68%     24.18% # number of syscalls executed
system.cpu11.kern.syscall::75                      69     75.82%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                   91                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                1491      3.89%      3.89% # number of callpals executed
system.cpu11.kern.callpal::swpctx                1167      3.05%      6.94% # number of callpals executed
system.cpu11.kern.callpal::tbi                      4      0.01%      6.95% # number of callpals executed
system.cpu11.kern.callpal::swpipl               19991     52.22%     59.18% # number of callpals executed
system.cpu11.kern.callpal::rdps                  1437      3.75%     62.93% # number of callpals executed
system.cpu11.kern.callpal::rti                   2788      7.28%     70.21% # number of callpals executed
system.cpu11.kern.callpal::callsys                800      2.09%     72.30% # number of callpals executed
system.cpu11.kern.callpal::imb                      4      0.01%     72.31% # number of callpals executed
system.cpu11.kern.callpal::rdunique             10598     27.69%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                38280                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel            3954                       # number of protection mode switches
system.cpu11.kern.mode_switch::user              1612                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel              1611                      
system.cpu11.kern.mode_good::user                1612                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.407436                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.579051                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     2721117279500     94.01%     94.01% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user       173314701500      5.99%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                   1167                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements         1442588                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         476.969296                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs          76116845                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs         1442588                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           52.764091                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    2357476557000                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    49.479236                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   427.490060                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.096639                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.834942                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.931581                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0          222                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       154892291                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      154892291                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data     59171940                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total      59171940                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data     15997665                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total     15997665                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data        27583                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        27583                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data        25606                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total        25606                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data     75169605                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total       75169605                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data     75169605                       # number of overall hits
system.cpu11.dcache.overall_hits::total      75169605                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data      1120317                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total      1120317                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data       351984                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total       351984                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data         7935                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         7935                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data         8401                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total         8401                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data      1472301                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total      1472301                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data      1472301                       # number of overall misses
system.cpu11.dcache.overall_misses::total      1472301                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data     60292257                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total     60292257                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data     16349649                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total     16349649                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data        35518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        35518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data        34007                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        34007                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data     76641906                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total     76641906                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data     76641906                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total     76641906                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.018581                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.018581                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.021529                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.021529                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.223408                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.223408                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.247037                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.247037                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.019210                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.019210                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.019210                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.019210                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks       538248                       # number of writebacks
system.cpu11.dcache.writebacks::total          538248                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements          137027                       # number of replacements
system.cpu11.icache.tags.tagsinuse         500.283652                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         355112189                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs          137027                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         2591.549030                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    2369167347500                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    57.957841                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   442.325812                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.113199                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.863918                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.977117                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          364                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses       707723516                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses      707723516                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst    353656087                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     353656087                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst    353656087                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      353656087                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst    353656087                       # number of overall hits
system.cpu11.icache.overall_hits::total     353656087                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst       137114                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total       137114                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst       137114                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total       137114                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst       137114                       # number of overall misses
system.cpu11.icache.overall_misses::total       137114                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst    353793201                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    353793201                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst    353793201                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    353793201                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst    353793201                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    353793201                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.000388                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000388                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.000388                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000388                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.000388                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000388                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks       137027                       # number of writebacks
system.cpu11.icache.writebacks::total          137027                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                   1101                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                    56618                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                   4984     31.04%     31.04% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                   639      3.98%     35.02% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                   923      5.75%     40.77% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                  9510     59.23%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total              16056                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    4984     45.75%     45.75% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                    639      5.87%     51.62% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                    923      8.47%     60.09% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   4347     39.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total               10893                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           623305764500     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              31311000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30             160148000      0.03%     99.84% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31            1012865500      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       624510089000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.457098                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.678438                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.syscall::1                        1      5.00%      5.00% # number of syscalls executed
system.cpu12.kern.syscall::74                      12     60.00%     65.00% # number of syscalls executed
system.cpu12.kern.syscall::75                       7     35.00%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                   20                       # number of syscalls executed
system.cpu12.kern.callpal::wripir                 416      1.67%      1.67% # number of callpals executed
system.cpu12.kern.callpal::swpctx                 803      3.22%      4.89% # number of callpals executed
system.cpu12.kern.callpal::tbi                      3      0.01%      4.90% # number of callpals executed
system.cpu12.kern.callpal::swpipl               12598     50.56%     55.46% # number of callpals executed
system.cpu12.kern.callpal::rdps                  1355      5.44%     60.90% # number of callpals executed
system.cpu12.kern.callpal::rti                   1911      7.67%     68.57% # number of callpals executed
system.cpu12.kern.callpal::callsys                161      0.65%     69.22% # number of callpals executed
system.cpu12.kern.callpal::imb                      3      0.01%     69.23% # number of callpals executed
system.cpu12.kern.callpal::rdunique              7667     30.77%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                24917                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel            2714                       # number of protection mode switches
system.cpu12.kern.mode_switch::user               793                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel               793                      
system.cpu12.kern.mode_good::user                 793                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.292189                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.452238                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     2717554390000     93.91%     93.91% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user       176113277500      6.09%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                    803                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements         1358925                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         470.012700                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs          76025462                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs         1358925                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           55.945296                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    2357546550500                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    50.008024                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   420.004676                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.097672                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.820322                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.917994                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          383                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2          271                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       154442763                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      154442763                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data     59398746                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total      59398746                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data     15720218                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total     15720218                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data        11773                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        11773                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data         9430                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         9430                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data     75118964                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total       75118964                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data     75118964                       # number of overall hits
system.cpu12.dcache.overall_hits::total      75118964                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data      1046102                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total      1046102                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data       336018                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total       336018                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data         4197                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total         4197                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data         5163                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         5163                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data      1382120                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total      1382120                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data      1382120                       # number of overall misses
system.cpu12.dcache.overall_misses::total      1382120                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data     60444848                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total     60444848                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data     16056236                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total     16056236                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data        15970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        15970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data        14593                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        14593                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data     76501084                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total     76501084                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data     76501084                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total     76501084                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.017307                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.017307                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.020928                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.020928                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.262805                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.262805                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.353800                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.353800                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.018067                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.018067                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.018067                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.018067                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks       535190                       # number of writebacks
system.cpu12.dcache.writebacks::total          535190                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements           83946                       # number of replacements
system.cpu12.icache.tags.tagsinuse         500.277979                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         353494868                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs           83946                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         4210.979296                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    2369170953000                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    58.546739                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   441.731241                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.114349                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.862756                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.977105                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          376                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4           68                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses       711682399                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses      711682399                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst    355715150                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     355715150                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst    355715150                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      355715150                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst    355715150                       # number of overall hits
system.cpu12.icache.overall_hits::total     355715150                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst        84033                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total        84033                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst        84033                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total        84033                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst        84033                       # number of overall misses
system.cpu12.icache.overall_misses::total        84033                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst    355799183                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    355799183                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst    355799183                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    355799183                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst    355799183                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    355799183                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.000236                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000236                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.000236                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000236                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.000236                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000236                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks        83946                       # number of writebacks
system.cpu12.icache.writebacks::total           83946                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                   1247                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                    59300                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                   5683     32.44%     32.44% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                   639      3.65%     36.08% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                  1015      5.79%     41.88% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                 10183     58.12%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total              17520                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    5683     46.42%     46.42% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                    639      5.22%     51.64% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                   1015      8.29%     59.93% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   4906     40.07%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total               12243                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           622909861500     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              31311000      0.01%     99.75% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30             175689500      0.03%     99.78% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31            1393269500      0.22%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       624510131500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.481783                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.698801                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.syscall::1                        1      4.00%      4.00% # number of syscalls executed
system.cpu13.kern.syscall::17                       2      8.00%     12.00% # number of syscalls executed
system.cpu13.kern.syscall::74                      18     72.00%     84.00% # number of syscalls executed
system.cpu13.kern.syscall::75                       4     16.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                   25                       # number of syscalls executed
system.cpu13.kern.callpal::wripir                 478      1.79%      1.79% # number of callpals executed
system.cpu13.kern.callpal::swpctx                1102      4.14%      5.93% # number of callpals executed
system.cpu13.kern.callpal::tbi                      4      0.02%      5.95% # number of callpals executed
system.cpu13.kern.callpal::swpipl               13751     51.63%     57.58% # number of callpals executed
system.cpu13.kern.callpal::rdps                  1383      5.19%     62.77% # number of callpals executed
system.cpu13.kern.callpal::rti                   2124      7.98%     70.75% # number of callpals executed
system.cpu13.kern.callpal::callsys                166      0.62%     71.37% # number of callpals executed
system.cpu13.kern.callpal::imb                      4      0.02%     71.39% # number of callpals executed
system.cpu13.kern.callpal::rdunique              7620     28.61%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                26632                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel            3226                       # number of protection mode switches
system.cpu13.kern.mode_switch::user               870                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel               870                      
system.cpu13.kern.mode_good::user                 870                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.269684                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.424805                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     2722955488000     94.12%     94.12% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user       170186974000      5.88%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                   1102                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements         1348361                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         462.203573                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs          73951307                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs         1348361                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           54.845332                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    2340848538000                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    43.043548                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   419.160025                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.084069                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.818672                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.902741                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          363                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       150197837                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      150197837                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data     57613068                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total      57613068                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data     15388416                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total     15388416                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data        13434                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        13434                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data        10544                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total        10544                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data     73001484                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total       73001484                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data     73001484                       # number of overall hits
system.cpu13.dcache.overall_hits::total      73001484                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data      1034195                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total      1034195                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data       341556                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total       341556                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data         5066                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total         5066                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data         6426                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total         6426                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data      1375751                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total      1375751                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data      1375751                       # number of overall misses
system.cpu13.dcache.overall_misses::total      1375751                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data     58647263                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total     58647263                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data     15729972                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total     15729972                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data        18500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        18500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data        16970                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        16970                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data     74377235                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total     74377235                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data     74377235                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total     74377235                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.017634                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.017634                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.021714                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.021714                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.273838                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.273838                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.378668                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.378668                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.018497                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.018497                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.018497                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.018497                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks       512436                       # number of writebacks
system.cpu13.dcache.writebacks::total          512436                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements           97922                       # number of replacements
system.cpu13.icache.tags.tagsinuse         502.058145                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         343013166                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs           97922                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         3502.922387                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    2351342566000                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    48.302340                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   453.755806                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.094341                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.886242                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.980582                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          372                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses       690111469                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses      690111469                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst    344908721                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     344908721                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst    344908721                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      344908721                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst    344908721                       # number of overall hits
system.cpu13.icache.overall_hits::total     344908721                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst        98009                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total        98009                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst        98009                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total        98009                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst        98009                       # number of overall misses
system.cpu13.icache.overall_misses::total        98009                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst    345006730                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    345006730                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst    345006730                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    345006730                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst    345006730                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    345006730                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.000284                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000284                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.000284                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000284                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.000284                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000284                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks        97922                       # number of writebacks
system.cpu13.icache.writebacks::total           97922                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                   1281                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                    57715                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                   6692     33.41%     33.41% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                   639      3.19%     36.60% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                  1030      5.14%     41.74% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                 11671     58.26%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total              20032                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    6692     46.72%     46.72% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                    639      4.46%     51.18% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                   1030      7.19%     58.37% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   5963     41.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total               14324                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           622688642500     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              31311000      0.01%     99.71% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30             170371000      0.03%     99.74% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31            1619849500      0.26%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       624510174000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.510925                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.715056                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::1                        1      1.69%      1.69% # number of syscalls executed
system.cpu14.kern.syscall::74                      48     81.36%     83.05% # number of syscalls executed
system.cpu14.kern.syscall::75                      10     16.95%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                   59                       # number of syscalls executed
system.cpu14.kern.callpal::wripir                1110      3.74%      3.74% # number of callpals executed
system.cpu14.kern.callpal::swpctx                1178      3.97%      7.72% # number of callpals executed
system.cpu14.kern.callpal::tbi                      4      0.01%      7.73% # number of callpals executed
system.cpu14.kern.callpal::swpipl               16098     54.30%     62.03% # number of callpals executed
system.cpu14.kern.callpal::rdps                  1462      4.93%     66.96% # number of callpals executed
system.cpu14.kern.callpal::rti                   2334      7.87%     74.84% # number of callpals executed
system.cpu14.kern.callpal::callsys                326      1.10%     75.94% # number of callpals executed
system.cpu14.kern.callpal::imb                      4      0.01%     75.95% # number of callpals executed
system.cpu14.kern.callpal::rdunique              7130     24.05%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                29646                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel            3512                       # number of protection mode switches
system.cpu14.kern.mode_switch::user              1033                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel              1033                      
system.cpu14.kern.mode_good::user                1033                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.294134                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.454565                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     2755609607000     95.25%     95.25% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user       137269925000      4.75%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                   1178                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements         1089418                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         461.372056                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs          60558742                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs         1089418                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           55.588160                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    2342046894500                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    42.580814                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   418.791242                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.083166                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.817952                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.901117                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3          316                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       122633525                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      122633525                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data     46956783                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total      46956783                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data     12640971                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total     12640971                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data        16124                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        16124                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data        13724                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total        13724                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data     59597754                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total       59597754                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data     59597754                       # number of overall hits
system.cpu14.dcache.overall_hits::total      59597754                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data       828264                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       828264                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data       289015                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total       289015                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data         6747                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total         6747                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data         7507                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         7507                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data      1117279                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total      1117279                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data      1117279                       # number of overall misses
system.cpu14.dcache.overall_misses::total      1117279                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data     47785047                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total     47785047                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data     12929986                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total     12929986                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data        22871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        22871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data        21231                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        21231                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data     60715033                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total     60715033                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data     60715033                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total     60715033                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.017333                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.017333                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.022352                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.022352                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.295002                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.295002                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.353587                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.353587                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.018402                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.018402                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.018402                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.018402                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks       433174                       # number of writebacks
system.cpu14.dcache.writebacks::total          433174                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements          110392                       # number of replacements
system.cpu14.icache.tags.tagsinuse         502.021037                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         279473191                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs          110392                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         2531.643516                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    2352685036500                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    48.910238                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   453.110799                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.095528                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.884982                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.980510                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          395                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses       560547621                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses      560547621                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst    280108092                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     280108092                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst    280108092                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      280108092                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst    280108092                       # number of overall hits
system.cpu14.icache.overall_hits::total     280108092                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst       110479                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total       110479                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst       110479                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total       110479                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst       110479                       # number of overall misses
system.cpu14.icache.overall_misses::total       110479                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst    280218571                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    280218571                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst    280218571                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    280218571                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst    280218571                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    280218571                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.000394                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000394                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.000394                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000394                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.000394                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000394                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks       110392                       # number of writebacks
system.cpu14.icache.writebacks::total          110392                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                   1268                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                    63103                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                   6564     32.41%     32.41% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                   639      3.15%     35.56% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                  1518      7.49%     43.05% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                 11535     56.95%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total              20256                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    6564     43.74%     43.74% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                    639      4.26%     47.99% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                   1518     10.11%     58.11% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   6287     41.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total               15008                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           622889398500     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              31311000      0.01%     99.75% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30             187483500      0.03%     99.78% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31            1401884500      0.22%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       624510077500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.545037                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.740916                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::1                        1      2.50%      2.50% # number of syscalls executed
system.cpu15.kern.syscall::74                      22     55.00%     57.50% # number of syscalls executed
system.cpu15.kern.syscall::75                      17     42.50%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                   40                       # number of syscalls executed
system.cpu15.kern.callpal::wripir                 752      2.55%      2.55% # number of callpals executed
system.cpu15.kern.callpal::swpctx                1054      3.57%      6.12% # number of callpals executed
system.cpu15.kern.callpal::tbi                      4      0.01%      6.13% # number of callpals executed
system.cpu15.kern.callpal::swpipl               16471     55.83%     61.96% # number of callpals executed
system.cpu15.kern.callpal::rdps                  1407      4.77%     66.73% # number of callpals executed
system.cpu15.kern.callpal::rti                   2159      7.32%     74.05% # number of callpals executed
system.cpu15.kern.callpal::callsys                190      0.64%     74.69% # number of callpals executed
system.cpu15.kern.callpal::imb                      4      0.01%     74.71% # number of callpals executed
system.cpu15.kern.callpal::rdunique              7462     25.29%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                29503                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel            3213                       # number of protection mode switches
system.cpu15.kern.mode_switch::user               876                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel               876                      
system.cpu15.kern.mode_good::user                 876                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.272642                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.428467                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     2729772246000     94.34%     94.34% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user       163798250000      5.66%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                   1054                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements         1330391                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         480.388298                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs          71103785                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs         1330391                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           53.445780                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    2345394700000                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    46.693061                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   433.695237                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.091197                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.847061                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.938258                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2          309                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       144661876                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      144661876                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data     55382319                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total      55382319                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data     14875788                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total     14875788                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data        13356                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total        13356                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data        11019                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total        11019                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data     70258107                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total       70258107                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data     70258107                       # number of overall hits
system.cpu15.dcache.overall_hits::total      70258107                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data      1028022                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total      1028022                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data       330261                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total       330261                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data         6216                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         6216                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data         7198                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         7198                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data      1358283                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total      1358283                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data      1358283                       # number of overall misses
system.cpu15.dcache.overall_misses::total      1358283                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data     56410341                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total     56410341                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data     15206049                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total     15206049                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data        19572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        19572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data        18217                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        18217                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data     71616390                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total     71616390                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data     71616390                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total     71616390                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.018224                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.018224                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.021719                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.021719                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.317597                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.317597                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.395125                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.395125                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.018966                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.018966                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.018966                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.018966                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks       486458                       # number of writebacks
system.cpu15.dcache.writebacks::total          486458                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements          103346                       # number of replacements
system.cpu15.icache.tags.tagsinuse         502.547300                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         332451007                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs          103346                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         3216.873483                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    2354842128500                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    52.756797                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   449.790503                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.103041                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.878497                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.981538                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses       664969825                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses      664969825                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst    332329772                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     332329772                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst    332329772                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      332329772                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst    332329772                       # number of overall hits
system.cpu15.icache.overall_hits::total     332329772                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst       103427                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total       103427                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst       103427                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total       103427                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst       103427                       # number of overall misses
system.cpu15.icache.overall_misses::total       103427                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst    332433199                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    332433199                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst    332433199                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    332433199                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst    332433199                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    332433199                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.000311                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000311                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.000311                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000311                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.000311                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000311                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks       103346                       # number of writebacks
system.cpu15.icache.writebacks::total          103346                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 914                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  7507968                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        919                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 3071                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3071                       # Transaction distribution
system.iobus.trans_dist::WriteReq              162168                       # Transaction distribution
system.iobus.trans_dist::WriteResp             162168                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        82410                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          576                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        11808                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        95164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       235314                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       235314                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  330478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       329640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          221                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         6642                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       338911                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      7510728                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      7510728                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  7849639                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               117657                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               117657                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1058913                       # Number of tag accesses
system.iocache.tags.data_accesses             1058913                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          345                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              345                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       117312                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       117312                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          345                       # number of demand (read+write) misses
system.iocache.demand_misses::total               345                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          345                       # number of overall misses
system.iocache.overall_misses::total              345                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          345                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            345                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       117312                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       117312                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          345                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             345                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          345                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            345                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          117312                       # number of writebacks
system.iocache.writebacks::total               117312                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  17756025                       # number of replacements
system.l2.tags.tagsinuse                  4017.885197                       # Cycle average of tags in use
system.l2.tags.total_refs                    15514083                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17756025                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.873736                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1441.454677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.021918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst    20.747137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data   144.404541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     5.517900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data    52.881047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst   127.119094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data   570.115179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst    43.800562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data   190.854934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst     7.879170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data   105.364599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst     8.128457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data   107.674690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst     4.574289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data    81.573216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst    18.820315                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data   147.339462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst     8.718325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data    78.581018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst     4.177025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data    67.775030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst    24.068029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data   138.258283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.inst     9.265944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data    99.201599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.inst    14.030430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data   164.669791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.inst     6.866770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data   104.331695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst    10.915274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data    94.021889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst    14.727838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data   100.005070                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.351918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.005065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.035255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.001347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.012910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.031035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.139188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.010693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.046595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.001924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.025724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.001984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.026288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.001117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.019915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.004595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.035972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.002128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.019185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.001020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.016547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.005876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.033754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.inst     0.002262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.024219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.inst     0.003425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.040203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.inst     0.001676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.025472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.002665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.022955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.003596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.024415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980929                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3984                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          565                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2733                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          504                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 359756046                       # Number of tag accesses
system.l2.tags.data_accesses                359756046                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      8840294                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8840294                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       415626                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           415626                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus00.data          546                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus01.data          114                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus02.data          534                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data          629                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data          226                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data          279                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data           98                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus07.data          274                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus08.data          194                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus09.data          254                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus10.data          267                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus11.data          553                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus12.data          332                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus13.data          235                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus14.data          278                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus15.data          245                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5058                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus00.data          301                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus01.data           64                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data          276                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus03.data          200                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data           58                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus05.data           95                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data           35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus07.data           60                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus08.data           66                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus09.data           69                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus10.data           61                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus11.data          169                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus12.data           55                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus13.data           80                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus14.data           84                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus15.data           75                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1748                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data         6942                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus01.data         4318                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data        28409                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data        25291                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data        10173                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data         6008                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data         3117                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus07.data         5767                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data         6715                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus09.data         4153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus10.data         6085                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus11.data         9784                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data         5470                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus13.data         7332                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data         9422                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus15.data         7582                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                146568                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst        66767                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst        39565                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst       219599                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst       182412                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst        59454                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst        65915                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst        36600                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst        82193                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst        45906                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst        65390                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst        71154                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst        98800                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst        58372                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst        67687                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst        75480                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst        73735                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1309029                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data       421759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data       198804                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data       584369                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data       354783                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data       364775                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data       347246                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data       254442                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data       336461                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data       203573                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data       313728                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data       389100                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data       395526                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data       388511                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data       340700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data       277327                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data       383232                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5554336                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst        66767                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data       428701                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst        39565                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data       203122                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst       219599                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data       612778                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst       182412                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data       380074                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst        59454                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data       374948                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst        65915                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data       353254                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst        36600                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data       257559                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst        82193                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data       342228                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst        45906                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data       210288                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst        65390                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data       317881                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst        71154                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data       395185                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst        98800                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data       405310                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst        58372                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data       393981                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst        67687                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data       348032                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst        75480                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data       286749                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst        73735                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data       390814                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7009933                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst        66767                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data       428701                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst        39565                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data       203122                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst       219599                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data       612778                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst       182412                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data       380074                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst        59454                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data       374948                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst        65915                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data       353254                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst        36600                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data       257559                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst        82193                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data       342228                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst        45906                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data       210288                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst        65390                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data       317881                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst        71154                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data       395185                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst        98800                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data       405310                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst        58372                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data       393981                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst        67687                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data       348032                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst        75480                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data       286749                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst        73735                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data       390814                       # number of overall hits
system.l2.overall_hits::total                 7009933                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data         2655                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data         1322                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data         2536                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data         2814                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data         2127                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data         1944                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data         1534                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data         1827                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data         1360                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data         2416                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data         1812                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data         2320                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data         2535                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data         3244                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data         2980                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data         4834                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              38260                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data         1076                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data          623                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data         1148                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data         1208                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data          984                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data          755                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data          747                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data          622                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data          791                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data          845                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data          799                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data         1038                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data         1134                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data         1608                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data         1556                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data         1506                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            16440                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data       366339                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data       188821                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data       499349                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data       402007                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data       318059                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data       300509                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data       243715                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data       314912                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data       149358                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data       274696                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data       329938                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data       329619                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data       320780                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data       323082                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data       268204                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data       309709                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4939097                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst        44547                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst        19626                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst       109047                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst        75833                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst        29246                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst        29061                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst        26262                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst        32132                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst        14537                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst        22144                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus10.inst        31957                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus11.inst        38314                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus12.inst        25661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus13.inst        30322                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst        34999                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst        29692                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           593380                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data       760483                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data       377861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data      1740079                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data       654874                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data       656833                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data       596359                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data       504518                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data       597729                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data       289465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data       598751                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data       659529                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data       698453                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data       639252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data       669985                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data       526898                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data       622583                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10593652                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst        44547                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data      1126822                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst        19626                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data       566682                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst       109047                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data      2239428                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst        75833                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data      1056881                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst        29246                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data       974892                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst        29061                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data       896868                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst        26262                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data       748233                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst        32132                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data       912641                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst        14537                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data       438823                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst        22144                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data       873447                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.inst        31957                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data       989467                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.inst        38314                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data      1028072                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.inst        25661                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data       960032                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.inst        30322                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data       993067                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst        34999                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data       795102                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst        29692                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data       932292                       # number of demand (read+write) misses
system.l2.demand_misses::total               16126129                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst        44547                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data      1126822                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst        19626                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data       566682                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst       109047                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data      2239428                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst        75833                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data      1056881                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst        29246                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data       974892                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst        29061                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data       896868                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst        26262                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data       748233                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst        32132                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data       912641                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst        14537                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data       438823                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst        22144                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data       873447                       # number of overall misses
system.l2.overall_misses::switch_cpus10.inst        31957                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data       989467                       # number of overall misses
system.l2.overall_misses::switch_cpus11.inst        38314                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data      1028072                       # number of overall misses
system.l2.overall_misses::switch_cpus12.inst        25661                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data       960032                       # number of overall misses
system.l2.overall_misses::switch_cpus13.inst        30322                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data       993067                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst        34999                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data       795102                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst        29692                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data       932292                       # number of overall misses
system.l2.overall_misses::total              16126129                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      8840294                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8840294                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       415626                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       415626                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data         3201                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data         1436                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data         3070                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data         3443                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data         2353                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data         2223                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data         1632                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data         2101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data         1554                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data         2670                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data         2079                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data         2873                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data         2867                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data         3479                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data         3258                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data         5079                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            43318                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data         1377                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data          687                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data         1424                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data         1408                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data         1042                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data          850                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data          782                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data          682                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data          857                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data          914                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data          860                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data         1207                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data         1189                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data         1688                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data         1640                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data         1581                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          18188                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data       373281                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data       193139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data       527758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data       427298                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data       328232                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data       306517                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data       246832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data       320679                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data       156073                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data       278849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data       336023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data       339403                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data       326250                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data       330414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data       277626                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data       317291                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5085665                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst       111314                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst        59191                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst       328646                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst       258245                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst        88700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst        94976                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst        62862                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst       114325                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst        60443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst        87534                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst       103111                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst       137114                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst        84033                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst        98009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst       110479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst       103427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1902409                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data      1182242                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data       576665                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data      2324448                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data      1009657                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data      1021608                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data       943605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data       758960                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data       934190                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data       493038                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data       912479                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data      1048629                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data      1093979                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data      1027763                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data      1010685                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data       804225                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data      1005815                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16147988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst       111314                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data      1555523                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst        59191                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data       769804                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst       328646                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data      2852206                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst       258245                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data      1436955                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst        88700                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data      1349840                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst        94976                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data      1250122                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst        62862                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data      1005792                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst       114325                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data      1254869                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst        60443                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data       649111                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst        87534                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data      1191328                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst       103111                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data      1384652                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst       137114                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data      1433382                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst        84033                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data      1354013                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst        98009                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data      1341099                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst       110479                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data      1081851                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst       103427                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data      1323106                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23136062                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst       111314                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data      1555523                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst        59191                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data       769804                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst       328646                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data      2852206                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst       258245                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data      1436955                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst        88700                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data      1349840                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst        94976                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data      1250122                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst        62862                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data      1005792                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst       114325                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data      1254869                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst        60443                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data       649111                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst        87534                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data      1191328                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst       103111                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data      1384652                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst       137114                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data      1433382                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst        84033                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data      1354013                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst        98009                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data      1341099                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst       110479                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data      1081851                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst       103427                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data      1323106                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23136062                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data     0.829428                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data     0.920613                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.826059                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.817310                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.903952                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.874494                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.939951                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data     0.869586                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data     0.875161                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data     0.904869                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data     0.871573                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data     0.807518                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data     0.884200                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data     0.932452                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data     0.914672                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data     0.951762                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.883236                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data     0.781409                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data     0.906841                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.806180                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data     0.857955                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.944338                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data     0.888235                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.955243                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data     0.912023                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data     0.922987                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data     0.924508                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data     0.929070                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data     0.859983                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data     0.953743                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data     0.952607                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data     0.948780                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data     0.952562                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.903893                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.981403                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data     0.977643                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.946170                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.940812                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.969007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.980399                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.987372                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data     0.982016                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.956975                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data     0.985107                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data     0.981891                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data     0.971173                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.983234                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data     0.977810                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data     0.966062                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data     0.976104                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971180                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.400192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.331571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.331807                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.293648                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.329718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.305983                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.417772                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.281058                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.240508                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.252976                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus10.inst     0.309928                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus11.inst     0.279432                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus12.inst     0.305368                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus13.inst     0.309380                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.316793                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.287082                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.311910                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.643255                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.655252                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.748599                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.648610                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.642940                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.632001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.664749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.639837                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.587105                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.656181                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.628944                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.638452                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.621984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.662902                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.655162                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.618984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.656035                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.400192                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.724401                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.331571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.736138                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.331807                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.785156                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.293648                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.735500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.329718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.722228                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.305983                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.717424                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.417772                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.743924                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.281058                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.727280                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.240508                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.676037                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.252976                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.733171                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.inst     0.309928                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.714596                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.inst     0.279432                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.717235                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.inst     0.305368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.709027                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.inst     0.309380                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.740487                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.316793                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.734946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.287082                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.704624                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.697013                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.400192                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.724401                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.331571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.736138                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.331807                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.785156                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.293648                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.735500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.329718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.722228                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.305983                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.717424                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.417772                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.743924                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.281058                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.727280                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.240508                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.676037                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.252976                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.733171                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.inst     0.309928                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.714596                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.inst     0.279432                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.717235                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.inst     0.305368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.709027                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.inst     0.309380                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.740487                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.316793                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.734946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.287082                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.704624                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.697013                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              7664090                       # number of writebacks
system.l2.writebacks::total                   7664090                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2726                       # Transaction distribution
system.membus.trans_dist::ReadResp           11190103                       # Transaction distribution
system.membus.trans_dist::WriteReq              44856                       # Transaction distribution
system.membus.trans_dist::WriteResp             44856                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7781402                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7704044                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           122524                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         101502                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           55628                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4974821                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4938169                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11187377                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        117312                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       117312                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       352630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       352630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        95164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     47934838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     48030002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               48382632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      7530048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      7530048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       338911                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1522514624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1522853535                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1530383583                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          32037024                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                32037024    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            32037024                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits           67708923                       # DTB read hits
system.switch_cpus00.dtb.read_misses            23236                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses       66873647                       # DTB read accesses
system.switch_cpus00.dtb.write_hits          17985967                       # DTB write hits
system.switch_cpus00.dtb.write_misses            4361                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses      17371467                       # DTB write accesses
system.switch_cpus00.dtb.data_hits           85694890                       # DTB hits
system.switch_cpus00.dtb.data_misses            27597                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses       84245114                       # DTB accesses
system.switch_cpus00.itb.fetch_hits         394650956                       # ITB hits
system.switch_cpus00.itb.fetch_misses            4802                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses     394655758                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             1248089530                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts         398629587                       # Number of instructions committed
system.switch_cpus00.committedOps           398629587                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses    326938571                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses     68379506                       # Number of float alu accesses
system.switch_cpus00.num_func_calls            944895                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts     27595845                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts          326938571                       # number of integer instructions
system.switch_cpus00.num_fp_insts            68379506                       # number of float instructions
system.switch_cpus00.num_int_register_reads    535784388                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes    262933758                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads     77088199                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes     55766003                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs            85745683                       # number of memory refs
system.switch_cpus00.num_load_insts          67750419                       # Number of load instructions
system.switch_cpus00.num_store_insts         17995264                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     849680502.029963                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     398409027.970037                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.319215                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.680785                       # Percentage of idle cycles
system.switch_cpus00.Branches                34321943                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass     25882782      6.49%      6.49% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu       236141476     59.23%     65.73% # Class of executed instruction
system.switch_cpus00.op_class::IntMult        7939060      1.99%     67.72% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     67.72% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd      26417626      6.63%     74.34% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp       2445189      0.61%     74.96% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt        766774      0.19%     75.15% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult     11439048      2.87%     78.02% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv       1409415      0.35%     78.37% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     78.37% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     78.37% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     78.37% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     78.37% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     78.37% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     78.37% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     78.37% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus00.op_class::MemRead       67807200     17.01%     95.38% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite      17997935      4.51%     99.90% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess       410679      0.10%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total        398657184                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits           34809505                       # DTB read hits
system.switch_cpus01.dtb.read_misses            12662                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses       34191525                       # DTB read accesses
system.switch_cpus01.dtb.write_hits           9347033                       # DTB write hits
system.switch_cpus01.dtb.write_misses            2321                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses       8870780                       # DTB write accesses
system.switch_cpus01.dtb.data_hits           44156538                       # DTB hits
system.switch_cpus01.dtb.data_misses            14983                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses       43062305                       # DTB accesses
system.switch_cpus01.itb.fetch_hits         202253915                       # ITB hits
system.switch_cpus01.itb.fetch_misses            3139                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses     202257054                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             1249020689                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts         205192111                       # Number of instructions committed
system.switch_cpus01.committedOps           205192111                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses    168614610                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses     34644082                       # Number of float alu accesses
system.switch_cpus01.num_func_calls            515903                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts     14206648                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts          168614610                       # number of integer instructions
system.switch_cpus01.num_fp_insts            34644082                       # number of float instructions
system.switch_cpus01.num_int_register_reads    275837778                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes    135754854                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads     39118395                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes     28233644                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs            44187826                       # number of memory refs
system.switch_cpus01.num_load_insts          34834164                       # Number of load instructions
system.switch_cpus01.num_store_insts          9353662                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     1043788372.921994                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     205232316.078006                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.164315                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.835685                       # Percentage of idle cycles
system.switch_cpus01.Branches                17680780                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass     13296859      6.48%      6.48% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu       121762211     59.34%     65.82% # Class of executed instruction
system.switch_cpus01.op_class::IntMult        4107364      2.00%     67.82% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     67.82% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd      13411871      6.54%     74.35% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp       1255642      0.61%     74.97% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt        393210      0.19%     75.16% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult      5769938      2.81%     77.97% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv        733862      0.36%     78.33% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     78.33% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     78.33% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     78.33% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     78.33% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     78.33% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     78.33% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     78.33% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     78.33% # Class of executed instruction
system.switch_cpus01.op_class::MemRead       34865330     16.99%     95.32% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite       9354454      4.56%     99.88% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess       256353      0.12%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total        205207094                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits          104799546                       # DTB read hits
system.switch_cpus02.dtb.read_misses           512003                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses      102842272                       # DTB read accesses
system.switch_cpus02.dtb.write_hits          33687576                       # DTB write hits
system.switch_cpus02.dtb.write_misses           13295                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses      31752565                       # DTB write accesses
system.switch_cpus02.dtb.data_hits          138487122                       # DTB hits
system.switch_cpus02.dtb.data_misses           525298                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses      134594837                       # DTB accesses
system.switch_cpus02.itb.fetch_hits         594101406                       # ITB hits
system.switch_cpus02.itb.fetch_misses            9240                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses     594110646                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             1248090053                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts         605995661                       # Number of instructions committed
system.switch_cpus02.committedOps           605995661                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses    483666809                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses    128152180                       # Number of float alu accesses
system.switch_cpus02.num_func_calls           4357462                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts     40263717                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts          483666809                       # number of integer instructions
system.switch_cpus02.num_fp_insts           128152180                       # number of float instructions
system.switch_cpus02.num_int_register_reads    806470845                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    373720208                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads    143725021                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes    103880006                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs           139108409                       # number of memory refs
system.switch_cpus02.num_load_insts         105397119                       # Number of load instructions
system.switch_cpus02.num_store_insts         33711290                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     641944190.527634                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     606145862.472366                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.485659                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.514341                       # Percentage of idle cycles
system.switch_cpus02.Branches                52561875                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass     40615320      6.70%      6.70% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu       333734889     55.02%     61.72% # Class of executed instruction
system.switch_cpus02.op_class::IntMult        9777002      1.61%     63.33% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     63.33% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd      47308599      7.80%     71.13% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp       5838614      0.96%     72.10% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt       1652999      0.27%     72.37% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult     19242761      3.17%     75.54% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv       3584506      0.59%     76.13% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     76.13% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     76.13% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     76.13% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     76.13% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     76.13% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     76.13% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     76.13% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     76.13% # Class of executed instruction
system.switch_cpus02.op_class::MemRead      105523991     17.40%     93.53% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite      33717502      5.56%     99.09% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess      5524776      0.91%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total        606520959                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits           54650971                       # DTB read hits
system.switch_cpus03.dtb.read_misses            29253                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses       52268393                       # DTB read accesses
system.switch_cpus03.dtb.write_hits          16413651                       # DTB write hits
system.switch_cpus03.dtb.write_misses            5264                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses      13975535                       # DTB write accesses
system.switch_cpus03.dtb.data_hits           71064622                       # DTB hits
system.switch_cpus03.dtb.data_misses            34517                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses       66243928                       # DTB accesses
system.switch_cpus03.itb.fetch_hits         305392168                       # ITB hits
system.switch_cpus03.itb.fetch_misses            8563                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses     305400731                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             1249020697                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts         319559528                       # Number of instructions committed
system.switch_cpus03.committedOps           319559528                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses    264139353                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses     52869851                       # Number of float alu accesses
system.switch_cpus03.num_func_calls           1062314                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts     22684331                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts          264139353                       # number of integer instructions
system.switch_cpus03.num_fp_insts            52869851                       # number of float instructions
system.switch_cpus03.num_int_register_reads    429188930                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes    210757551                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads     59533062                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes     43037325                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs            71146937                       # number of memory refs
system.switch_cpus03.num_load_insts          54715569                       # Number of load instructions
system.switch_cpus03.num_store_insts         16431368                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     929382882.138182                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     319637814.861818                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.255911                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.744089                       # Percentage of idle cycles
system.switch_cpus03.Branches                28188647                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass     19937300      6.24%      6.24% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu       189144082     59.18%     65.42% # Class of executed instruction
system.switch_cpus03.op_class::IntMult        5873118      1.84%     67.26% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     67.26% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd      20325988      6.36%     73.62% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp       1922819      0.60%     74.22% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt        548008      0.17%     74.39% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult      8894016      2.78%     77.17% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv       1065311      0.33%     77.51% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     77.51% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     77.51% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     77.51% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     77.51% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     77.51% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     77.51% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     77.51% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     77.51% # Class of executed instruction
system.switch_cpus03.op_class::MemRead       54837106     17.16%     94.67% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite      16437876      5.14%     99.81% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess       608421      0.19%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total        319594045                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits           59053851                       # DTB read hits
system.switch_cpus04.dtb.read_misses            21213                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses       58307486                       # DTB read accesses
system.switch_cpus04.dtb.write_hits          15868521                       # DTB write hits
system.switch_cpus04.dtb.write_misses            3910                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses      15325968                       # DTB write accesses
system.switch_cpus04.dtb.data_hits           74922372                       # DTB hits
system.switch_cpus04.dtb.data_misses            25123                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses       73633454                       # DTB accesses
system.switch_cpus04.itb.fetch_hits         343880954                       # ITB hits
system.switch_cpus04.itb.fetch_misses            4330                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses     343885284                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles             1249014409                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts         347442152                       # Number of instructions committed
system.switch_cpus04.committedOps           347442152                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses    285549943                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses     58802108                       # Number of float alu accesses
system.switch_cpus04.num_func_calls            809914                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts     23989103                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts          285549943                       # number of integer instructions
system.switch_cpus04.num_fp_insts            58802108                       # number of float instructions
system.switch_cpus04.num_int_register_reads    467200793                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes    229835587                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads     66166777                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes     47929719                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs            74969763                       # number of memory refs
system.switch_cpus04.num_load_insts          59092528                       # Number of load instructions
system.switch_cpus04.num_store_insts         15877235                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     901506129.055212                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     347508279.944788                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.278226                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.721774                       # Percentage of idle cycles
system.switch_cpus04.Branches                29737316                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass     22566246      6.49%      6.49% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu       206194275     59.34%     65.84% # Class of executed instruction
system.switch_cpus04.op_class::IntMult        6829779      1.97%     67.80% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     67.80% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd      22722303      6.54%     74.34% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp       2103143      0.61%     74.95% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt        654672      0.19%     75.14% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult      9803782      2.82%     77.96% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv       1202054      0.35%     78.30% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     78.30% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     78.30% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     78.30% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     78.30% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     78.30% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     78.30% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     78.30% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus04.op_class::MemRead       59138604     17.02%     95.32% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite      15878474      4.57%     99.89% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess       373943      0.11%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total        347467275                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits           55591239                       # DTB read hits
system.switch_cpus05.dtb.read_misses            21821                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses       54750906                       # DTB read accesses
system.switch_cpus05.dtb.write_hits          15010566                       # DTB write hits
system.switch_cpus05.dtb.write_misses            3790                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses      14420168                       # DTB write accesses
system.switch_cpus05.dtb.data_hits           70601805                       # DTB hits
system.switch_cpus05.dtb.data_misses            25611                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses       69171074                       # DTB accesses
system.switch_cpus05.itb.fetch_hits         322828052                       # ITB hits
system.switch_cpus05.itb.fetch_misses            4533                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses     322832585                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             1249020823                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts         326791312                       # Number of instructions committed
system.switch_cpus05.committedOps           326791312                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses    268579639                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses     55484929                       # Number of float alu accesses
system.switch_cpus05.num_func_calls            782266                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts     22572465                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts          268579639                       # number of integer instructions
system.switch_cpus05.num_fp_insts            55484929                       # number of float instructions
system.switch_cpus05.num_int_register_reads    439417139                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes    216029256                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads     62402298                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes     45207078                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs            70650540                       # number of memory refs
system.switch_cpus05.num_load_insts          55631350                       # Number of load instructions
system.switch_cpus05.num_store_insts         15019190                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     922163260.859647                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     326857562.140353                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.261691                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.738309                       # Percentage of idle cycles
system.switch_cpus05.Branches                28002419                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass     21140597      6.47%      6.47% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu       193799410     59.30%     65.77% # Class of executed instruction
system.switch_cpus05.op_class::IntMult        6397656      1.96%     67.73% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     67.73% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd      21410569      6.55%     74.28% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp       1981594      0.61%     74.88% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt        612931      0.19%     75.07% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult      9281115      2.84%     77.91% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv       1120732      0.34%     78.25% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     78.25% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     78.25% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     78.25% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     78.25% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     78.25% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     78.25% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     78.25% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     78.25% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     78.25% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     78.25% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     78.25% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     78.25% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     78.25% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     78.25% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     78.25% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     78.25% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     78.25% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     78.25% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     78.25% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     78.25% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     78.25% # Class of executed instruction
system.switch_cpus05.op_class::MemRead       55666344     17.03%     95.29% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite      15020283      4.60%     99.88% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess       385692      0.12%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total        326816923                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits           45723552                       # DTB read hits
system.switch_cpus06.dtb.read_misses            17359                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses       45202507                       # DTB read accesses
system.switch_cpus06.dtb.write_hits          12120635                       # DTB write hits
system.switch_cpus06.dtb.write_misses            2900                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses      11788425                       # DTB write accesses
system.switch_cpus06.dtb.data_hits           57844187                       # DTB hits
system.switch_cpus06.dtb.data_misses            20259                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses       56990932                       # DTB accesses
system.switch_cpus06.itb.fetch_hits         266563621                       # ITB hits
system.switch_cpus06.itb.fetch_misses            2965                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses     266566586                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             1249020682                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts         268902276                       # Number of instructions committed
system.switch_cpus06.committedOps           268902276                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses    220612541                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses     46114362                       # Number of float alu accesses
system.switch_cpus06.num_func_calls            623029                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts     18601119                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts          220612541                       # number of integer instructions
system.switch_cpus06.num_fp_insts            46114362                       # number of float instructions
system.switch_cpus06.num_int_register_reads    361435673                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes    177500014                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads     52006174                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes     37602606                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs            57880933                       # number of memory refs
system.switch_cpus06.num_load_insts          45754318                       # Number of load instructions
system.switch_cpus06.num_store_insts         12126615                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     980065779.011090                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     268954902.988910                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.215333                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.784667                       # Percentage of idle cycles
system.switch_cpus06.Branches                23100977                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass     17410177      6.47%      6.47% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu       159327579     59.25%     65.72% # Class of executed instruction
system.switch_cpus06.op_class::IntMult        5320188      1.98%     67.70% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     67.70% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd      17821641      6.63%     74.33% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp       1659493      0.62%     74.94% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt        508705      0.19%     75.13% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult      7708156      2.87%     78.00% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv        954366      0.35%     78.35% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     78.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     78.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     78.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     78.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     78.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     78.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     78.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     78.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     78.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     78.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     78.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     78.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     78.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     78.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     78.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     78.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     78.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     78.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     78.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     78.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     78.35% # Class of executed instruction
system.switch_cpus06.op_class::MemRead       45781965     17.02%     95.38% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite      12127247      4.51%     99.89% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess       303018      0.11%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total        268922535                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits           51647122                       # DTB read hits
system.switch_cpus07.dtb.read_misses            20844                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses       50331069                       # DTB read accesses
system.switch_cpus07.dtb.write_hits          14166057                       # DTB write hits
system.switch_cpus07.dtb.write_misses            3294                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses      13047681                       # DTB write accesses
system.switch_cpus07.dtb.data_hits           65813179                       # DTB hits
system.switch_cpus07.dtb.data_misses            24138                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses       63378750                       # DTB accesses
system.switch_cpus07.itb.fetch_hits         295032167                       # ITB hits
system.switch_cpus07.itb.fetch_misses            3593                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses     295035760                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             1249021101                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts         303296277                       # Number of instructions committed
system.switch_cpus07.committedOps           303296277                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses    249851540                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses     50935504                       # Number of float alu accesses
system.switch_cpus07.num_func_calls            826971                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts     21165625                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts          249851540                       # number of integer instructions
system.switch_cpus07.num_fp_insts            50935504                       # number of float instructions
system.switch_cpus07.num_int_register_reads    407293369                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes    200823955                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads     57445552                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes     41493452                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs            65859362                       # number of memory refs
system.switch_cpus07.num_load_insts          51685506                       # Number of load instructions
system.switch_cpus07.num_store_insts         14173856                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     945663706.322174                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     303357394.677826                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.242876                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.757124                       # Percentage of idle cycles
system.switch_cpus07.Branches                26307969                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass     19264087      6.35%      6.35% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu       180117965     59.38%     65.73% # Class of executed instruction
system.switch_cpus07.op_class::IntMult        5966587      1.97%     67.70% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     67.70% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd      19695602      6.49%     74.19% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp       1831201      0.60%     74.80% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt        571163      0.19%     74.99% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult      8501388      2.80%     77.79% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv       1060162      0.35%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus07.op_class::MemRead       51748052     17.06%     95.20% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite      14175008      4.67%     99.87% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess       389200      0.13%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total        303320415                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits           26557012                       # DTB read hits
system.switch_cpus08.dtb.read_misses            10708                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses       25800138                       # DTB read accesses
system.switch_cpus08.dtb.write_hits           7350331                       # DTB write hits
system.switch_cpus08.dtb.write_misses            2045                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses       6752660                       # DTB write accesses
system.switch_cpus08.dtb.data_hits           33907343                       # DTB hits
system.switch_cpus08.dtb.data_misses            12753                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses       32552798                       # DTB accesses
system.switch_cpus08.itb.fetch_hits         152236206                       # ITB hits
system.switch_cpus08.itb.fetch_misses            2603                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses     152238809                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             1249019549                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts         155821492                       # Number of instructions committed
system.switch_cpus08.committedOps           155821492                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses    128227485                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses     26249406                       # Number of float alu accesses
system.switch_cpus08.num_func_calls            423998                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts     10824233                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts          128227485                       # number of integer instructions
system.switch_cpus08.num_fp_insts            26249406                       # number of float instructions
system.switch_cpus08.num_int_register_reads    209463538                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes    103002602                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads     29608195                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes     21378247                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs            33935969                       # number of memory refs
system.switch_cpus08.num_load_insts          26578706                       # Number of load instructions
system.switch_cpus08.num_store_insts          7357263                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     1093166421.992052                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     155853127.007949                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.124780                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.875220                       # Percentage of idle cycles
system.switch_cpus08.Branches                13472108                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass      9948786      6.38%      6.38% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu        92291889     59.22%     65.61% # Class of executed instruction
system.switch_cpus08.op_class::IntMult        3058069      1.96%     67.57% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     67.57% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd      10136379      6.50%     74.08% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp        950937      0.61%     74.69% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt        287278      0.18%     74.87% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult      4409579      2.83%     77.70% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv        527165      0.34%     78.04% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     78.04% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     78.04% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     78.04% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     78.04% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     78.04% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     78.04% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     78.04% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus08.op_class::MemRead       26630732     17.09%     95.13% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite       7358746      4.72%     99.85% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess       234685      0.15%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total        155834245                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits           52098556                       # DTB read hits
system.switch_cpus09.dtb.read_misses            19230                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses       51323007                       # DTB read accesses
system.switch_cpus09.dtb.write_hits          13827930                       # DTB write hits
system.switch_cpus09.dtb.write_misses            3355                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses      13403637                       # DTB write accesses
system.switch_cpus09.dtb.data_hits           65926486                       # DTB hits
system.switch_cpus09.dtb.data_misses            22585                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses       64726644                       # DTB accesses
system.switch_cpus09.itb.fetch_hits         302318503                       # ITB hits
system.switch_cpus09.itb.fetch_misses            3596                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses     302322099                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             1249019678                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts         305680410                       # Number of instructions committed
system.switch_cpus09.committedOps           305680410                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses    250793466                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses     52498881                       # Number of float alu accesses
system.switch_cpus09.num_func_calls            734967                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts     21268970                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts          250793466                       # number of integer instructions
system.switch_cpus09.num_fp_insts            52498881                       # number of float instructions
system.switch_cpus09.num_int_register_reads    410784711                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes    201560181                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads     59185493                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes     42826164                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs            65968691                       # number of memory refs
system.switch_cpus09.num_load_insts          52133529                       # Number of load instructions
system.switch_cpus09.num_store_insts         13835162                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     943279725.472630                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     305739952.527370                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.244784                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.755216                       # Percentage of idle cycles
system.switch_cpus09.Branches                26414116                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass     19739341      6.46%      6.46% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu       181021771     59.21%     65.67% # Class of executed instruction
system.switch_cpus09.op_class::IntMult        5990239      1.96%     67.63% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     67.63% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd      20278774      6.63%     74.26% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp       1882902      0.62%     74.88% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt        573892      0.19%     75.07% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult      8776268      2.87%     77.94% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv       1085084      0.35%     78.29% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     78.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     78.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     78.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     78.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     78.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     78.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     78.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus09.op_class::MemRead       52170094     17.07%     95.36% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite      13836279      4.53%     99.89% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess       348351      0.11%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total        305702995                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits           61495329                       # DTB read hits
system.switch_cpus10.dtb.read_misses            24648                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses       60630983                       # DTB read accesses
system.switch_cpus10.dtb.write_hits          16458209                       # DTB write hits
system.switch_cpus10.dtb.write_misses            4125                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses      15886519                       # DTB write accesses
system.switch_cpus10.dtb.data_hits           77953538                       # DTB hits
system.switch_cpus10.dtb.data_misses            28773                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses       76517502                       # DTB accesses
system.switch_cpus10.itb.fetch_hits         357545274                       # ITB hits
system.switch_cpus10.itb.fetch_misses            4664                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses     357549938                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             1249021303                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts         361653442                       # Number of instructions committed
system.switch_cpus10.committedOps           361653442                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses    297051721                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses     61540520                       # Number of float alu accesses
system.switch_cpus10.num_func_calls            865326                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts     24980996                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts          297051721                       # number of integer instructions
system.switch_cpus10.num_fp_insts            61540520                       # number of float instructions
system.switch_cpus10.num_int_register_reads    486262870                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes    239044392                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads     69333974                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes     50163538                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs            78007958                       # number of memory refs
system.switch_cpus10.num_load_insts          61540505                       # Number of load instructions
system.switch_cpus10.num_store_insts         16467453                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     887294258.808842                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     361727044.191158                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.289608                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.710392                       # Percentage of idle cycles
system.switch_cpus10.Branches                31020523                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass     23409889      6.47%      6.47% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu       214439354     59.29%     65.76% # Class of executed instruction
system.switch_cpus10.op_class::IntMult        7144959      1.98%     67.74% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     67.74% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd      23777323      6.57%     74.31% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp       2201633      0.61%     74.92% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt        684900      0.19%     75.11% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult     10289255      2.84%     77.95% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv       1258846      0.35%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::MemRead       61585926     17.03%     95.33% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite      16468794      4.55%     99.88% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess       421336      0.12%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total        361682215                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits           60303386                       # DTB read hits
system.switch_cpus11.dtb.read_misses            28288                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses       58852354                       # DTB read accesses
system.switch_cpus11.dtb.write_hits          16384164                       # DTB write hits
system.switch_cpus11.dtb.write_misses            4517                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses      15530538                       # DTB write accesses
system.switch_cpus11.dtb.data_hits           76687550                       # DTB hits
system.switch_cpus11.dtb.data_misses            32805                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses       74382892                       # DTB accesses
system.switch_cpus11.itb.fetch_hits         347051706                       # ITB hits
system.switch_cpus11.itb.fetch_misses            5574                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses     347057280                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             1249810432                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts         353760396                       # Number of instructions committed
system.switch_cpus11.committedOps           353760396                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses    291163094                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses     59399601                       # Number of float alu accesses
system.switch_cpus11.num_func_calls            936740                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts     24814210                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts          291163094                       # number of integer instructions
system.switch_cpus11.num_fp_insts            59399601                       # number of float instructions
system.switch_cpus11.num_int_register_reads    475350159                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes    233849284                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads     66808996                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes     48452321                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs            76751422                       # number of memory refs
system.switch_cpus11.num_load_insts          60356083                       # Number of load instructions
system.switch_cpus11.num_store_insts         16395339                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     895748785.009963                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     354061646.990037                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.283292                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.716708                       # Percentage of idle cycles
system.switch_cpus11.Branches                30787747                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass     22807119      6.45%      6.45% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu       210004230     59.36%     65.80% # Class of executed instruction
system.switch_cpus11.op_class::IntMult        6828901      1.93%     67.73% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     67.73% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd      22938603      6.48%     74.22% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp       2106973      0.60%     74.81% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt        656377      0.19%     75.00% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult      9910470      2.80%     77.80% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv       1211397      0.34%     78.14% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     78.14% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     78.14% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     78.14% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     78.14% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     78.14% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     78.14% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     78.14% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     78.14% # Class of executed instruction
system.switch_cpus11.op_class::MemRead       60426722     17.08%     95.22% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite      16397779      4.63%     99.86% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess       504630      0.14%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total        353793201                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits           60442768                       # DTB read hits
system.switch_cpus12.dtb.read_misses            21906                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses       59740006                       # DTB read accesses
system.switch_cpus12.dtb.write_hits          16071560                       # DTB write hits
system.switch_cpus12.dtb.write_misses            3810                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses      15578326                       # DTB write accesses
system.switch_cpus12.dtb.data_hits           76514328                       # DTB hits
system.switch_cpus12.dtb.data_misses            25716                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses       75318332                       # DTB accesses
system.switch_cpus12.itb.fetch_hits         352512056                       # ITB hits
system.switch_cpus12.itb.fetch_misses            4438                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses     352516494                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             1249021279                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts         355773467                       # Number of instructions committed
system.switch_cpus12.committedOps           355773467                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses    291918313                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses     60880985                       # Number of float alu accesses
system.switch_cpus12.num_func_calls            814939                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts     24654355                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts          291918313                       # number of integer instructions
system.switch_cpus12.num_fp_insts            60880985                       # number of float instructions
system.switch_cpus12.num_int_register_reads    478193562                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes    234784692                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads     68607858                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes     49658936                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs            76562478                       # number of memory refs
system.switch_cpus12.num_load_insts          60482736                       # Number of load instructions
system.switch_cpus12.num_store_insts         16079742                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     893178063.651802                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     355843215.348198                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.284898                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.715102                       # Percentage of idle cycles
system.switch_cpus12.Branches                30597364                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass     23107124      6.49%      6.49% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu       210887613     59.27%     65.77% # Class of executed instruction
system.switch_cpus12.op_class::IntMult        7025229      1.97%     67.74% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     67.74% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd      23519022      6.61%     74.35% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp       2176659      0.61%     74.96% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt        673522      0.19%     75.15% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult     10182837      2.86%     78.01% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv       1253135      0.35%     78.37% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     78.37% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     78.37% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     78.37% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     78.37% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     78.37% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     78.37% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     78.37% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus12.op_class::MemRead       60514943     17.01%     95.37% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite      16080579      4.52%     99.89% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess       378520      0.11%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total        355799183                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits           58646441                       # DTB read hits
system.switch_cpus13.dtb.read_misses            22110                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses       57730772                       # DTB read accesses
system.switch_cpus13.dtb.write_hits          15747147                       # DTB write hits
system.switch_cpus13.dtb.write_misses            3936                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses      15106134                       # DTB write accesses
system.switch_cpus13.dtb.data_hits           74393588                       # DTB hits
system.switch_cpus13.dtb.data_misses            26046                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses       72836906                       # DTB accesses
system.switch_cpus13.itb.fetch_hits         340695487                       # ITB hits
system.switch_cpus13.itb.fetch_misses            4977                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses     340700464                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             1249021510                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts         344980684                       # Number of instructions committed
system.switch_cpus13.committedOps           344980684                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses    282941462                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses     59332155                       # Number of float alu accesses
system.switch_cpus13.num_func_calls            825000                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts     24020308                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts          282941462                       # number of integer instructions
system.switch_cpus13.num_fp_insts            59332155                       # number of float instructions
system.switch_cpus13.num_int_register_reads    463545225                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes    227131746                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads     66841671                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes     48423173                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs            74444413                       # number of memory refs
system.switch_cpus13.num_load_insts          58687901                       # Number of load instructions
system.switch_cpus13.num_store_insts         15756512                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     903971525.191667                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     345049984.808333                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.276256                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.723744                       # Percentage of idle cycles
system.switch_cpus13.Branches                29849069                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass     22324656      6.47%      6.47% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu       204229272     59.20%     65.67% # Class of executed instruction
system.switch_cpus13.op_class::IntMult        6762263      1.96%     67.63% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     67.63% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd      22924990      6.64%     74.27% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp       2091286      0.61%     74.88% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt        647901      0.19%     75.07% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult      9904434      2.87%     77.94% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv       1237110      0.36%     78.29% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     78.29% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     78.29% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     78.29% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     78.29% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     78.29% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     78.29% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     78.29% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus13.op_class::MemRead       58732184     17.02%     95.32% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite      15757541      4.57%     99.89% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess       395093      0.11%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total        345006730                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits           47789506                       # DTB read hits
system.switch_cpus14.dtb.read_misses            18520                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses       46713288                       # DTB read accesses
system.switch_cpus14.dtb.write_hits          12951404                       # DTB write hits
system.switch_cpus14.dtb.write_misses            3401                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses      12119024                       # DTB write accesses
system.switch_cpus14.dtb.data_hits           60740910                       # DTB hits
system.switch_cpus14.dtb.data_misses            21921                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses       58832312                       # DTB accesses
system.switch_cpus14.itb.fetch_hits         274900976                       # ITB hits
system.switch_cpus14.itb.fetch_misses            4548                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses     274905524                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             1249021629                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts         280196650                       # Number of instructions committed
system.switch_cpus14.committedOps           280196650                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses    230167810                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses     47859302                       # Number of float alu accesses
system.switch_cpus14.num_func_calls            735365                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts     19610177                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts          230167810                       # number of integer instructions
system.switch_cpus14.num_fp_insts            47859302                       # number of float instructions
system.switch_cpus14.num_int_register_reads    376701673                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes    184752214                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads     54042066                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes     39022194                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs            60787511                       # number of memory refs
system.switch_cpus14.num_load_insts          47826462                       # Number of load instructions
system.switch_cpus14.num_store_insts         12961049                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     968767661.752126                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     280253967.247874                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.224379                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.775621                       # Percentage of idle cycles
system.switch_cpus14.Branches                24394124                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass     17911979      6.39%      6.39% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu       165896365     59.20%     65.59% # Class of executed instruction
system.switch_cpus14.op_class::IntMult        5466366      1.95%     67.55% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     67.55% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd      18456911      6.59%     74.13% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp       1750542      0.62%     74.76% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt        519205      0.19%     74.94% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult      8043846      2.87%     77.81% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv        969703      0.35%     78.16% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     78.16% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     78.16% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     78.16% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     78.16% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     78.16% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     78.16% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     78.16% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     78.16% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     78.16% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     78.16% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     78.16% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     78.16% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     78.16% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     78.16% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     78.16% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     78.16% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     78.16% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     78.16% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     78.16% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     78.16% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     78.16% # Class of executed instruction
system.switch_cpus14.op_class::MemRead       47876598     17.09%     95.24% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite      12963198      4.63%     99.87% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess       363858      0.13%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total        280218571                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits           56409933                       # DTB read hits
system.switch_cpus15.dtb.read_misses            23295                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses       55491217                       # DTB read accesses
system.switch_cpus15.dtb.write_hits          15224387                       # DTB write hits
system.switch_cpus15.dtb.write_misses            3852                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses      14521570                       # DTB write accesses
system.switch_cpus15.dtb.data_hits           71634320                       # DTB hits
system.switch_cpus15.dtb.data_misses            27147                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses       70012787                       # DTB accesses
system.switch_cpus15.itb.fetch_hits         327945674                       # ITB hits
system.switch_cpus15.itb.fetch_misses            4827                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses     327950501                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             1249021423                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts         332406052                       # Number of instructions committed
system.switch_cpus15.committedOps           332406052                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses    272825736                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses     56829138                       # Number of float alu accesses
system.switch_cpus15.num_func_calls            813480                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts     23062146                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts          272825736                       # number of integer instructions
system.switch_cpus15.num_fp_insts            56829138                       # number of float instructions
system.switch_cpus15.num_int_register_reads    446744983                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes    219175586                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads     63980793                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes     46339747                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs            71687011                       # number of memory refs
system.switch_cpus15.num_load_insts          56453232                       # Number of load instructions
system.switch_cpus15.num_store_insts         15233779                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     916546603.808289                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     332474819.191711                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.266188                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.733812                       # Percentage of idle cycles
system.switch_cpus15.Branches                28678203                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass     21545101      6.48%      6.48% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu       196934803     59.24%     65.72% # Class of executed instruction
system.switch_cpus15.op_class::IntMult        6543680      1.97%     67.69% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     67.69% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd      21936754      6.60%     74.29% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp       2009452      0.60%     74.89% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt        632994      0.19%     75.08% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult      9510976      2.86%     77.94% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv       1172314      0.35%     78.30% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     78.30% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     78.30% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     78.30% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     78.30% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     78.30% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     78.30% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     78.30% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     78.30% # Class of executed instruction
system.switch_cpus15.op_class::MemRead       56495600     16.99%     95.29% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite      15235695      4.58%     99.87% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess       415830      0.13%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total        332433199                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     47103754                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     20657656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      7550830                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        6090325                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      5347027                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       743298                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               2726                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          18495004                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             44856                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            44856                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8840294                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       415626                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9654094                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          126654                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        103250                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         229904                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5122317                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5122317                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1902409                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16589869                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side       240774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side      4554216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side       124087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side      2262815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side       783300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side      8528922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side       606207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side      4316502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side       187225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side      3924970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side       202159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side      3636699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side       135864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side      2948328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side       262977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side      3667647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side       127726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side      1918851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side       186651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side      3483112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side       221755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side      4068893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side       297494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side      4207479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side       178337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side      3955841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side       207588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side      3935173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side       238200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side      3207780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side       220100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side      3856504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              66694176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side      8285440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side    139229201                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side      4153344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side     69729964                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side     29097856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side    291855142                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side     22269568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side    136922268                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side      6305600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side    121112604                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side      6859712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side    112917772                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side      4672128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side     90835664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side      9513728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side    113672580                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side      4306112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side     59145380                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side      6343488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side    105837504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side      7593216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side    125821708                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side     10264320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side    128516684                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side      6035456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side    122553940                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side      7013056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side    120648356                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side      8174144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side     99121256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side      7467072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side    117777608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2104051871                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17991339                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         65142675                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.762161                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.279224                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               49755127     76.38%     76.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8773136     13.47%     89.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1632887      2.51%     92.35% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 925657      1.42%     93.77% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 622079      0.95%     94.73% # Request fanout histogram
system.tol2bus.snoop_fanout::5                 483877      0.74%     95.47% # Request fanout histogram
system.tol2bus.snoop_fanout::6                 407518      0.63%     96.10% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 361176      0.55%     96.65% # Request fanout histogram
system.tol2bus.snoop_fanout::8                 325338      0.50%     97.15% # Request fanout histogram
system.tol2bus.snoop_fanout::9                 289829      0.44%     97.60% # Request fanout histogram
system.tol2bus.snoop_fanout::10                268611      0.41%     98.01% # Request fanout histogram
system.tol2bus.snoop_fanout::11                242408      0.37%     98.38% # Request fanout histogram
system.tol2bus.snoop_fanout::12                240183      0.37%     98.75% # Request fanout histogram
system.tol2bus.snoop_fanout::13                244460      0.38%     99.12% # Request fanout histogram
system.tol2bus.snoop_fanout::14                257570      0.40%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::15                283385      0.44%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::16                 29236      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                    43      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                    39      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                    41      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                    24      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                    22      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                    17      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                    10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             24                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           65142675                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001289                       # Number of seconds simulated
sim_ticks                                  1288963000                       # Number of ticks simulated
final_tick                               2895725609500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             4711154827                       # Simulator instruction rate (inst/s)
host_op_rate                               4711099428                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1112184753                       # Simulator tick rate (ticks/s)
host_mem_usage                                 860320                       # Number of bytes of host memory used
host_seconds                                     1.16                       # Real time elapsed on the host
sim_insts                                  5459853644                       # Number of instructions simulated
sim_ops                                    5459853644                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst         4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data         1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data         1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data         1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.inst       318208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data       735168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.inst        38528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data        89984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.inst       117056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data       620288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1936704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst         4992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus11.inst       318208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus12.inst        38528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus13.inst       117056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        482816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       873536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          873536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data           28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data           21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data           22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.inst         4972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data        11487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.inst          602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data         1406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.inst         1829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data         9692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data           29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               30261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         13649                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13649                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst      3872881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data      1390265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst        49652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data        99305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst        49652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data        99305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst       397219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data       595828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data        49652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data        99305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst       893742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data      1042699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data        49652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data       198609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst       148957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data      1092351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data       297914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.inst    246871322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data    570356170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.inst     29890695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data     69811158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.inst     90814089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data    481230260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst        99305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data        99305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst      1489570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data      1439917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1502528777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst      3872881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst        49652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst        49652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst       397219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst       893742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst       148957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus11.inst    246871322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus12.inst     29890695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus13.inst     90814089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst        99305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst      1489570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        374577083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       677704480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            677704480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       677704480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst      3872881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data      1390265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst        49652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data        99305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst        49652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data        99305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst       397219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data       595828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data        49652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data        99305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst       893742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data      1042699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data        49652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data       198609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst       148957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data      1092351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data       297914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.inst    246871322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data    570356170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.inst     29890695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data     69811158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.inst     90814089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data    481230260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst        99305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data        99305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst      1489570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data      1439917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2180233257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      6                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                      719                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    294     41.29%     41.29% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    92     12.92%     54.21% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     2      0.28%     54.49% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.14%     54.63% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   323     45.37%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                712                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     294     43.11%     43.11% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     92     13.49%     56.60% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      2      0.29%     56.89% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.15%     57.04% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    293     42.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 682                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             1425727000     96.63%     96.63% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               6900000      0.47%     97.09% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22                 98000      0.01%     97.10% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.01%     97.11% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              42603500      2.89%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         1475493000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.907121                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.957865                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                 522     83.65%     83.65% # number of callpals executed
system.cpu00.kern.callpal::rdps                     7      1.12%     84.78% # number of callpals executed
system.cpu00.kern.callpal::rti                     95     15.22%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  624                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel              95                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements              34                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         383.391511                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             64601                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             400                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          161.502500                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   383.391511                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.748812                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.748812                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           78815                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          78815                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        24331                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         24331                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        13644                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        13644                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          671                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          671                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          572                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          572                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        37975                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          37975                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        37975                       # number of overall hits
system.cpu00.dcache.overall_hits::total         37975                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data           78                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data           34                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total           34                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           14                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           13                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data          112                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          112                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data          112                       # number of overall misses
system.cpu00.dcache.overall_misses::total          112                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        24409                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        24409                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        13678                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        13678                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          685                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          685                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          585                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          585                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data        38087                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        38087                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data        38087                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        38087                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.003196                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.003196                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.002486                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.002486                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.020438                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.020438                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.022222                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.022222                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.002941                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.002941                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.002941                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.002941                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           23                       # number of writebacks
system.cpu00.dcache.writebacks::total              23                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             155                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs           1563230                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             667                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         2343.673163                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          451                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          258183                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         258183                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       128859                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        128859                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       128859                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         128859                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       128859                       # number of overall hits
system.cpu00.icache.overall_hits::total        128859                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst          155                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          155                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst          155                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          155                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst          155                       # number of overall misses
system.cpu00.icache.overall_misses::total          155                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       129014                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       129014                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       129014                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       129014                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       129014                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       129014                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.001201                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.001201                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.001201                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.001201                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.001201                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.001201                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks          155                       # number of writebacks
system.cpu00.icache.writebacks::total             155                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             1474120500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22                 98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31               1075000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         1475458000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu01.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu01.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                   35                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 3                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               6                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         369.647486                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             25851                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             367                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           70.438692                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   369.647486                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.721968                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.721968                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          361                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3          358                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses            2470                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses           2470                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data          761                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total           761                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data          389                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          389                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data           17                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            6                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data         1150                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           1150                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data         1150                       # number of overall hits
system.cpu01.dcache.overall_hits::total          1150                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data           32                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data            5                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            2                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            6                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data           37                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total           37                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data           37                       # number of overall misses
system.cpu01.dcache.overall_misses::total           37                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data          793                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total          793                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data         1187                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         1187                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data         1187                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         1187                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.040353                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.040353                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.012690                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.012690                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.031171                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.031171                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.031171                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.031171                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               6                       # number of replacements
system.cpu01.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs           3599380                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             518                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         6948.610039                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst          512                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          454                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            6868                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           6868                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst         3425                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          3425                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst         3425                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           3425                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst         3425                       # number of overall hits
system.cpu01.icache.overall_hits::total          3425                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst            6                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst            6                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total            6                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst            6                       # number of overall misses
system.cpu01.icache.overall_misses::total            6                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst         3431                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         3431                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst         3431                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         3431                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst         3431                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         3431                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.001749                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.001749                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.001749                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.001749                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.001749                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.001749                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks            6                       # number of writebacks
system.cpu01.icache.writebacks::total               6                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             1474047000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22                 98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31               1179000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         1475488500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu02.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu02.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                   35                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements               8                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         383.722443                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             20538                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             382                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           53.764398                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   383.722443                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.749458                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.749458                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3          371                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses            2550                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses           2550                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data          782                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total           782                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data          400                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          400                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data           18                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            9                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            9                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data         1182                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           1182                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data         1182                       # number of overall hits
system.cpu02.dcache.overall_hits::total          1182                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data           36                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data            4                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            2                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            5                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data           40                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total           40                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data           40                       # number of overall misses
system.cpu02.dcache.overall_misses::total           40                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data          818                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total          818                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data          404                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total          404                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data         1222                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         1222                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data         1222                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         1222                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.044010                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.044010                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.009901                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.009901                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.357143                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.357143                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.032733                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.032733                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.032733                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.032733                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu02.dcache.writebacks::total               1                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               7                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            222084                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             519                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          427.907514                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          495                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses            7199                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses           7199                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst         3589                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total          3589                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst         3589                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total           3589                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst         3589                       # number of overall hits
system.cpu02.icache.overall_hits::total          3589                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst            7                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst            7                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total            7                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst            7                       # number of overall misses
system.cpu02.icache.overall_misses::total            7                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst         3596                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total         3596                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst         3596                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total         3596                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst         3596                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total         3596                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.001947                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.001947                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.001947                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.001947                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.001947                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.001947                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks            7                       # number of writebacks
system.cpu02.icache.writebacks::total               7                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             1474155500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22                 98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31               1075000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         1475493000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu03.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu03.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                   35                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements              25                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         389.036823                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             25024                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             406                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           61.635468                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   389.036823                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.759838                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.759838                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          378                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses            2471                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses           2471                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data          723                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total           723                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data          388                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          388                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data           16                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            6                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data         1111                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           1111                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data         1111                       # number of overall hits
system.cpu03.dcache.overall_hits::total          1111                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data           58                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data            6                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            2                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            6                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data           64                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data           64                       # number of overall misses
system.cpu03.dcache.overall_misses::total           64                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data          781                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total          781                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data         1175                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         1175                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data         1175                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         1175                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.074264                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.074264                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.015228                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.015228                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.054468                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.054468                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.054468                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.054468                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks           10                       # number of writebacks
system.cpu03.dcache.writebacks::total              10                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              79                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           2361172                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             591                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         3995.214890                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          469                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses            6881                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses           6881                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst         3322                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          3322                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst         3322                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           3322                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst         3322                       # number of overall hits
system.cpu03.icache.overall_hits::total          3322                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst           79                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst           79                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           79                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst           79                       # number of overall misses
system.cpu03.icache.overall_misses::total           79                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst         3401                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         3401                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst         3401                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         3401                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst         3401                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         3401                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.023228                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.023228                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.023228                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.023228                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.023228                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.023228                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           79                       # number of writebacks
system.cpu03.icache.writebacks::total              79                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             1474155500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22                 98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31               1075000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         1475493000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu04.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu04.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                   35                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements               6                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         364.185424                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             28221                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             348                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           81.094828                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   364.185424                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.711300                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.711300                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses            2413                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses           2413                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data          742                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total           742                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data          389                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          389                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data           15                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data            6                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data         1131                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           1131                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data         1131                       # number of overall hits
system.cpu04.dcache.overall_hits::total          1131                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data           27                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total           27                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data            5                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data            6                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data           32                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total           32                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data           32                       # number of overall misses
system.cpu04.dcache.overall_misses::total           32                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data          769                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total          769                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data         1163                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         1163                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data         1163                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         1163                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.035111                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.035111                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.012690                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.012690                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.117647                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.117647                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.027515                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.027515                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.027515                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.027515                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               5                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           2736473                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             517                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         5292.984526                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst          512                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          440                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4           70                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses            6747                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses           6747                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst         3366                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          3366                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst         3366                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           3366                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst         3366                       # number of overall hits
system.cpu04.icache.overall_hits::total          3366                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst            5                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total            5                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst            5                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst            5                       # number of overall misses
system.cpu04.icache.overall_misses::total            5                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst         3371                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         3371                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst         3371                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         3371                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst         3371                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         3371                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.001483                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.001483                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.001483                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.001483                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.001483                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.001483                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks            5                       # number of writebacks
system.cpu04.icache.writebacks::total               5                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             1474155500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22                 98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               1075000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         1475493000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu05.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu05.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                   35                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements               6                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         361.566811                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             31785                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             356                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           89.283708                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   361.566811                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.706185                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.706185                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          350                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses            2384                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses           2384                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data          733                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total           733                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data          389                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          389                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data           14                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data            6                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data         1122                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           1122                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data         1122                       # number of overall hits
system.cpu05.dcache.overall_hits::total          1122                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data           24                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data            5                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data            6                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data           29                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total           29                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data           29                       # number of overall misses
system.cpu05.dcache.overall_misses::total           29                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data          757                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total          757                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data         1151                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         1151                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data         1151                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         1151                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.031704                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.031704                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.012690                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.012690                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.025195                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.025195                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.025195                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.025195                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               5                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           2128315                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             517                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         4116.663443                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          512                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          452                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            6687                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           6687                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst         3336                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          3336                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst         3336                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           3336                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst         3336                       # number of overall hits
system.cpu05.icache.overall_hits::total          3336                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst            5                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total            5                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst            5                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst            5                       # number of overall misses
system.cpu05.icache.overall_misses::total            5                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst         3341                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         3341                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst         3341                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         3341                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst         3341                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         3341                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.001497                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.001497                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.001497                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.001497                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.001497                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.001497                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks            5                       # number of writebacks
system.cpu05.icache.writebacks::total               5                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                       42                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                     10     26.32%     26.32% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     2      5.26%     31.58% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      2.63%     34.21% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                    25     65.79%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                 38                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      10     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      2      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      4.55%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                      9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                  22                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             1474100000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22                 98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               1130500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         1475493000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                  32     82.05%     82.05% # number of callpals executed
system.cpu06.kern.callpal::rdps                     4     10.26%     92.31% # number of callpals executed
system.cpu06.kern.callpal::rti                      3      7.69%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                   39                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements              22                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         387.983048                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             20610                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             400                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           51.525000                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   387.983048                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.757779                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.757779                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses            2586                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses           2586                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data          755                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total           755                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data          422                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          422                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data           14                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data            8                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total            8                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data         1177                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           1177                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data         1177                       # number of overall hits
system.cpu06.dcache.overall_hits::total          1177                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data           54                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data            5                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data            4                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data           59                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total           59                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data           59                       # number of overall misses
system.cpu06.dcache.overall_misses::total           59                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data          809                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total          809                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data          427                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          427                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data         1236                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         1236                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data         1236                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         1236                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.066749                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.066749                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.011710                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.011710                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.047735                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.047735                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.047735                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.047735                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks            7                       # number of writebacks
system.cpu06.dcache.writebacks::total               7                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              79                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           2094453                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             591                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         3543.913706                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          443                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            7293                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           7293                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst         3528                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          3528                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst         3528                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           3528                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst         3528                       # number of overall hits
system.cpu06.icache.overall_hits::total          3528                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst           79                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst           79                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           79                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst           79                       # number of overall misses
system.cpu06.icache.overall_misses::total           79                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst         3607                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         3607                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst         3607                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         3607                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst         3607                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         3607                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.021902                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.021902                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.021902                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.021902                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.021902                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.021902                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           79                       # number of writebacks
system.cpu06.icache.writebacks::total              79                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             1474155500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22                 98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31               1075000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         1475493000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu07.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu07.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                   35                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               7                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         347.879422                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             25258                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             344                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           73.424419                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   347.879422                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.679452                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.679452                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          337                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          335                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.658203                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            2354                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           2354                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data          725                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total           725                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data          389                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          389                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data           13                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            6                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data         1114                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           1114                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data         1114                       # number of overall hits
system.cpu07.dcache.overall_hits::total          1114                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data           20                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            5                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            6                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data           25                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total           25                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data           25                       # number of overall misses
system.cpu07.dcache.overall_misses::total           25                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data          745                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total          745                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data         1139                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         1139                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data         1139                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         1139                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.026846                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.026846                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.012690                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.012690                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.021949                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.021949                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.021949                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.021949                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu07.dcache.writebacks::total               1                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               5                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            706066                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             517                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         1365.698259                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst          512                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          491                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            6627                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           6627                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst         3306                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          3306                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst         3306                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           3306                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst         3306                       # number of overall hits
system.cpu07.icache.overall_hits::total          3306                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst            5                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total            5                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst            5                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst            5                       # number of overall misses
system.cpu07.icache.overall_misses::total            5                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst         3311                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         3311                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst         3311                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         3311                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst         3311                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         3311                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.001510                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.001510                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.001510                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.001510                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.001510                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.001510                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks            5                       # number of writebacks
system.cpu07.icache.writebacks::total               5                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                       40                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      9     25.00%     25.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     2      5.56%     30.56% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      2.78%     33.33% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                    24     66.67%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                 36                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             1474105500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22                 98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31               1125000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         1475493000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::swpipl                  30     81.08%     81.08% # number of callpals executed
system.cpu08.kern.callpal::rdps                     4     10.81%     91.89% # number of callpals executed
system.cpu08.kern.callpal::rti                      3      8.11%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                   37                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements              14                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         259.264489                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            140999                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             271                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs          520.291513                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   259.264489                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.506376                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.506376                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          257                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.501953                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses            2399                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses           2399                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data          727                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total           727                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data          412                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          412                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            9                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            6                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data         1139                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           1139                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data         1139                       # number of overall hits
system.cpu08.dcache.overall_hits::total          1139                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data           20                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data            5                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            3                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            6                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data           25                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total           25                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data           25                       # number of overall misses
system.cpu08.dcache.overall_misses::total           25                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data          747                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total          747                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data         1164                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         1164                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data         1164                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         1164                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.026774                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.026774                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.011990                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.011990                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.021478                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.021478                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.021478                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.021478                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks            5                       # number of writebacks
system.cpu08.dcache.writebacks::total               5                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            993327                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             512                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         1940.091797                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses            6876                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses           6876                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst         3438                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          3438                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst         3438                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           3438                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst         3438                       # number of overall hits
system.cpu08.icache.overall_hits::total          3438                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst         3438                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         3438                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst         3438                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         3438                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst         3438                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         3438                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                       42                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                     10     26.32%     26.32% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     2      5.26%     31.58% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1      2.63%     34.21% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                    25     65.79%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                 38                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      10     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      2      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1      4.55%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                      9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                  22                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             1474100000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22                 98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31               1130500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         1475493000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::swpipl                  32     82.05%     82.05% # number of callpals executed
system.cpu09.kern.callpal::rdps                     4     10.26%     92.31% # number of callpals executed
system.cpu09.kern.callpal::rti                      3      7.69%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                   39                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements              30                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         392.309195                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             23850                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             406                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           58.743842                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   392.309195                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.766229                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.766229                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3          374                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses            2474                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses           2474                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data          719                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total           719                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data          416                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          416                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data           11                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            6                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data         1135                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           1135                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data         1135                       # number of overall hits
system.cpu09.dcache.overall_hits::total          1135                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data           46                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data            6                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            2                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            6                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data           52                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total           52                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data           52                       # number of overall misses
system.cpu09.dcache.overall_misses::total           52                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data          765                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total          765                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data          422                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          422                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data         1187                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         1187                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data         1187                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         1187                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.060131                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.060131                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.014218                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.014218                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.043808                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.043808                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.043808                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.043808                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks           11                       # number of writebacks
system.cpu09.dcache.writebacks::total              11                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements              78                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           2315447                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             590                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         3924.486441                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          444                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses            7072                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses           7072                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst         3419                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          3419                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst         3419                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           3419                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst         3419                       # number of overall hits
system.cpu09.icache.overall_hits::total          3419                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst           78                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst           78                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           78                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst           78                       # number of overall misses
system.cpu09.icache.overall_misses::total           78                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst         3497                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         3497                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst         3497                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         3497                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst         3497                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         3497                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.022305                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.022305                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.022305                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.022305                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.022305                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.022305                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks           78                       # number of writebacks
system.cpu09.icache.writebacks::total              78                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             1474155500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22                 98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31               1075000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         1475493000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu10.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu10.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                   35                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements              11                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         363.090148                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             19216                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             361                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           53.229917                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   363.090148                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.709160                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.709160                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          350                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            2331                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           2331                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data          710                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total           710                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data          389                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          389                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data           12                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            6                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data         1099                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           1099                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data         1099                       # number of overall hits
system.cpu10.dcache.overall_hits::total          1099                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data           23                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data            5                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            6                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data           28                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total           28                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data           28                       # number of overall misses
system.cpu10.dcache.overall_misses::total           28                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data          733                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total          733                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data         1127                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         1127                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data         1127                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         1127                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.031378                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.031378                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.012690                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.012690                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.024845                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.024845                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.024845                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.024845                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu10.dcache.writebacks::total               1                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               5                       # number of replacements
system.cpu10.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           1532865                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             517                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         2964.922631                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst          512                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst            1                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          463                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            6567                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           6567                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst         3276                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          3276                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst         3276                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           3276                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst         3276                       # number of overall hits
system.cpu10.icache.overall_hits::total          3276                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst            5                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total            5                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst            5                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst            5                       # number of overall misses
system.cpu10.icache.overall_misses::total            5                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst         3281                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         3281                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst         3281                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         3281                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst         3281                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         3281                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.001524                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.001524                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.001524                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.001524                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.001524                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.001524                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks            5                       # number of writebacks
system.cpu10.icache.writebacks::total               5                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                     5895                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                   1909     49.11%     49.11% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     2      0.05%     49.16% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      0.03%     49.19% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                  1975     50.81%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total               3887                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    1909     49.97%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      2      0.05%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      0.03%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   1908     49.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                3820                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              708327000     65.25%     65.25% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22                 98000      0.01%     65.26% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.02%     65.27% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31             377012500     34.73%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         1085602000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.966076                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.982763                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::2                        1      5.88%      5.88% # number of syscalls executed
system.cpu11.kern.syscall::3                        1      5.88%     11.76% # number of syscalls executed
system.cpu11.kern.syscall::4                        5     29.41%     41.18% # number of syscalls executed
system.cpu11.kern.syscall::6                        2     11.76%     52.94% # number of syscalls executed
system.cpu11.kern.syscall::19                       2     11.76%     64.71% # number of syscalls executed
system.cpu11.kern.syscall::45                       1      5.88%     70.59% # number of syscalls executed
system.cpu11.kern.syscall::54                       1      5.88%     76.47% # number of syscalls executed
system.cpu11.kern.syscall::71                       1      5.88%     82.35% # number of syscalls executed
system.cpu11.kern.syscall::73                       2     11.76%     94.12% # number of syscalls executed
system.cpu11.kern.syscall::130                      1      5.88%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                   17                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                   1      0.02%      0.02% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  30      0.64%      0.66% # number of callpals executed
system.cpu11.kern.callpal::tbi                      2      0.04%      0.70% # number of callpals executed
system.cpu11.kern.callpal::swpipl                3829     81.09%     81.79% # number of callpals executed
system.cpu11.kern.callpal::rdps                     4      0.08%     81.87% # number of callpals executed
system.cpu11.kern.callpal::rdusp                    1      0.02%     81.89% # number of callpals executed
system.cpu11.kern.callpal::rti                     55      1.16%     83.06% # number of callpals executed
system.cpu11.kern.callpal::callsys                 29      0.61%     83.67% # number of callpals executed
system.cpu11.kern.callpal::imb                      5      0.11%     83.78% # number of callpals executed
system.cpu11.kern.callpal::rdunique               766     16.22%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                 4722                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel              86                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                53                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                54                      
system.cpu11.kern.mode_good::user                  53                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.627907                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.769784                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel        783501500     77.75%     77.75% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user          224174500     22.25%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     30                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements           23906                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         504.604987                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs            550271                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           24363                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           22.586340                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   504.604987                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.985557                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.985557                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         1120569                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        1120569                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data       331862                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        331862                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data       175378                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       175378                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data         7960                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         7960                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data         8917                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         8917                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data       507240                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         507240                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data       507240                       # number of overall hits
system.cpu11.dcache.overall_hits::total        507240                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data        16567                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        16567                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data         6600                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         6600                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data          993                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          993                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data           29                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data        23167                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        23167                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data        23167                       # number of overall misses
system.cpu11.dcache.overall_misses::total        23167                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data       348429                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       348429                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data       181978                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       181978                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data         8953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         8953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data         8946                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         8946                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data       530407                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       530407                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data       530407                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       530407                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.047548                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.047548                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.036268                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.036268                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.110913                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.110913                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.003242                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.003242                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.043678                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.043678                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.043678                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.043678                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks        17226                       # number of writebacks
system.cpu11.dcache.writebacks::total           17226                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            8993                       # number of replacements
system.cpu11.icache.tags.tagsinuse         511.965299                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           2651557                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            9505                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          278.964440                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   511.965299                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.999932                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.999932                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         4034216                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        4034216                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst      2003611                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       2003611                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst      2003611                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        2003611                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst      2003611                       # number of overall hits
system.cpu11.icache.overall_hits::total       2003611                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst         8998                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         8998                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst         8998                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         8998                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst         8998                       # number of overall misses
system.cpu11.icache.overall_misses::total         8998                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst      2012609                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      2012609                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst      2012609                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      2012609                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst      2012609                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      2012609                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.004471                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.004471                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.004471                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.004471                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.004471                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.004471                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         8993                       # number of writebacks
system.cpu11.icache.writebacks::total            8993                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      4                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                      840                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                    111     44.40%     44.40% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     2      0.80%     45.20% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     2      0.80%     46.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   135     54.00%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                250                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     111     49.55%     49.55% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      2      0.89%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      2      0.89%     51.34% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    109     48.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 224                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             1465914000     99.34%     99.34% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22                 98000      0.01%     99.35% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                330500      0.02%     99.37% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31               9247000      0.63%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         1475589500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.807407                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.896000                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu12.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu12.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    3                       # number of syscalls executed
system.cpu12.kern.callpal::wripir                   1      0.31%      0.31% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  58     17.79%     18.10% # number of callpals executed
system.cpu12.kern.callpal::tbi                      5      1.53%     19.63% # number of callpals executed
system.cpu12.kern.callpal::swpipl                 175     53.68%     73.31% # number of callpals executed
system.cpu12.kern.callpal::rdps                     5      1.53%     74.85% # number of callpals executed
system.cpu12.kern.callpal::rti                     71     21.78%     96.63% # number of callpals executed
system.cpu12.kern.callpal::callsys                  9      2.76%     99.39% # number of callpals executed
system.cpu12.kern.callpal::imb                      2      0.61%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  326                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel             129                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                67                      
system.cpu12.kern.mode_good::user                  67                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.519380                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.683673                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel       1807752000     99.55%     99.55% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user            8194500      0.45%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements            2252                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         405.600661                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             58559                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            2715                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           21.568692                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   405.600661                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.792189                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.792189                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2          463                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           87636                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          87636                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data        25319                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         25319                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data        13728                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        13728                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data          450                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          450                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data          475                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          475                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data        39047                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          39047                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data        39047                       # number of overall hits
system.cpu12.dcache.overall_hits::total         39047                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data         1803                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1803                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data          714                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          714                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data           45                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           45                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data           16                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data         2517                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         2517                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data         2517                       # number of overall misses
system.cpu12.dcache.overall_misses::total         2517                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data        27122                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        27122                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data        14442                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        14442                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data          495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data          491                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          491                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data        41564                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        41564                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data        41564                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        41564                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.066477                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.066477                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.049439                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.049439                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.032587                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.032587                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.060557                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.060557                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.060557                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.060557                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         1221                       # number of writebacks
system.cpu12.dcache.writebacks::total            1221                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            1477                       # number of replacements
system.cpu12.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           4477699                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            1989                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         2251.231272                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst          512                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst            1                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          463                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses          302267                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses         302267                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst       148918                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        148918                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst       148918                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         148918                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst       148918                       # number of overall hits
system.cpu12.icache.overall_hits::total        148918                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst         1477                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1477                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst         1477                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1477                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst         1477                       # number of overall misses
system.cpu12.icache.overall_misses::total         1477                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst       150395                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       150395                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst       150395                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       150395                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst       150395                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       150395                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.009821                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.009821                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.009821                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.009821                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.009821                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.009821                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks         1477                       # number of writebacks
system.cpu12.icache.writebacks::total            1477                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                     1278                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                    268     48.73%     48.73% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     2      0.36%     49.09% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      0.18%     49.27% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   279     50.73%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                550                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     266     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      2      0.37%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      0.19%     50.37% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    265     49.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 534                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             1667475500     99.06%     99.06% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22                 98000      0.01%     99.07% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                112000      0.01%     99.07% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              15586000      0.93%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         1683271500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                0.992537                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.949821                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.970909                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu13.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu13.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu13.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu13.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu13.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu13.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                   12                       # number of syscalls executed
system.cpu13.kern.callpal::wripir                  15      2.34%      2.34% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  53      8.28%     10.62% # number of callpals executed
system.cpu13.kern.callpal::tbi                      1      0.16%     10.78% # number of callpals executed
system.cpu13.kern.callpal::swpipl                 445     69.53%     80.31% # number of callpals executed
system.cpu13.kern.callpal::rdps                     5      0.78%     81.09% # number of callpals executed
system.cpu13.kern.callpal::wrusp                    1      0.16%     81.25% # number of callpals executed
system.cpu13.kern.callpal::rti                    102     15.94%     97.19% # number of callpals executed
system.cpu13.kern.callpal::callsys                 15      2.34%     99.53% # number of callpals executed
system.cpu13.kern.callpal::imb                      3      0.47%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  640                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel             154                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                96                      
system.cpu13.kern.mode_good::user                  97                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.623377                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.768924                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel       2507434000     97.08%     97.08% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user           75508000      2.92%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements           12682                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         377.443144                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs            190851                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           13194                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           14.464984                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   377.443144                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.737194                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.737194                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0          451                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          367673                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         367673                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data        79849                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         79849                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data        82040                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        82040                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data         1201                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         1201                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data         1303                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         1303                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data       161889                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         161889                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data       161889                       # number of overall hits
system.cpu13.dcache.overall_hits::total        161889                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data         5823                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         5823                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data         6984                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         6984                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data          145                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          145                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data           36                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           36                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data        12807                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        12807                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data        12807                       # number of overall misses
system.cpu13.dcache.overall_misses::total        12807                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data        85672                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        85672                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data        89024                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        89024                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data         1346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total         1346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data         1339                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         1339                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data       174696                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       174696                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data       174696                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       174696                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.067969                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.067969                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.078451                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.078451                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.107727                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.107727                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.026886                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.026886                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.073310                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.073310                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.073310                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.073310                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks         8265                       # number of writebacks
system.cpu13.dcache.writebacks::total            8265                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            4684                       # number of replacements
system.cpu13.icache.tags.tagsinuse         511.962687                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           4464425                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            5195                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          859.369586                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   511.962687                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.999927                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.999927                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses          946689                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses         946689                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst       466317                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        466317                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst       466317                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         466317                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst       466317                       # number of overall hits
system.cpu13.icache.overall_hits::total        466317                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst         4685                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         4685                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst         4685                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         4685                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst         4685                       # number of overall misses
system.cpu13.icache.overall_misses::total         4685                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst       471002                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       471002                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst       471002                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       471002                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst       471002                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       471002                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.009947                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.009947                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.009947                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.009947                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.009947                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.009947                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         4684                       # number of writebacks
system.cpu13.icache.writebacks::total            4684                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                       38                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      9     26.47%     26.47% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     2      5.88%     32.35% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      2.94%     35.29% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                    22     64.71%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                 34                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                      8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                  20                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             1474155500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22                 98000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31               1075000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         1475493000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.363636                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.588235                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                  28     80.00%     80.00% # number of callpals executed
system.cpu14.kern.callpal::rdps                     4     11.43%     91.43% # number of callpals executed
system.cpu14.kern.callpal::rti                      3      8.57%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                   35                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements              10                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         341.733147                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             24246                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             344                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           70.482558                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   341.733147                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.667448                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.667448                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          334                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            2269                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           2269                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data          695                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total           695                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data          387                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          387                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data           11                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            5                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data         1082                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           1082                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data         1082                       # number of overall hits
system.cpu14.dcache.overall_hits::total          1082                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data           14                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            7                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            7                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data           21                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total           21                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data           21                       # number of overall misses
system.cpu14.dcache.overall_misses::total           21                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data          709                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total          709                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data          394                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          394                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data         1103                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         1103                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data         1103                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         1103                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.019746                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.019746                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.017766                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.017766                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.583333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.583333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.019039                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.019039                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.019039                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.019039                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu14.dcache.writebacks::total               2                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               5                       # number of replacements
system.cpu14.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           2706561                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             517                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         5235.127660                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst          512                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          468                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            6447                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           6447                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst         3216                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          3216                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst         3216                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           3216                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst         3216                       # number of overall hits
system.cpu14.icache.overall_hits::total          3216                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst            5                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total            5                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst            5                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst            5                       # number of overall misses
system.cpu14.icache.overall_misses::total            5                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst         3221                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         3221                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst         3221                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         3221                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst         3221                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         3221                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.001552                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.001552                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.001552                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.001552                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.001552                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.001552                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks            5                       # number of writebacks
system.cpu14.icache.writebacks::total               5                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                       42                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      9     23.68%     23.68% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     2      5.26%     28.95% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      5.26%     34.21% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                    25     65.79%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                 38                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       9     40.91%     40.91% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      2      9.09%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      9.09%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                  22                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             1474083500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22                 98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31               1116500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         1475493000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                  32     82.05%     82.05% # number of callpals executed
system.cpu15.kern.callpal::rdps                     4     10.26%     92.31% # number of callpals executed
system.cpu15.kern.callpal::rti                      3      7.69%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                   39                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               3                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements              94                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         416.914566                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             25120                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             492                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           51.056911                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   416.914566                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.814286                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.814286                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3          383                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            4557                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           4557                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data         1417                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          1417                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data          650                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          650                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            9                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            7                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data         2067                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           2067                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data         2067                       # number of overall hits
system.cpu15.dcache.overall_hits::total          2067                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data          105                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          105                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data           20                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            4                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            6                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data          125                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          125                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data          125                       # number of overall misses
system.cpu15.dcache.overall_misses::total          125                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data         1522                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         1522                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data          670                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          670                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data         2192                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         2192                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data         2192                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         2192                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.068988                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.068988                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.029851                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.029851                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.307692                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.307692                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.461538                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.461538                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.057026                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.057026                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.057026                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.057026                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks           13                       # number of writebacks
system.cpu15.dcache.writebacks::total              13                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             109                       # number of replacements
system.cpu15.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           2012550                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             621                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         3240.821256                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst          512                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          438                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           15025                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          15025                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst         7349                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          7349                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst         7349                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           7349                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst         7349                       # number of overall hits
system.cpu15.icache.overall_hits::total          7349                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst          109                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          109                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst          109                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          109                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst          109                       # number of overall misses
system.cpu15.icache.overall_misses::total          109                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst         7458                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         7458                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst         7458                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         7458                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst         7458                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         7458                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.014615                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.014615                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.014615                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.014615                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.014615                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.014615                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          109                       # number of writebacks
system.cpu15.icache.writebacks::total             109                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 440                       # Transaction distribution
system.iobus.trans_dist::WriteResp                440                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          316                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2742                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2742                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     31229                       # number of replacements
system.l2.tags.tagsinuse                  3999.720391                       # Cycle average of tags in use
system.l2.tags.total_refs                       87657                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35237                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.487641                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1091.367120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst    11.826996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data     2.163049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     0.300191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data     0.225783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst    18.341787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data     8.717651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst     1.782096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data     1.605984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data     0.091323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst     6.667764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data     2.819698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst     3.589062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data     4.745408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst     0.520042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data     0.116885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data     0.289817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst     3.848472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data     5.907524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst     0.977547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data     0.741137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.inst   749.888105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data  1635.630864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.inst    41.996845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data    45.867097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.inst   131.967022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data   217.599986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     1.380182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data     0.633282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst     5.253311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data     2.858363                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.266447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.002887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.000528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.000055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.004478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.002128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.000435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.000392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.001628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.000688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.000876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.001159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.000127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.000940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.001442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.000239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.000181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.inst     0.183078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.399324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.inst     0.010253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.011198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.inst     0.032219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.053125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.000337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.000155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.001283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.000698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976494                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    866156                       # Number of tag accesses
system.l2.tags.data_accesses                   866156                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        26786                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            26786                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        10854                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            10854                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus00.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus11.data           62                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus12.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus13.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   68                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus11.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus13.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus11.data         3379                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data          119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus13.data          532                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4030                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst           77                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst            5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst            6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst           71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst            5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst            5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst           61                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst            5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst           75                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst            5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst         4026                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst          875                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst         2856                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst            3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst           79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8154                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data           21                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data           23                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data            5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data            4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data           19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data            5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data           11                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data           19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data            5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data         8875                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data          858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data         2534                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data            7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data           31                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12426                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst           77                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data           21                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst            5                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst            6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data            6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst           71                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data           23                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst            5                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data            5                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst            5                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst           61                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data           19                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst            5                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data            5                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data           11                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst           75                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data           19                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst            5                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data            5                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst         4026                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data        12254                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst          875                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data          977                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst         2856                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data         3066                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data            7                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst           79                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data           31                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24610                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst           77                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data           21                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst            5                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data            3                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst            6                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data            6                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst           71                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data           23                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst            5                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data            5                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst            5                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data            4                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst           61                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data           19                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst            5                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data            5                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data           11                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst           75                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data           19                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst            5                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data            5                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst         4026                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data        12254                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst          875                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data          977                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst         2856                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data         3066                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data            7                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst           79                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data           31                       # number of overall hits
system.l2.overall_hits::total                   24610                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data           97                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                188                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               52                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data         3008                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data          567                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data         6389                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data           11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9989                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst           78                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst            8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst           18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus11.inst         4972                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus12.inst          602                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus13.inst         1829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7544                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data           19                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data           11                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data           19                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data           20                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data            6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data         8479                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data          840                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data         3305                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data           19                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12732                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst           78                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst            8                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst           18                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data            4                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data           22                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data            6                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.inst         4972                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data        11487                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.inst          602                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data         1407                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.inst         1829                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data         9694                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data           30                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30265                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst           78                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data           28                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data            2                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data            2                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst            8                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data           12                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data            2                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst           18                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data           21                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data            4                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst            3                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data           22                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data            6                       # number of overall misses
system.l2.overall_misses::switch_cpus11.inst         4972                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data        11487                       # number of overall misses
system.l2.overall_misses::switch_cpus12.inst          602                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data         1407                       # number of overall misses
system.l2.overall_misses::switch_cpus13.inst         1829                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data         9694                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data            2                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data           30                       # number of overall misses
system.l2.overall_misses::total                 30265                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        26786                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        26786                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        10854                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        10854                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data          159                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              256                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             55                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data         6387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data          686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data         6921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14019                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst          155                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst           79                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst           79                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst           78                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst         8998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst         1477                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst         4685                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst          109                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          15698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data           40                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data           38                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data           39                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data        17354                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data         1698                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data         5839                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data            9                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data           50                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25158                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst          155                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst           79                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst           79                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst           78                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst         8998                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data        23741                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst         1477                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data         2384                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst         4685                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data        12760                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst          109                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                54875                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst          155                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst           79                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst           79                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst           78                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst         8998                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data        23741                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst         1477                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data         2384                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst         4685                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data        12760                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst          109                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               54875                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data     0.944444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data     0.610063                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data     0.692308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.734375                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.945455                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data     0.470957                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.826531                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data     0.923132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.712533                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.503226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.166667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.142857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.101266                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.227848                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.038462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus11.inst     0.552567                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus12.inst     0.407583                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus13.inst     0.390395                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.400000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.275229                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.480571                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.475000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.400000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.250000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.323529                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.166667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.166667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.266667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.512821                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.545455                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.488591                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.494700                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.566022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.222222                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.380000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.506082                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.503226                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.571429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.142857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.101266                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.342857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.227848                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.525000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.266667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.038462                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.536585                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.545455                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.inst     0.552567                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.483847                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.inst     0.407583                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.590185                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.inst     0.390395                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.759718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.222222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.275229                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.491803                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.551526                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.503226                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.571429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.142857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.101266                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.342857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.227848                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.525000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.266667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.038462                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.536585                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.545455                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.inst     0.552567                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.483847                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.inst     0.407583                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.590185                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.inst     0.390395                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.759718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.222222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.275229                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.491803                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.551526                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13649                       # number of writebacks
system.l2.writebacks::total                     13649                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 552                       # Transaction distribution
system.membus.trans_dist::ReadResp              20828                       # Transaction distribution
system.membus.trans_dist::WriteReq                440                       # Transaction distribution
system.membus.trans_dist::WriteResp               440                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13649                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13085                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              292                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            161                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             244                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10020                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9985                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20276                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        87988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        89972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  89972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2742                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2810240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2812982                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2812982                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             58475                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   58475    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               58475                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              25462                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             14737                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits              40199                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             14068                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         14068                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles                2950992                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            129014                       # Number of instructions committed
system.switch_cpus00.committedOps              129014                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses       123906                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             11684                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts         8654                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts             123906                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       157673                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes        95980                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs               40386                       # number of memory refs
system.switch_cpus00.num_load_insts             25646                       # Number of load instructions
system.switch_cpus00.num_store_insts            14740                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     2803314.535387                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     147677.464613                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.050043                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.949957                       # Percentage of idle cycles
system.switch_cpus00.Branches                   22052                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass          580      0.45%      0.45% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu           82150     63.68%     64.12% # Class of executed instruction
system.switch_cpus00.op_class::IntMult            106      0.08%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          27731     21.49%     85.70% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         14744     11.43%     97.13% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         3703      2.87%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           129014                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                812                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits               416                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits               1228                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits               505                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles                2950919                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts              3431                       # Number of instructions committed
system.switch_cpus01.committedOps                3431                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses         3274                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts          323                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts               3274                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads         4346                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes         2519                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                1231                       # number of memory refs
system.switch_cpus01.num_load_insts               812                       # Number of load instructions
system.switch_cpus01.num_store_insts              419                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     2946995.012141                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles      3923.987859                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001330                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998670                       # Percentage of idle cycles
system.switch_cpus01.Branches                     534                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass           16      0.47%      0.47% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu            1986     57.88%     58.35% # Class of executed instruction
system.switch_cpus01.op_class::IntMult             10      0.29%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus01.op_class::MemRead            837     24.40%     83.04% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite           419     12.21%     95.25% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess          163      4.75%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total             3431                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                838                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits               426                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits               1264                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits               505                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles                2950980                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts              3596                       # Number of instructions committed
system.switch_cpus02.committedOps                3596                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses         3418                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls               144                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts          327                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts               3418                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads         4548                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes         2645                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                1267                       # number of memory refs
system.switch_cpus02.num_load_insts               838                       # Number of load instructions
system.switch_cpus02.num_store_insts              429                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     2946867.053728                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles      4112.946272                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.001394                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.998606                       # Percentage of idle cycles
system.switch_cpus02.Branches                     547                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass           24      0.67%      0.67% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu            2095     58.26%     58.93% # Class of executed instruction
system.switch_cpus02.op_class::IntMult             10      0.28%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     59.20% # Class of executed instruction
system.switch_cpus02.op_class::MemRead            875     24.33%     83.54% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite           429     11.93%     95.47% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess          163      4.53%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total             3596                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                799                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits               415                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits               1214                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits               505                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles                2950989                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts              3401                       # Number of instructions committed
system.switch_cpus03.committedOps                3401                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses         3245                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts          309                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts               3245                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads         4316                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes         2504                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                1217                       # number of memory refs
system.switch_cpus03.num_load_insts               799                       # Number of load instructions
system.switch_cpus03.num_store_insts              418                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     2947099.260491                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles      3889.739509                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.001318                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.998682                       # Percentage of idle cycles
system.switch_cpus03.Branches                     519                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass           16      0.47%      0.47% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu            1970     57.92%     58.39% # Class of executed instruction
system.switch_cpus03.op_class::IntMult             10      0.29%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     58.69% # Class of executed instruction
system.switch_cpus03.op_class::MemRead            824     24.23%     82.92% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite           418     12.29%     95.21% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess          163      4.79%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total             3401                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits                786                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.write_hits               414                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.data_hits               1200                       # DTB hits
system.switch_cpus04.dtb.data_misses                0                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus04.itb.fetch_hits               505                       # ITB hits
system.switch_cpus04.itb.fetch_misses               0                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                2950989                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts              3371                       # Number of instructions committed
system.switch_cpus04.committedOps                3371                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses         3216                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts          295                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts               3216                       # number of integer instructions
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_int_register_reads         4286                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes         2489                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs                1203                       # number of memory refs
system.switch_cpus04.num_load_insts               786                       # Number of load instructions
system.switch_cpus04.num_store_insts              417                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     2947133.601923                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles      3855.398077                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.001306                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.998694                       # Percentage of idle cycles
system.switch_cpus04.Branches                     504                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass           16      0.47%      0.47% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu            1954     57.96%     58.44% # Class of executed instruction
system.switch_cpus04.op_class::IntMult             10      0.30%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     58.74% # Class of executed instruction
system.switch_cpus04.op_class::MemRead            811     24.06%     82.79% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite           417     12.37%     95.16% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess          163      4.84%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total             3371                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits                773                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits               413                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits               1186                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits               505                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles                2950989                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts              3341                       # Number of instructions committed
system.switch_cpus05.committedOps                3341                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses         3187                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts          281                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts               3187                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads         4256                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes         2474                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs                1189                       # number of memory refs
system.switch_cpus05.num_load_insts               773                       # Number of load instructions
system.switch_cpus05.num_store_insts              416                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     2947167.943354                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles      3821.056646                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.001295                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.998705                       # Percentage of idle cycles
system.switch_cpus05.Branches                     489                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass           16      0.48%      0.48% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu            1938     58.01%     58.49% # Class of executed instruction
system.switch_cpus05.op_class::IntMult             10      0.30%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus05.op_class::MemRead            798     23.89%     82.67% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite           416     12.45%     95.12% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess          163      4.88%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total             3341                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits                825                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits               445                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits               1270                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits               541                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses           541                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles                2950989                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts              3607                       # Number of instructions committed
system.switch_cpus06.committedOps                3607                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses         3437                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts          302                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts               3437                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads         4585                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes         2669                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs                1273                       # number of memory refs
system.switch_cpus06.num_load_insts               825                       # Number of load instructions
system.switch_cpus06.num_store_insts              448                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     2946863.449326                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles      4125.550674                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.001398                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.998602                       # Percentage of idle cycles
system.switch_cpus06.Branches                     527                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass           16      0.44%      0.44% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu            2099     58.19%     58.64% # Class of executed instruction
system.switch_cpus06.op_class::IntMult             10      0.28%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     58.91% # Class of executed instruction
system.switch_cpus06.op_class::MemRead            854     23.68%     82.59% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite           449     12.45%     95.04% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess          179      4.96%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total             3607                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                760                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits               412                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits               1172                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits               505                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles                2950989                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts              3311                       # Number of instructions committed
system.switch_cpus07.committedOps                3311                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses         3158                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts          267                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts               3158                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads         4226                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes         2459                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                1175                       # number of memory refs
system.switch_cpus07.num_load_insts               760                       # Number of load instructions
system.switch_cpus07.num_store_insts              415                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     2947202.284786                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles      3786.715214                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.001283                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.998717                       # Percentage of idle cycles
system.switch_cpus07.Branches                     474                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass           16      0.48%      0.48% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu            1922     58.05%     58.53% # Class of executed instruction
system.switch_cpus07.op_class::IntMult             10      0.30%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus07.op_class::MemRead            785     23.71%     82.54% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite           415     12.53%     95.08% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess          163      4.92%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total             3311                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                759                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits               432                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits               1191                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits               523                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses           523                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles                2950989                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts              3438                       # Number of instructions committed
system.switch_cpus08.committedOps                3438                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses         3276                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts          245                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts               3276                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads         4399                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes         2573                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                1194                       # number of memory refs
system.switch_cpus08.num_load_insts               759                       # Number of load instructions
system.switch_cpus08.num_store_insts              435                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     2947056.906058                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles      3932.093942                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.001332                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.998668                       # Percentage of idle cycles
system.switch_cpus08.Branches                     463                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass           20      0.58%      0.58% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu            2016     58.64%     59.22% # Class of executed instruction
system.switch_cpus08.op_class::IntMult             10      0.29%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::MemRead            786     22.86%     82.37% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite           435     12.65%     95.03% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess          171      4.97%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total             3438                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                778                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits               437                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits               1215                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits               541                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses           541                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles                2950989                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts              3497                       # Number of instructions committed
system.switch_cpus09.committedOps                3497                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses         3333                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls               146                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts          258                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts               3333                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads         4472                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes         2614                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                1218                       # number of memory refs
system.switch_cpus09.num_load_insts               778                       # Number of load instructions
system.switch_cpus09.num_store_insts              440                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     2946989.367909                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles      3999.632091                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.001355                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.998645                       # Percentage of idle cycles
system.switch_cpus09.Branches                     479                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass           16      0.46%      0.46% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu            2046     58.51%     58.96% # Class of executed instruction
system.switch_cpus09.op_class::IntMult             10      0.29%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus09.op_class::MemRead            806     23.05%     82.30% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite           440     12.58%     94.88% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess          179      5.12%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total             3497                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                747                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits               411                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits               1158                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits               505                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles                2950989                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts              3281                       # Number of instructions committed
system.switch_cpus10.committedOps                3281                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses         3129                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts          253                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts               3129                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads         4196                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes         2444                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                1161                       # number of memory refs
system.switch_cpus10.num_load_insts               747                       # Number of load instructions
system.switch_cpus10.num_store_insts              414                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     2947236.626218                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles      3752.373782                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001272                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998728                       # Percentage of idle cycles
system.switch_cpus10.Branches                     459                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass           16      0.49%      0.49% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu            1906     58.09%     58.58% # Class of executed instruction
system.switch_cpus10.op_class::IntMult             10      0.30%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus10.op_class::MemRead            772     23.53%     82.41% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite           414     12.62%     95.03% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess          163      4.97%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total             3281                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits             356286                       # DTB read hits
system.switch_cpus11.dtb.read_misses              624                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses          89092                       # DTB read accesses
system.switch_cpus11.dtb.write_hits            190893                       # DTB write hits
system.switch_cpus11.dtb.write_misses              77                       # DTB write misses
system.switch_cpus11.dtb.write_acv                 12                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses         53186                       # DTB write accesses
system.switch_cpus11.dtb.data_hits             547179                       # DTB hits
system.switch_cpus11.dtb.data_misses              701                       # DTB misses
system.switch_cpus11.dtb.data_acv                  12                       # DTB access violations
system.switch_cpus11.dtb.data_accesses         142278                       # DTB accesses
system.switch_cpus11.itb.fetch_hits            476433                       # ITB hits
system.switch_cpus11.itb.fetch_misses             457                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses        476890                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles                2161889                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts           2011896                       # Number of instructions committed
system.switch_cpus11.committedOps             2011896                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses      1941593                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses        10504                       # Number of float alu accesses
system.switch_cpus11.num_func_calls             54093                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts       230698                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts            1941593                       # number of integer instructions
system.switch_cpus11.num_fp_insts               10504                       # number of float instructions
system.switch_cpus11.num_int_register_reads      2665685                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes      1502575                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads         6940                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes         6863                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs              549082                       # number of memory refs
system.switch_cpus11.num_load_insts            358006                       # Number of load instructions
system.switch_cpus11.num_store_insts           191076                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     473702.095287                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     1688186.904713                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.780885                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.219115                       # Percentage of idle cycles
system.switch_cpus11.Branches                  302230                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass        30041      1.49%      1.49% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu         1382280     68.68%     70.17% # Class of executed instruction
system.switch_cpus11.op_class::IntMult           4820      0.24%     70.41% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     70.41% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd          3357      0.17%     70.58% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             1      0.00%     70.58% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt          1946      0.10%     70.68% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            1      0.00%     70.68% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv           663      0.03%     70.71% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     70.71% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     70.71% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     70.71% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     70.71% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     70.71% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     70.71% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     70.71% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus11.op_class::MemRead         371601     18.46%     89.17% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite        191366      9.51%     98.68% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess        26533      1.32%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total          2012609                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits              27069                       # DTB read hits
system.switch_cpus12.dtb.read_misses              329                       # DTB read misses
system.switch_cpus12.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses           1826                       # DTB read accesses
system.switch_cpus12.dtb.write_hits             14832                       # DTB write hits
system.switch_cpus12.dtb.write_misses              35                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses           872                       # DTB write accesses
system.switch_cpus12.dtb.data_hits              41901                       # DTB hits
system.switch_cpus12.dtb.data_misses              364                       # DTB misses
system.switch_cpus12.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus12.dtb.data_accesses           2698                       # DTB accesses
system.switch_cpus12.itb.fetch_hits             23784                       # ITB hits
system.switch_cpus12.itb.fetch_misses             125                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses         23909                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles                2951183                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts            150010                       # Number of instructions committed
system.switch_cpus12.committedOps              150010                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses       144324                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus12.num_func_calls              3057                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts        18683                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts             144324                       # number of integer instructions
system.switch_cpus12.num_fp_insts                 297                       # number of float instructions
system.switch_cpus12.num_int_register_reads       191307                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes       109434                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs               43013                       # number of memory refs
system.switch_cpus12.num_load_insts             27958                       # Number of load instructions
system.switch_cpus12.num_store_insts            15055                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     2778873.841365                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     172309.158635                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.058386                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.941614                       # Percentage of idle cycles
system.switch_cpus12.Branches                   22999                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass         2882      1.92%      1.92% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu           96536     64.19%     66.10% # Class of executed instruction
system.switch_cpus12.op_class::IntMult            248      0.16%     66.27% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     66.27% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd            25      0.02%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             3      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     66.29% # Class of executed instruction
system.switch_cpus12.op_class::MemRead          29041     19.31%     85.60% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite         15064     10.02%     95.61% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess         6596      4.39%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total           150395                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits              86550                       # DTB read hits
system.switch_cpus13.dtb.read_misses              372                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses          34081                       # DTB read accesses
system.switch_cpus13.dtb.write_hits             90307                       # DTB write hits
system.switch_cpus13.dtb.write_misses             106                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses         15517                       # DTB write accesses
system.switch_cpus13.dtb.data_hits             176857                       # DTB hits
system.switch_cpus13.dtb.data_misses              478                       # DTB misses
system.switch_cpus13.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus13.dtb.data_accesses          49598                       # DTB accesses
system.switch_cpus13.itb.fetch_hits            162644                       # ITB hits
system.switch_cpus13.itb.fetch_misses             152                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses        162796                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles                3366942                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts            470519                       # Number of instructions committed
system.switch_cpus13.committedOps              470519                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses       453119                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus13.num_func_calls              9103                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts        49374                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts             453119                       # number of integer instructions
system.switch_cpus13.num_fp_insts                3618                       # number of float instructions
system.switch_cpus13.num_int_register_reads       650663                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes       309127                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs              177985                       # number of memory refs
system.switch_cpus13.num_load_insts             87390                       # Number of load instructions
system.switch_cpus13.num_store_insts            90595                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     2751586.298290                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     615355.701710                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.182764                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.817236                       # Percentage of idle cycles
system.switch_cpus13.Branches                   61529                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass         9829      2.09%      2.09% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu          269508     57.22%     59.31% # Class of executed instruction
system.switch_cpus13.op_class::IntMult            641      0.14%     59.44% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     59.44% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd          1172      0.25%     59.69% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     59.69% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     59.69% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv           227      0.05%     59.74% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     59.74% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     59.74% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     59.74% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     59.74% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     59.74% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     59.74% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     59.74% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus13.op_class::MemRead          89718     19.05%     78.79% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite         90674     19.25%     98.04% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess         9233      1.96%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total           471002                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                721                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits               409                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits               1130                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits               505                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses           505                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles                2950989                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts              3221                       # Number of instructions committed
system.switch_cpus14.committedOps                3221                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses         3071                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls               136                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts          225                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts               3071                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads         4136                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes         2414                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                1133                       # number of memory refs
system.switch_cpus14.num_load_insts               721                       # Number of load instructions
system.switch_cpus14.num_store_insts              412                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     2947305.309082                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles      3683.690918                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001248                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998752                       # Percentage of idle cycles
system.switch_cpus14.Branches                     429                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass           16      0.50%      0.50% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu            1874     58.18%     58.68% # Class of executed instruction
system.switch_cpus14.op_class::IntMult             10      0.31%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus14.op_class::MemRead            746     23.16%     82.15% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite           412     12.79%     94.94% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess          163      5.06%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total             3221                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits               1535                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits               686                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits               2221                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits               541                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses           541                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles                2950989                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts              7458                       # Number of instructions committed
system.switch_cpus15.committedOps                7458                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses         7239                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls               282                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts          664                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts               7239                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads        10073                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes         5798                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                2224                       # number of memory refs
system.switch_cpus15.num_load_insts              1535                       # Number of load instructions
system.switch_cpus15.num_store_insts              689                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     2942455.154196                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles      8533.845804                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.002892                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.997108                       # Percentage of idle cycles
system.switch_cpus15.Branches                    1072                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass           19      0.25%      0.25% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu            4979     66.76%     67.02% # Class of executed instruction
system.switch_cpus15.op_class::IntMult             28      0.38%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus15.op_class::MemRead           1563     20.96%     88.35% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite           690      9.25%     97.60% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess          179      2.40%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total             7458                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       111030                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        50498                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        12477                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4688                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2818                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1870                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                552                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             42203                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               440                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              440                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        26786                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        10854                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9753                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             356                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           164                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            520                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14054                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14054                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         15698                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25953                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         2157                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side           13                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side          163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side           86                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side           80                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side          145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side           73                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side           79                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          157                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side          146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side           83                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side        25173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side        71117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         3507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         7048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side        12368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side        37825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side           67                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side          310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                161827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        14016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side        10171                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side          448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side         2200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side         2520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side         6528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side         4568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side         1880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side         1688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         5184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side         4184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side         1496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side         1816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side         5056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side         3928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side         1688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side      1035200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      2635747                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       129920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side       240488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       491712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      1355408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side         1112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side         9152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side         8600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5976822                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           31229                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           143251                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.899694                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.176702                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 123003     85.87%     85.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8794      6.14%     92.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1762      1.23%     93.23% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    665      0.46%     93.70% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    293      0.20%     93.90% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    366      0.26%     94.16% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    203      0.14%     94.30% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    113      0.08%     94.38% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    118      0.08%     94.46% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    173      0.12%     94.58% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   251      0.18%     94.76% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   359      0.25%     95.01% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   701      0.49%     95.50% # Request fanout histogram
system.tol2bus.snoop_fanout::13                  1446      1.01%     96.51% # Request fanout histogram
system.tol2bus.snoop_fanout::14                  1776      1.24%     97.75% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  3124      2.18%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   104      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             143251                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
