# Digital Design
This repo contains my attempt at the lab work of the course "EEE F215 - Digital Design". The code has been written in Verilog and the simulation and RTL synthesises is done on Xilinx ISE.

The experiments performed included: 
1. Half Adders
2. Full Adders
3. BCD Adders
4. Decoders 
5. Multiplexer
6. Majority Circuit
7. Parity Encoder
