<!DOCTYPE us-patent-grant SYSTEM "us-patent-grant-v44-2013-05-16.dtd" [ ]>
<us-patent-grant lang="EN" dtd-version="v4.4 2013-05-16" file="US08624620-20140107.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20131224" date-publ="20140107">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>08624620</doc-number>
<kind>B2</kind>
<date>20140107</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>12952110</doc-number>
<date>20101122</date>
</document-id>
</application-reference>
<us-application-series-code>12</us-application-series-code>
<us-term-of-grant>
<us-term-extension>292</us-term-extension>
</us-term-of-grant>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>G</section>
<class>01</class>
<subclass>R</subclass>
<main-group>31</main-group>
<subgroup>02</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>32476205</main-classification>
<further-classification>32476201</further-classification>
<further-classification>32475601</further-classification>
<further-classification>32475603</further-classification>
<further-classification>32475407</further-classification>
<further-classification>32475418</further-classification>
<further-classification>257E21477</further-classification>
<further-classification>257E21002</further-classification>
<further-classification>257E23001</further-classification>
<further-classification>438613</further-classification>
<further-classification>438 11</further-classification>
</classification-national>
<invention-title id="d2e53">Test system and write wafer</invention-title>
<us-references-cited>
<us-citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>4961053</doc-number>
<kind>A</kind>
<name>Krug</name>
<date>19901000</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>324537</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>6037794</doc-number>
<kind>A</kind>
<name>Yamamoto et al.</name>
<date>20000300</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>32475008</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00003">
<document-id>
<country>US</country>
<doc-number>6127837</doc-number>
<kind>A</kind>
<name>Yamamoto et al.</name>
<date>20001000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00004">
<document-id>
<country>US</country>
<doc-number>6181145</doc-number>
<kind>B1</kind>
<name>Tomita et al.</name>
<date>20010100</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>32475003</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00005">
<document-id>
<country>US</country>
<doc-number>6232790</doc-number>
<kind>B1</kind>
<name>Bryan et al.</name>
<date>20010500</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>32475407</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00006">
<document-id>
<country>US</country>
<doc-number>6337577</doc-number>
<kind>B1</kind>
<name>Doherty et al.</name>
<date>20020100</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>32475408</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00007">
<document-id>
<country>US</country>
<doc-number>6351134</doc-number>
<kind>B2</kind>
<name>Leas et al.</name>
<date>20020200</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>32475005</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00008">
<document-id>
<country>US</country>
<doc-number>6400173</doc-number>
<kind>B1</kind>
<name>Shimizu et al.</name>
<date>20020600</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>32475407</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00009">
<document-id>
<country>US</country>
<doc-number>6762611</doc-number>
<kind>B2</kind>
<name>Hubner et al.</name>
<date>20040700</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>32475603</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00010">
<document-id>
<country>US</country>
<doc-number>6790684</doc-number>
<kind>B2</kind>
<name>Ahn et al.</name>
<date>20040900</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>438 14</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00011">
<document-id>
<country>US</country>
<doc-number>6815231</doc-number>
<kind>B2</kind>
<name>Miura et al.</name>
<date>20041100</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>438 14</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00012">
<document-id>
<country>US</country>
<doc-number>6871307</doc-number>
<kind>B2</kind>
<name>Nachumovsky</name>
<date>20050300</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>714718</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00013">
<document-id>
<country>US</country>
<doc-number>7208759</doc-number>
<kind>B2</kind>
<name>Momohara</name>
<date>20070400</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>257 48</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00014">
<document-id>
<country>US</country>
<doc-number>7403029</doc-number>
<kind>B2</kind>
<name>Chong et al.</name>
<date>20080700</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>32475505</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00015">
<document-id>
<country>US</country>
<doc-number>2001/0047496</doc-number>
<kind>A1</kind>
<name>Hidaka et al.</name>
<date>20011100</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>714  5</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00016">
<document-id>
<country>US</country>
<doc-number>2005/0225336</doc-number>
<kind>A1</kind>
<name>Kojima</name>
<date>20051000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00017">
<document-id>
<country>US</country>
<doc-number>2006/0221735</doc-number>
<kind>A1</kind>
<name>Matsumoto</name>
<date>20061000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00018">
<document-id>
<country>US</country>
<doc-number>2008/0010824</doc-number>
<kind>A1</kind>
<name>Kojima</name>
<date>20080100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00019">
<document-id>
<country>US</country>
<doc-number>2008/0048689</doc-number>
<kind>A1</kind>
<name>Lee</name>
<date>20080200</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>324754</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00020">
<document-id>
<country>US</country>
<doc-number>2008/0303173</doc-number>
<kind>A1</kind>
<name>Hamada et al.</name>
<date>20081200</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>257777</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00021">
<document-id>
<country>JP</country>
<doc-number>1987-098234</doc-number>
<kind>U</kind>
<date>19870600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00022">
<document-id>
<country>JP</country>
<doc-number>11-277252</doc-number>
<kind>A</kind>
<date>19991000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00023">
<document-id>
<country>JP</country>
<doc-number>2002-222839</doc-number>
<kind>A</kind>
<date>20020800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00024">
<document-id>
<country>JP</country>
<doc-number>2006287035</doc-number>
<kind>A</kind>
<date>20061000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00025">
<document-id>
<country>TW</country>
<doc-number>515895</doc-number>
<date>20030100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00026">
<document-id>
<country>TW</country>
<doc-number>530360</doc-number>
<date>20030500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00027">
<document-id>
<country>TW</country>
<doc-number>1297167</doc-number>
<date>20080500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00028">
<document-id>
<country>WO</country>
<doc-number>03/062837</doc-number>
<kind>A1</kind>
<date>20030700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00029">
<othercit>International Search Report (ISR) issued in PCT/JP2008/059844 (parent application) mailed in Aug. 2008 for Examiner consideration, citing U.S. Patent Nos. 1-2 and Foreign Patent document Nos. 3-4 listed above.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00030">
<othercit>Written Opinion (PCT/ISA/237) issued in PCT/JP2008/059844 (parent application) mailed in Aug. 2008.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00031">
<othercit>TW Office Action and Computer Translation Dated Dec. 20, 2012; Application No. 098114216.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00032">
<othercit>TW Office Action/ Search Report and Partial English Translation Dated Oct. 15, 2012; Application No. 098114216.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00033">
<othercit>JP Office Action and Machine Translation Dated Apr. 2, 2013; Application No. 2010-514287.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
</us-references-cited>
<number-of-claims>10</number-of-claims>
<us-exemplary-claim>1</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>32476201-76206</main-classification>
<additional-info>unstructured</additional-info>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>32476205</main-classification>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>8</number-of-drawing-sheets>
<number-of-figures>8</number-of-figures>
</figures>
<us-related-documents>
<continuation>
<relation>
<parent-doc>
<document-id>
<country>US</country>
<doc-number>PCT/JP2008/059844</doc-number>
<date>20080528</date>
</document-id>
<parent-status>PENDING</parent-status>
</parent-doc>
<child-doc>
<document-id>
<country>US</country>
<doc-number>12952110</doc-number>
</document-id>
</child-doc>
</relation>
</continuation>
<related-publication>
<document-id>
<country>US</country>
<doc-number>20110115519</doc-number>
<kind>A1</kind>
<date>20110519</date>
</document-id>
</related-publication>
</us-related-documents>
<us-parties>
<us-applicants>
<us-applicant sequence="001" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Tokunaga</last-name>
<first-name>Yasuo</first-name>
<address>
<city>Gunma</city>
<country>JP</country>
</address>
</addressbook>
<residence>
<country>JP</country>
</residence>
</us-applicant>
<us-applicant sequence="002" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Komoto</last-name>
<first-name>Yoshio</first-name>
<address>
<city>Gunma</city>
<country>JP</country>
</address>
</addressbook>
<residence>
<country>JP</country>
</residence>
</us-applicant>
</us-applicants>
<inventors>
<inventor sequence="001" designation="us-only">
<addressbook>
<last-name>Tokunaga</last-name>
<first-name>Yasuo</first-name>
<address>
<city>Gunma</city>
<country>JP</country>
</address>
</addressbook>
</inventor>
<inventor sequence="002" designation="us-only">
<addressbook>
<last-name>Komoto</last-name>
<first-name>Yoshio</first-name>
<address>
<city>Gunma</city>
<country>JP</country>
</address>
</addressbook>
</inventor>
</inventors>
</us-parties>
<assignees>
<assignee>
<addressbook>
<orgname>Advantest Corporation</orgname>
<role>03</role>
<address>
<city>Tokyo</city>
<country>JP</country>
</address>
</addressbook>
</assignee>
</assignees>
<examiners>
<primary-examiner>
<last-name>Vazquez</last-name>
<first-name>Arleen M</first-name>
<department>2858</department>
</primary-examiner>
<assistant-examiner>
<last-name>Le</last-name>
<first-name>Thang</first-name>
</assistant-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">A test system for testing a plurality of semiconductor chips formed on a semiconductor wafer includes: a test wafer on which a plurality of test circuits corresponding to the plurality of semiconductor chips are formed, each test circuit testing a corresponding one of the plurality of semiconductor chips based on test data provided to the test circuit; where each of the plurality of test circuits includes a nonvolatile and rewritable pattern memory for storing the test data such as pattern data and sequence data, and the test system writes the same test data to all the plurality of test circuits in parallel.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="133.69mm" wi="142.32mm" file="US08624620-20140107-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="146.47mm" wi="141.73mm" file="US08624620-20140107-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00002" num="00002">
<img id="EMI-D00002" he="181.02mm" wi="138.94mm" file="US08624620-20140107-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00003" num="00003">
<img id="EMI-D00003" he="203.03mm" wi="144.53mm" orientation="landscape" file="US08624620-20140107-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00004" num="00004">
<img id="EMI-D00004" he="186.01mm" wi="148.00mm" file="US08624620-20140107-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00005" num="00005">
<img id="EMI-D00005" he="167.22mm" wi="136.40mm" file="US08624620-20140107-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00006" num="00006">
<img id="EMI-D00006" he="212.09mm" wi="155.87mm" orientation="landscape" file="US08624620-20140107-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00007" num="00007">
<img id="EMI-D00007" he="169.08mm" wi="145.54mm" orientation="landscape" file="US08624620-20140107-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00008" num="00008">
<img id="EMI-D00008" he="228.18mm" wi="147.07mm" orientation="landscape" file="US08624620-20140107-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0001" level="1">BACKGROUND</heading>
<p id="p-0002" num="0001">1. Technical Field</p>
<p id="p-0003" num="0002">The present invention relates to a test system and a write wafer. In particular, the present invention relates to a test system for testing a plurality of semiconductor chips formed on a semiconductor wafer, and to a write wafer for writing the same data to all of a plurality of circuits formed on such a semiconductor wafer.</p>
<p id="p-0004" num="0003">2. Related Art</p>
<p id="p-0005" num="0004">An apparatus is already known to conduct a test to a semiconductor wafer in which a plurality of semiconductor chips are formed to test pass/fail of each semiconductor chip (see Japanese Patent Application Publication No. 2002-222839 for example). Such an apparatus can have a probe card that can be collectively electrically connected to a plurality of semiconductor chips.</p>
<p id="p-0006" num="0005">Generally, a probe cared is formed using a printed circuit board or the like (see WO 2003/062837 for example). A plurality of probe pins formed on the printed circuit board can be collectively electrically connected to the plurality of semiconductor chips.</p>
<p id="p-0007" num="0006">One method of testing a semiconductor chip uses a BOST circuit. The BOST circuit can be mounted on a probe card. When a test is conducted to a semiconductor wafer, however, a multitude of BOST circuits are required, which are difficult to be implemented on the printed circuit board of the probe card.</p>
<p id="p-0008" num="0007">Another method of testing a semiconductor chip uses a BIST circuit provided in a semiconductor chip. However, this method involves formation of circuits, in the semiconductor chip, not used in the actual operation, thereby reducing the region for forming the actually operating circuits in the semiconductor chip.</p>
<p id="p-0009" num="0008">In addition, the test apparatus of a semiconductor chip can be extremely large because of including a control main frame, a test head storing a plurality of test modules, a probe card to be in contact with the semiconductor chip, and so on. Therefore, it has been desired to reduce the size of a test apparatus.</p>
<p id="p-0010" num="0009">Therefore, it is an object of an aspect of the innovations herein to provide a test system and a write wafer, which are capable of overcoming the above drawbacks accompanying the related art. The above and other objects can be achieved by combinations described in the claims.</p>
<heading id="h-0002" level="1">SUMMARY</heading>
<p id="p-0011" num="0010">Therefore, it is an object of an aspect of the innovations herein to provide a test system for testing a plurality of semiconductor chips formed on a semiconductor wafer, including: a test wafer on which a plurality of test circuits corresponding to the plurality of semiconductor chips are formed, each test circuit testing a corresponding one of the plurality of semiconductor chips based on test data provided to the test circuit; where each of the plurality of test circuits includes a nonvolatile and rewritable pattern memory for storing the test data.</p>
<p id="p-0012" num="0011">A second aspect of the innovations may include a write wafer for writing the same data to all of a plurality of circuits formed on a semiconductor wafer, including: a plurality of write circuits corresponding to the plurality of circuits, each write circuit writing the data to a corresponding one of the plurality of circuits; and a common storage section provided in common to the plurality of write circuits, storing the data, and supplying the data to each of the plurality of write circuits.</p>
<p id="p-0013" num="0012">The summary clause does not necessarily describe all necessary features of the embodiments of the present invention. The present invention may also be a sub-combination of the features described above. The above and other features and advantages of the present invention will become more apparent from the following description of the embodiments taken in conjunction with the accompanying drawings.</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0003" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading>
<p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. 1</figref> shows an overview of a test system <b>400</b> according to an embodiment.</p>
<p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. 2</figref> explains an overview of a test performed by the test system <b>400</b>.</p>
<p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. 3</figref> shows an exemplary configuration of a test circuit <b>110</b>.</p>
<p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. 4</figref> shows an example of a write wafer <b>500</b> to write test data to each test circuit <b>110</b> of a test wafer <b>100</b>.</p>
<p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. 5</figref> is a block diagram showing an exemplary functional configuration of the write wafer <b>500</b>.</p>
<p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. 6</figref> shows an exemplary internal structure of a chamber <b>20</b>.</p>
<p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. 7</figref> shows an overview of a test system <b>400</b> according to another embodiment.</p>
<p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. 8</figref> shows an exemplary configuration of a wafer unit <b>200</b>.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0004" level="1">DESCRIPTION OF EXEMPLARY EMBODIMENTS</heading>
<p id="p-0022" num="0021">Hereinafter, (some) embodiment(s) of the present invention will be described. The embodiment(s) do(es) not limit the invention according to the claims, and all the combinations of the features described in the embodiment(s) are not necessarily essential to means provided by aspects of the invention.</p>
<p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. 1</figref> shows an overview of a test system <b>400</b> according to an embodiment. The test system <b>400</b> tests a plurality of semiconductor chips formed on a semiconductor wafer <b>300</b>. The test system <b>400</b> may test a plurality of semiconductor wafers <b>300</b> in parallel. The test system <b>400</b> includes a control apparatus <b>10</b>, a plurality of chambers <b>20</b>, a conveyance section <b>40</b>, and a wafer cassette <b>60</b>.</p>
<p id="p-0024" num="0023">The control apparatus <b>10</b> controls the test system <b>400</b>. For example, the control apparatus <b>10</b> may control the chambers <b>20</b>, the conveyance section <b>40</b>, and the wafer cassette <b>60</b>. The chambers <b>20</b> sequentially receive the semiconductor wafers <b>300</b> to be tested, to conduct tests on the semiconductor wafers <b>300</b> within the chambers <b>20</b>. Each chamber <b>20</b> may test a semiconductor wafer <b>300</b> independently from the other chambers. In other words, each chamber <b>20</b> may test a semiconductor wafer <b>300</b> without synchronizing with the other chambers <b>20</b>.</p>
<p id="p-0025" num="0024">The wafer cassette <b>60</b> stores therein a plurality of semiconductor wafers <b>300</b>. The conveyance section <b>40</b> sequentially conveys the plurality of semiconductor wafers <b>300</b> to the chambers <b>20</b>. For example, the conveyance section <b>40</b> conveys each semiconductor wafer <b>300</b> stored in the wafer cassette <b>60</b> to any one of unoccupied chambers <b>20</b>. The conveyance section <b>40</b> may output a semiconductor wafer <b>300</b> after being tested, from the chamber <b>20</b> to the wafer cassette <b>60</b>.</p>
<p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. 2</figref> explains an overview of a test performed by the test system <b>400</b>. The test system <b>400</b> uses a test wafer <b>100</b> to test each semiconductor chip <b>310</b> of a semiconductor wafer <b>300</b>. Each chamber <b>20</b> of <figref idref="DRAWINGS">FIG. 1</figref> is supplied with a test wafer <b>100</b> in advance.</p>
<p id="p-0027" num="0026">The substrate <b>111</b> of the test wafer <b>100</b> may be formed by the same semiconductor material as the substrate of the semiconductor wafer <b>300</b> to be tested. The substrate <b>111</b> of the semiconductor wafer <b>300</b> may be a semiconductor substrate having a disk shape. More specifically, the semiconductor wafer <b>300</b> may be made of silicon, compound semiconductor, or may be other semiconductor substrates.</p>
<p id="p-0028" num="0027">In addition, the test wafer <b>100</b> may have a shape corresponding to the semiconductor wafer <b>300</b>. In the present document, &#x201c;a corresponding shape&#x201d; or similar expressions indicates that the relevant members have the same shape as each other, or that the relevant members are shaped such that one corresponds to a part of the other. For example, the test wafer <b>100</b> may have the same shape as the semiconductor wafer <b>300</b>. More specifically, the test wafer <b>100</b> may be a wafer having a disk shape having substantially the same diameter as the semiconductor wafer <b>300</b>. The test wafer <b>100</b> may have a shape that, when overlapped to the semiconductor wafer <b>300</b>, covers a part of the semiconductor wafer <b>300</b>. When the semiconductor wafer <b>300</b> has a disk shape, the test wafer <b>100</b> may have the shape of a part of the disk (e.g., semicircular shape).</p>
<p id="p-0029" num="0028">By being overlapped on the semiconductor wafer <b>300</b>, the test wafer <b>100</b> is collectively electrically connected to the examination pads of the plurality of semiconductor chips <b>310</b>. The surface of the test wafer <b>100</b> which faces the semiconductor wafer <b>300</b> may be provided with a plurality of pads <b>112</b> that correspond to the pads of the semiconductor chips <b>310</b>.</p>
<p id="p-0030" num="0029">Note that the expression &#x201c;electrically connection&#x201d; and its derivatives in the present document may indicate to cause an electric signal conveyable between two circuits. For example, the expression may be used to contact the respective pads of the two circuits to electrically connect the two circuits, or to use signal transmission such as capacitance coupling or inductive coupling to enable non-contact electrical connection between the two circuits. In addition, a part of the signal transmission paths between the two circuits may be optical transmission paths.</p>
<p id="p-0031" num="0030">The test wafer <b>100</b> includes a plurality of test circuits <b>110</b> corresponding to the plurality of semiconductor chips <b>310</b>. For example, the test wafer <b>100</b> may include the plurality of test circuits <b>110</b> in one to one correspondence with the plurality of semiconductor chips <b>310</b>. Each test circuit <b>110</b> may test a corresponding semiconductor chip <b>310</b> based on test data supplied in advance. For example, each test circuit <b>110</b> may generate a test signal to be supplied to a corresponding semiconductor chip <b>310</b>, and determine pass/fail of a corresponding semiconductor chip <b>310</b> based on the response signal outputted from the semiconductor chip <b>310</b>.</p>
<p id="p-0032" num="0031">The control apparatus <b>10</b> may supply test data, a power-supply power, and a control signal to each test circuit <b>110</b>. The control apparatus <b>10</b> may write the same test data to the plurality of test circuits <b>110</b> in parallel. The test wafer <b>100</b> tests the plurality of semiconductor chips <b>310</b> in parallel, by being collectively electrically connected to the plurality of semiconductor chips <b>310</b> of the semiconductor wafer <b>300</b> to be tested.</p>
<p id="p-0033" num="0032"><figref idref="DRAWINGS">FIG. 3</figref> shows an exemplary configuration of a test circuit <b>110</b>. The test circuit <b>110</b> includes a pattern generating section <b>122</b>, a waveform shaping section <b>130</b>, a driver <b>132</b>, a comparator <b>134</b>, a timing generating section <b>136</b>, a logic comparing section <b>138</b>, a characteristic measuring section <b>140</b>, and a power supply section <b>142</b>. Note that the test circuit <b>110</b> may have the configuration as shown in <figref idref="DRAWINGS">FIG. 3</figref> for each input/output pin of the semiconductor chip <b>310</b> connected thereto.</p>
<p id="p-0034" num="0033">The pattern generating section <b>122</b> generates a logic pattern of a test signal. The pattern generating section <b>122</b> in the present example stores test data supplied from the control apparatus <b>10</b> in advance. The test data may include pattern data and sequence data for example. The pattern data may have a predetermined logic pattern. The sequence data may determine an order to output the pattern data. The expected value data may be an expected value pattern of the logic pattern of the response signal of the semiconductor chip <b>310</b>.</p>
<p id="p-0035" num="0034">The pattern generating section <b>122</b> in the present example includes a pattern memory <b>124</b>, an expected value memory <b>126</b>, and a fail memory <b>128</b>. The pattern memory <b>124</b> stores test data supplied from the control apparatus <b>10</b>. The pattern memory <b>124</b> may be a nonvolatile and rewritable memory. For example, the pattern memory <b>124</b> may be a semiconductor memory formed in the test wafer <b>100</b>. The test wafer <b>100</b> can conduct a plurality of kinds of tests by rewriting the test data stored in the pattern memory <b>124</b>.</p>
<p id="p-0036" num="0035">For example, the pattern generating section <b>122</b> may output a logic pattern based on the pattern data and the sequence data pre-stored in the pattern memory <b>124</b>. The pattern memory <b>124</b> may store test data supplied from the control apparatus <b>10</b> prior to starting of a test. The pattern generating section <b>122</b> may also generate the logic pattern based on an algorithm supplied from the control apparatus <b>10</b> as the test data in advance.</p>
<p id="p-0037" num="0036">The waveform shaping section <b>130</b> shapes the waveform of a test signal based on the logic pattern supplied from the pattern generating section <b>122</b>. For example, the waveform shaping section <b>130</b> may shape the waveform of a test signal by outputting the voltage corresponding to each logic value of the logic pattern for each predetermined bit period.</p>
<p id="p-0038" num="0037">The driver <b>132</b> outputs a test signal corresponding to the waveform supplied from the waveform shaping section <b>130</b>. The driver <b>132</b> may output a test signal corresponding to the timing signal supplied from the timing generating section <b>136</b>. The driver <b>132</b> may output a test signal having the same period as that of the timing signal. The test signal outputted from the driver <b>132</b> is supplied to the corresponding semiconductor chip <b>310</b> via a switch section or the like.</p>
<p id="p-0039" num="0038">The comparator <b>134</b> measures a response signal outputted from a semiconductor chip <b>310</b>. For example, the comparator <b>134</b> may measure the logic pattern of a response signal by sequentially detecting the logic values of the response signal according to the strobe signals supplied from the timing generating section <b>136</b>.</p>
<p id="p-0040" num="0039">The logic comparing section <b>138</b> functions as a judging section that judges the pass/fail of the corresponding semiconductor chip <b>310</b> based on the logic pattern of the response signal measured by the comparator <b>134</b>. The logic comparing section <b>138</b> may judge the pass/fail of a semiconductor chip <b>310</b> by examining whether the expected value pattern supplied from the pattern generating section <b>122</b> matches the logic pattern detected by the comparator <b>134</b>. The pattern generating section <b>122</b> may supply, to the logic comparing section <b>138</b>, the expected value pattern pre-stored in the expected value memory <b>126</b>. The expected value memory <b>126</b> may store a logic pattern supplied from the control apparatus <b>10</b> prior to starting of a test. The pattern generating section <b>122</b> may also generate the expected value pattern based on an algorithm supplied in advance.</p>
<p id="p-0041" num="0040">The fail memory <b>128</b> stores a comparison result of the logic comparing section <b>138</b>. When testing a memory region of a semiconductor chip <b>310</b>, the fail memory <b>128</b> may store the pass/fail judgment result of the logic comparing section <b>138</b>, for each address of the semiconductor chip <b>310</b>. The control apparatus <b>10</b> may read the pass/fail judgment result stored in the fail memory <b>128</b>.</p>
<p id="p-0042" num="0041">The characteristic measuring section <b>140</b> measures the waveform of the voltage or the current outputted from the driver <b>132</b>. The characteristic measuring section <b>140</b> may judge the pass/fail of a semiconductor chip <b>310</b> by examining whether the waveform of the current or the voltage supplied form the driver <b>132</b> to the semiconductor chip <b>310</b> satisfies a predetermined specification.</p>
<p id="p-0043" num="0042">The power supply section <b>142</b> supplies the power-supply power for driving a semiconductor chip <b>310</b>. The power supply section <b>142</b> may supply, to the semiconductor chip <b>310</b>, the power-supply power corresponding to the power supplied from the control apparatus <b>10</b> during a test. The power supply section <b>142</b> may supply a driving power to each constituting element of a test circuit <b>110</b>.</p>
<p id="p-0044" num="0043">The explained configuration of the test circuits <b>110</b> helps realize a test system <b>400</b> having a control apparatus <b>10</b> of a reduced size. An exemplary control apparatus <b>10</b> is a general personal computer. In addition, rewriting the test data stored in the pattern memory <b>124</b> enables to conduct various tests by using a single test wafer <b>100</b>.</p>
<p id="p-0045" num="0044"><figref idref="DRAWINGS">FIG. 4</figref> shows an example of a write wafer <b>500</b> to write test data to each test circuit <b>110</b> of a test wafer <b>100</b>. The write wafer <b>500</b> writes the test data, which has been supplied from the control apparatus <b>10</b>, to the plurality of test circuits <b>110</b> in parallel.</p>
<p id="p-0046" num="0045">The write wafer <b>500</b> in the present example includes a plurality of write circuits <b>510</b> and a substrate <b>511</b>. The substrate <b>511</b> may be formed by the semiconductor material as the substrate <b>111</b> of the test wafer <b>100</b>. The substrate <b>511</b> may also have substantially the same diameter as the substrate <b>111</b>. The plurality of write circuits <b>510</b> may be formed on the substrate <b>511</b> by a semiconductor process such as exposure.</p>
<p id="p-0047" num="0046">The plurality of write circuits <b>510</b> are provided in correspondence to the plurality of test circuits <b>110</b>. For example, the plurality of write circuits <b>510</b> may be provided in one to one correspondence with the plurality of test circuits <b>110</b>. Each write circuit <b>510</b> is formed on the substrate <b>511</b> so that each write circuit <b>510</b> faces a corresponding test circuit <b>110</b> when the write wafer <b>500</b> is overlapped on the test wafer <b>100</b>.</p>
<p id="p-0048" num="0047">Accordingly, each write circuit <b>510</b> is electrically connected to the test circuit <b>110</b> when the write wafer <b>500</b> is overlapped on the test wafer <b>100</b>. Then, each write circuit <b>510</b> writes test data to the corresponding test circuit <b>110</b>. Each write circuit <b>510</b> may be provided with a pad <b>512</b> to be electrically connected to the pad of the corresponding test circuit <b>110</b>. By using the write wafer <b>500</b>, test data can be collectively written on the test circuits <b>110</b> of the test wafer <b>100</b>.</p>
<p id="p-0049" num="0048"><figref idref="DRAWINGS">FIG. 5</figref> is a block diagram showing an exemplary functional configuration of the write wafer <b>500</b>. The write wafer <b>500</b> in the present example includes a common storage section <b>520</b>, a distribution circuit <b>530</b>, and a plurality of write circuits <b>510</b>. As shown in <figref idref="DRAWINGS">FIG. 4</figref>, the plurality of write circuits <b>510</b> may be formed on a surface facing the test wafer <b>100</b>. The common storage section <b>520</b> and the distribution circuit <b>530</b> may be formed on the surface facing the test wafer <b>100</b>, or formed on the rear surface of the surface facing the test wafer <b>100</b>.</p>
<p id="p-0050" num="0049">The common storage section <b>520</b> is provided in common to the plurality of write circuits <b>510</b>, and stores test data. For example, the common storage section <b>520</b> may store test data supplied from the control apparatus <b>10</b>. In this case, the common storage section <b>520</b> may be a nonvolatile and rewritable memory.</p>
<p id="p-0051" num="0050">The common storage section <b>520</b> may also be a ROM to which predetermined test data is written. In this case, the test data may be written to the test wafer <b>100</b>, by using a write wafer <b>500</b> corresponding to the test data.</p>
<p id="p-0052" num="0051">The distribution circuit <b>530</b> distributes the supplied test data to each write circuit <b>510</b>. The distribution circuit <b>530</b> in the present example is provided with test data from the common storage section <b>520</b>. When the write wafer <b>500</b> does not include the common storage section <b>520</b>, the test data supplied from the control apparatus <b>10</b> may be provided by the distribution circuit <b>530</b> to each write circuit <b>510</b>.</p>
<p id="p-0053" num="0052">Each write circuit <b>510</b> writes the supplied test data to a corresponding test circuit <b>110</b>. Each write circuit <b>510</b> generates a control signal that causes the pattern memory <b>124</b> of the test circuit <b>110</b> to be able to write data, and supplies the generated control signal to the test circuit <b>110</b>. According to the stated configuration, the test data can be collectively written to the plurality of test circuits <b>110</b>.</p>
<p id="p-0054" num="0053">In addition, the write circuits <b>510</b> may be respectively provided with different test data from each other. For example, the distribution circuit <b>530</b> may select one or more write circuits <b>510</b> for the same test data, to provide the same test data to the selected write circuit(s) <b>510</b>.</p>
<p id="p-0055" num="0054"><figref idref="DRAWINGS">FIG. 6</figref> shows an exemplary internal structure of a chamber <b>20</b>. The semiconductor wafers <b>300</b> to be tested are sequentially conveyed into the chamber <b>20</b>, which is then electrically connected to the test wafer <b>100</b> fixedly installed in the chamber <b>20</b>. The test wafer <b>100</b>, the wire substrate <b>404</b>, the motherboard <b>402</b>, the wafer tray <b>408</b>, the wafer stage <b>410</b>, the guide <b>420</b>, and the stage support <b>418</b> are provided inside the chamber <b>20</b>.</p>
<p id="p-0056" num="0055">The test wafer <b>100</b> is fixed inside the chamber <b>20</b>. In the present example, the test wafer <b>100</b> is fixed to the wire substrate <b>404</b> in the chamber <b>20</b>. The wire substrate <b>404</b> may be a printed circuit board provided with wiring. The wire substrate <b>404</b> may be fixed to the motherboard <b>402</b> in the chamber <b>20</b>. The motherboard <b>402</b> conveys a signal between the control apparatus <b>10</b> and the test wafer <b>100</b> via the wire substrate <b>404</b>. The test wafer <b>100</b> is collectively electrically connected to the pads of the plurality of semiconductor chips <b>310</b> formed on the semiconductor wafer <b>300</b>.</p>
<p id="p-0057" num="0056">The wafer stage <b>410</b>, mounting thereon the semiconductor wafer <b>300</b>, moves into the chamber <b>20</b>. In the present example, the semiconductor wafer <b>300</b> is attached to the wafer tray <b>408</b> by suction force or the like, and the wafer stage <b>410</b> mounts thereon the wafer tray <b>408</b>. The wafer stage <b>410</b> is connected to the guide <b>420</b> via the stage support <b>418</b>, and moves along the guide <b>420</b>.</p>
<p id="p-0058" num="0057">For example, the guide <b>420</b> moves the wafer stage <b>410</b> between a position A at which the semiconductor wafer <b>300</b> is received from the conveyance section <b>40</b>, and a predetermined position B facing the test wafer <b>100</b>, via a predetermined route. The guide <b>420</b> may be a rail provided along the predetermined route.</p>
<p id="p-0059" num="0058">The wafer stage <b>410</b>, after moving to the predetermined position B facing the test wafer <b>100</b>, moves the semiconductor wafer <b>300</b> in the vertical direction to electrically connect it to the test wafer <b>100</b>. The wafer stage <b>410</b> includes a horizontal stage <b>412</b> and a vertical stage <b>416</b>.</p>
<p id="p-0060" num="0059">The horizontal stage <b>412</b> mounts thereon the wafer tray <b>408</b>, and adjusts the position of the semiconductor wafer <b>300</b> in the plane horizontal to the surface of the semiconductor wafer <b>300</b>. The vertical stage <b>416</b> mounts thereon the horizontal stage <b>412</b>, and controls the vertical position of the horizontal stage <b>412</b>. For example, the vertical stage <b>416</b> may electrically connect the semiconductor wafer <b>300</b> and the test wafer <b>100</b>, by causing the horizontal stage <b>412</b> mounting thereon the semiconductor wafer <b>300</b> to approach the test wafer <b>100</b> at the position facing the test wafer <b>100</b>. A stage support <b>418</b> may be fixed to the vertical stage <b>416</b>.</p>
<p id="p-0061" num="0060">According to the stated configuration, the semiconductor wafer <b>300</b> conveyed into the chamber <b>20</b> is electrically connected to the test wafer <b>100</b>, to conduct a test on the semiconductor wafer <b>300</b>. When writing test data to each test circuit <b>110</b> of the test wafer <b>100</b>, the conveyance section <b>40</b> of <figref idref="DRAWINGS">FIG. 1</figref> may convey the write wafer <b>500</b> into the chamber <b>20</b>.</p>
<p id="p-0062" num="0061">In addition, inside the chamber <b>20</b>, the write wafer <b>500</b> writes test data to each test circuit <b>110</b> of the test wafer <b>100</b>. For example, the write wafer <b>500</b> may write the test data to each test circuit <b>110</b> by supplying the test circuit <b>110</b> with an electric signal corresponding to the test data. The write wafer <b>500</b> may be electrically connected to the test wafer <b>100</b> in the chamber <b>20</b>, in the same method as adopted by the semiconductor wafer <b>300</b>. In another example, the write wafer <b>500</b> may write test data to a pattern memory <b>124</b> such as UV-EPROM provided in the test circuit <b>110</b>, by using an ultraviolet light irradiation apparatus for example.</p>
<p id="p-0063" num="0062">In this case, the control apparatus <b>10</b> may supply, to each test circuit <b>110</b> of the test wafer <b>100</b>, a control signal for reading the test data from the write circuit <b>510</b>. The control apparatus <b>10</b> may be electrically connected to the test wafer <b>100</b> via the wire substrate <b>404</b> and the motherboard <b>402</b> from outside the chamber <b>20</b>. The control apparatus <b>10</b> may supply, via the test wafer <b>100</b>, a power-supply power of the write wafer <b>500</b>. Under such a control, the test data can be collectively written to each test circuit <b>110</b> of the test wafer <b>100</b>.</p>
<p id="p-0064" num="0063">In addition, the control apparatus <b>10</b> may write the test data to each test circuit <b>110</b> of the test wafer <b>100</b>, without using the write wafer <b>500</b>. For example, the control apparatus <b>10</b> may write the test data to each test circuit <b>110</b> of the test wafer <b>100</b> via the wire substrate <b>404</b> and the motherboard <b>402</b>. Also under such a control, the test data can be collectively written to each test circuit <b>110</b> of the test wafer <b>100</b>.</p>
<p id="p-0065" num="0064">For example, the control apparatus <b>10</b> may write the test data to each test circuit <b>110</b> by supplying the test circuit <b>110</b> with an electric signal corresponding to the test data. In another example, the control apparatus <b>10</b> may write test data to a pattern memory <b>124</b> such as UV-EPROM provided in the test circuit <b>110</b>, by controlling an ultraviolet light irradiation apparatus provided on the wire substrate <b>404</b> for example.</p>
<p id="p-0066" num="0065"><figref idref="DRAWINGS">FIG. 7</figref> shows an overview of a test system <b>400</b> according to another embodiment. The test system <b>400</b> of the present example electrically connects the test wafer <b>100</b> to the semiconductor wafer <b>300</b> outside the chamber <b>20</b>, and conveys the test wafer <b>100</b> and the semiconductor wafer <b>300</b> into the chamber <b>20</b>. The test system <b>400</b> of the present example further includes a wafer fixing section <b>70</b> in addition to the configuration of the test system <b>400</b> explained with reference to <figref idref="DRAWINGS">FIG. 1</figref>.</p>
<p id="p-0067" num="0066">The wafer fixing section <b>70</b> integrally fixes the test wafer <b>100</b> to which the test data has been written, to the semiconductor wafer <b>300</b>, in the state in which both of the wafers are in electrical connection, thereby forming an integral wafer unit <b>200</b>. For example, the wafer fixing section <b>70</b> may create a hermetically sealed space between the test wafer <b>100</b> and the semiconductor wafer <b>300</b>, to maintain the hermetically sealed space in the decompressed state, to form the wafer unit <b>200</b> in which the test wafer <b>100</b> and the semiconductor wafer <b>300</b> are electrically connected to each other.</p>
<p id="p-0068" num="0067">The test data may be supplied to each test circuit <b>110</b> of the test wafer <b>100</b> in advance. For example, inside the wafer fixing section <b>70</b>, the test data supplied from the control apparatus <b>10</b> may be written to each test circuit <b>110</b> of the test wafer <b>100</b>. For example, the control apparatus <b>10</b> may supply test data to each test circuit <b>110</b> using the write wafer <b>500</b> inside the wafer fixing section <b>70</b>. In this case, prior to being integrally fixed to the semiconductor wafer <b>300</b>, the test wafer <b>100</b> may receive the test data from the write wafer <b>500</b>. Alternatively, the control apparatus <b>10</b> may write the test data to the test wafer <b>100</b> in a different method.</p>
<p id="p-0069" num="0068">The conveyance section <b>40</b> conveys the wafer unit <b>200</b> formed in the wafer fixing section <b>70</b>, to inside each chamber <b>20</b>. Inside the chamber <b>20</b>, the semiconductor wafer <b>300</b> is tested using the test wafer <b>100</b>. For example, the semiconductor wafer <b>300</b> may be tested by connecting the test wafer <b>100</b> to the control apparatus <b>10</b> via the wire substrate <b>404</b> explained with reference to <figref idref="DRAWINGS">FIG. 6</figref>.</p>
<p id="p-0070" num="0069">The conveyance section <b>40</b> may output the wafer unit <b>200</b> having finished the test in the chamber <b>20</b>, from the chamber <b>20</b> to the wafer fixing section <b>70</b>. The wafer fixing section <b>70</b> separates the test wafer <b>100</b> from the semiconductor wafer <b>300</b> in the wafer unit <b>200</b> inputted from the conveyance section <b>40</b>, and forms a new wafer unit <b>200</b> by the next semiconductor wafer <b>300</b> to be tested and the test wafer <b>100</b>.</p>
<p id="p-0071" num="0070">During this process, the control apparatus <b>10</b> may write, to the test wafer <b>100</b>, the test data corresponding to the next test to be conducted. According to the stated configuration, various tests can be conducted using a single test wafer <b>100</b>.</p>
<p id="p-0072" num="0071">In addition, the test system <b>400</b> may be provided with more test wafers <b>100</b> in number than the chambers <b>20</b>. In this case, at least one test wafer <b>100</b> should be in wait state outside the chambers <b>20</b>. To this test wafer <b>100</b> in wait state, the control apparatus <b>10</b> may write, in advance, the test data corresponding to the next semiconductor wafer <b>300</b> to be tested. In addition, the wafer fixing section <b>70</b> may form, in advance, a wafer unit <b>200</b> by the test wafer <b>100</b> to which the test data has been written and the next semiconductor wafer <b>300</b> to be tested. This configuration allows efficient testing of the semiconductor wafers <b>300</b>.</p>
<p id="p-0073" num="0072"><figref idref="DRAWINGS">FIG. 8</figref> shows an exemplary configuration of a wafer unit <b>200</b>. As already described, the wafer fixing section <b>70</b> decompresses the hermetically sealed space between the test wafer <b>100</b> and the semiconductor wafer <b>300</b>, to cause the test wafer <b>100</b> to approach the semiconductor wafer <b>300</b>, to electrically connect them.</p>
<p id="p-0074" num="0073">In the present example, the test wafer <b>100</b> is fixed to the wire substrate <b>404</b>, and the semiconductor wafer <b>300</b> is mounted on the wafer tray <b>408</b>. In addition, a sealing member is provided between the wire substrate <b>404</b> and the wafer tray <b>408</b>, for forming a hermetically sealed space.</p>
<p id="p-0075" num="0074">Specifically, the test wafer <b>100</b> is fixed to the wire substrate <b>404</b> by means of the support <b>204</b>. The support <b>204</b> fixes, to the wire substrate <b>404</b>, an apparatus anisotropic conductive sheet <b>212</b>, an apparatus sealing section <b>214</b>, a test wafer <b>100</b>, a wafer anisotropic conductive sheet <b>218</b>, a membrane <b>222</b>, and a fixing ring <b>220</b>.</p>
<p id="p-0076" num="0075">The apparatus anisotropic conductive sheet <b>212</b> is provided between the test wafer <b>100</b> and the wire substrate <b>404</b>. By being pressed therebetween, the apparatus anisotropic conductive sheet <b>212</b> electrically connects the electrode of the test wafer <b>100</b> to the electrode of the wire substrate <b>404</b>. The test wafer <b>100</b> is supported such that the position thereof in the vertical direction can be displaced with respect to the lower surface of the wire substrate <b>404</b> in a pre-determined range so as to be electrically connected with the wire substrate <b>404</b> by pressing the apparatus anisotropic conductive sheet <b>212</b>.</p>
<p id="p-0077" num="0076">The apparatus sealing section <b>214</b> is provided along the periphery of the surface of the membrane <b>222</b> nearer the wire substrate <b>404</b>, and seals between the periphery of the surface of the membrane <b>222</b> nearer the wire substrate <b>404</b> and the wire substrate <b>404</b>. The apparatus sealing section <b>214</b> may be formed by an elastic material having sufficient elasticity to displace the membrane <b>222</b> for creating conduction between the test wafer <b>100</b> to the wire substrate <b>404</b> via the apparatus anisotropic conductive sheet <b>212</b>.</p>
<p id="p-0078" num="0077">The wafer anisotropic conductive sheet <b>218</b> is provided between the test wafer <b>100</b> and the membrane <b>222</b>. By being pressed, the wafer anisotropic conductive sheet <b>218</b> electrically connects wafer connection terminals provided on the surface of the test wafer <b>100</b> facing the semiconductor wafer <b>300</b>, to bump terminals of the membrane <b>222</b>.</p>
<p id="p-0079" num="0078">The membrane <b>222</b> is provided between the wafer anisotropic conductive sheet <b>218</b> and the semiconductor wafer <b>300</b>. The membrane <b>222</b> may include the bump terminals for electrically connecting the terminals of the semiconductor wafer <b>300</b> to the wafer connection terminals of the test wafer <b>100</b>. The fixing ring <b>220</b> fixes the membrane <b>222</b> to the apparatus sealing section <b>214</b>. The apparatus anisotropic conductive sheet <b>218</b>, the test wafer <b>100</b>, and the wafer anisotropic conductive sheet <b>218</b> are provided between the membrane <b>222</b> and the wire substrate <b>404</b>, and are held at a predetermined position with respect to the wire substrate <b>404</b> by means of the membrane <b>222</b>. As shown in <figref idref="DRAWINGS">FIG. 8</figref>, a gap may be provided respectively between the apparatus anisotropic conductive sheet <b>212</b>, the test wafer <b>100</b>, the wafer anisotropic conductive sheet <b>218</b>, and the apparatus sealing section <b>214</b>.</p>
<p id="p-0080" num="0079">For example, the fixing ring <b>220</b> may be provided in an annular formation along the periphery of the surface of the membrane <b>222</b> nearer the semiconductor wafer <b>300</b>. The inner diameter of the fixing ring <b>220</b> may be larger than the diameter of the wafer anisotropic conductive sheet <b>218</b> and the diameter of the semiconductor wafer <b>300</b>. The membrane <b>222</b> has a circular form having substantially the same diameter as the fixing ring <b>220</b>, and the end of the membrane <b>222</b> is fixed to the fixing ring <b>220</b>.</p>
<p id="p-0081" num="0080">The support section <b>204</b> may support the membrane <b>222</b> by supporting the fixing ring <b>220</b>. For example, the support section <b>204</b> may support the lower end of the fixing ring <b>220</b> at a position distant from the lower surface of the wire substrate <b>404</b> by a predetermined distance, so that the lower end of the fixing ring <b>220</b> will not be distant from the lower surface of the wire substrate <b>404</b> more than the predetermined distance.</p>
<p id="p-0082" num="0081">The wafer tray <b>408</b> forms a hermetically sealed space in cooperation with the wire substrate <b>404</b>. The wafer tray <b>408</b> in the present example forms a hermetically sealed space in cooperation with the wire substrate <b>404</b>, the apparatus sealing section <b>214</b>, and the wafer sealing section <b>224</b>. The wafer tray <b>408</b> mounts thereon the semiconductor wafer <b>300</b> on the surface thereof nearer the hermetically sealed space.</p>
<p id="p-0083" num="0082">The wafer sealing section <b>224</b> is provided on the surface of the wafer tray <b>408</b>, so as to be along the area corresponding to the periphery of the membrane <b>222</b>, to seal between the periphery of the surface of the membrane <b>222</b> nearer the wafer tray and the wafer tray <b>408</b>. The wafer sealing section <b>224</b> may be formed in an annular formation on the surface of the wafer tray <b>408</b>.</p>
<p id="p-0084" num="0083">The wafer sealing section <b>224</b> may be formed in a lip-like formation so that the diameter of the annular formation enlarges as the distance from the surface of the wafer tray <b>408</b> increases. When the wafer sealing section <b>224</b> is pressed against the membrane <b>222</b>, the pressuring force curves the tip thereof, thereby causing the membrane <b>222</b> to approach the semiconductor wafer <b>300</b>. The wafer sealing section <b>224</b> is formed so that the height thereof, in a state where it is not pressed against the membrane <b>222</b>, from the surface of the wafer tray <b>408</b> is larger than the height of the semiconductor wafer <b>300</b>.</p>
<p id="p-0085" num="0084">The decompression section <b>234</b> decompresses a hermetically sealed space between the wire substrate <b>404</b> and the wafer tray <b>408</b>, which is formed by the wire substrate <b>404</b>, the wafer tray <b>408</b>, the apparatus sealing section <b>214</b>, and the wafer sealing section <b>224</b>. As a result, the decompression section <b>234</b> causes the wafer tray <b>408</b> to move to a predetermined position from the wire substrate <b>404</b>. The wafer tray <b>408</b>, by being placed in the predetermined position, applies the pressure onto the apparatus anisotropic conductive sheet <b>212</b> and the wafer anisotropic conductive sheet <b>218</b>, to electrically connect the wire substrate <b>404</b> and the test wafer <b>100</b>, as well as electrically connecting the test wafer <b>100</b> and the semiconductor wafer <b>300</b>.</p>
<p id="p-0086" num="0085">In addition, the wafer sealing section <b>224</b> may contact the membrane <b>222</b>, at the inside of the fixing ring <b>220</b>. In this case, the membrane <b>222</b> separates the hermetically sealed space between the wire substrate <b>404</b> side and the wafer tray <b>408</b> side. Therefore, it is desirable to provide the membrane <b>222</b> with penetrating holes <b>242</b> connecting these spaces.</p>
<p id="p-0087" num="0086">In addition, the test wafer <b>100</b>, the apparatus anisotropic conductive sheet <b>212</b>, and the wafer anisotropic conductive sheet <b>218</b> may also be desirably provided with penetrating holes <b>240</b>, penetrating holes <b>213</b>, and penetrating holes <b>219</b> respectively. The penetrating holes provided through the membrane <b>222</b>, the test wafer <b>100</b>, the apparatus anisotropic conductive sheet <b>212</b>, and the wafer anisotropic conductive sheet <b>218</b> are desirably dispersed substantially uniformly within respective surfaces. According to such a configuration, the air absorbed during decompression of the hermetically sealed space is dispersed to flow via the multitude of penetrating holes. Note that the penetrating holes <b>242</b>, the penetrating holes <b>240</b>, the penetrating holes <b>213</b>, and the penetrating holes <b>219</b> may also be provided correspond to each other in position, or may be provided at respectively different positions.</p>
<p id="p-0088" num="0087">Therefore, during decompression of the hermetically sealed space, the pressure applied on the apparatus anisotropic conductive sheet <b>212</b> and the wafer anisotropic conductive sheet <b>218</b> is dispersed substantially uniformly within respective surfaces, thereby substantially reducing the stress distortion during the decompression. This helps prevent the cracking of the test wafer <b>100</b> or the distortion of the anisotropic conductive sheets, or the like. In addition, the penetrating holes <b>242</b> provided for the membrane <b>222</b> enable a single decompression section <b>234</b> to decompress the space between the wire substrate <b>404</b> and the test wafer <b>100</b> as well as the space between the test wafer <b>100</b> and the semiconductor wafer <b>300</b>, to electrically connect them each other.</p>
<p id="p-0089" num="0088">The decompression section <b>234</b> may also cause the semiconductor wafer <b>300</b> to attach by suction to the wafer tray <b>408</b>. The decompression section <b>234</b> in the present example includes a decompressor <b>236</b> for hermetically sealed space, and a decompressor <b>238</b> for semiconductor wafer. In addition, the wafer tray <b>408</b> is provided with an air inlet path <b>232</b> for hermetically sealed space and an air inlet path <b>230</b> for semiconductor wafer.</p>
<p id="p-0090" num="0089">The stated configuration enables to electrically connect the test wafer <b>100</b> fixed to the wire substrate <b>404</b>, to the semiconductor wafer <b>300</b>. In this state in which the test wafer <b>100</b> is electrically connected to the semiconductor wafer <b>300</b>, the air inlet path <b>232</b> for hermetically sealed space and the air inlet path <b>230</b> for semiconductor wafer are sealed, to fix the test wafer <b>100</b> to the semiconductor wafer <b>300</b>.</p>
<p id="p-0091" num="0090">The wafer unit <b>200</b> is formed according to the stated configuration, to convey the test wafer <b>100</b> and the semiconductor wafer <b>300</b>. Moreover, the test wafer <b>100</b> is easily separated from the semiconductor wafer <b>300</b>, by simply removing the sealing between the air inlet path <b>232</b> for hermetically sealed space and the air inlet path <b>230</b> for semiconductor wafer.</p>
<p id="p-0092" num="0091">Note that the same method explained with reference to <figref idref="DRAWINGS">FIG. 8</figref> can also be used in the example explained with reference to <figref idref="DRAWINGS">FIG. 6</figref>, to electrically connect the test wafer <b>100</b> to the semiconductor wafer <b>300</b>. In this case, the vertical stage <b>416</b> may move the wafer tray <b>408</b> in the vertical direction, to bring the wafer sealing section <b>224</b> in close contact to the membrane <b>222</b>. The decompressing section <b>234</b> decompresses the hermetically sealed space formed by the close contact between the wafer sealing section <b>224</b> and the membrane <b>222</b>.</p>
<p id="p-0093" num="0092">While the embodiment(s) of the present invention has (have) been described, the technical scope of the invention is not limited to the above described embodiment(s). It is apparent to persons skilled in the art that various alterations and improvements can be added to the above-described embodiment(s). It is also apparent from the scope of the claims that the embodiments added with such alterations or improvements can be included in the technical scope of the invention.</p>
<p id="p-0094" num="0093">The operations, procedures, steps, and stages of each process performed by an apparatus, system, program, and method shown in the claims, embodiments, or diagrams can be performed in any order as long as the order is not indicated by &#x201c;prior to,&#x201d; &#x201c;before,&#x201d; or the like and as long as the output from a previous process is not used in a later process. Even if the process flow is described using phrases such as &#x201c;first&#x201d; or &#x201c;next&#x201d; in the claims, embodiments, or diagrams, it does not necessarily mean that the process must be performed in this order.</p>
<p id="p-0095" num="0094">As clear from the above description, the embodiment(s) of the present invention realizes a test system for testing a plurality of semiconductor chips formed on a semiconductor wafer, and a write wafer for writing same data to a plurality of circuits formed on such a semiconductor wafer.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-claim-statement>What is claimed is:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. A test system for testing a plurality of semiconductor chips formed on a semiconductor wafer, comprising:
<claim-text>a test wafer on which a plurality of test circuits corresponding to the plurality of semiconductor chips are formed, each test circuit testing a corresponding one of the plurality of semiconductor chips based on test data provided to the test circuit;</claim-text>
<claim-text>a write wafer including a plurality of write circuits, each write circuit writing the test data to a corresponding one of the plurality of test circuits; and</claim-text>
<claim-text>a control apparatus operable to supply the test data to each write circuit;</claim-text>
<claim-text>wherein each of the plurality of test circuits includes a nonvolatile and rewritable pattern memory for storing the test data.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002" num="00002">
<claim-text>2. The test system according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:
<claim-text>a control apparatus that writes substantially similar test data to each of the plurality of write circuits in parallel.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00003" num="00003">
<claim-text>3. The test system according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the write wafer further includes a distribution circuit for distributing the test data supplied to the distribution circuit, to each of the plurality of write circuits, and the control apparatus supplies the test data to the distribution circuit.</claim-text>
</claim>
<claim id="CLM-00004" num="00004">
<claim-text>4. The test system according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, further comprising:
<claim-text>a chamber that stores a wire substrate to which the test wafer is fixed, the chamber operable to supply a signal from the test wafer to the semiconductor wafer conveyed into the chamber, and test the semiconductor wafer,</claim-text>
<claim-text>wherein the control apparatus writes the test data to each of the plurality of write circuits from outside the chamber via the wire substrate.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00005" num="00005">
<claim-text>5. The test system according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:
<claim-text>a chamber that stores a wire substrate to which the test wafer is fixed, the chamber operable to supply a signal from the test wafer to the semiconductor wafer conveyed into the chamber, and test the semiconductor wafer,</claim-text>
<claim-text>wherein for writing the test data to the test wafer, the control apparatus conveys, into the chamber, the write wafer storing thereon the test data, and writes the test data to each of the plurality of test circuits of the test wafer from the write wafer.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00006" num="00006">
<claim-text>6. The test system according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the write wafer further includes a common storage section, the common storage section being provided in common to the plurality of write circuits, storing the test data, and supplying the test data to each of the plurality of write circuits.</claim-text>
</claim>
<claim id="CLM-00007" num="00007">
<claim-text>7. The test system according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, further comprising:
<claim-text>a wafer fixing section that integrally fixes the semiconductor wafer and the test wafer, the wafer fixing section including the write wafer; and</claim-text>
<claim-text>a chamber into which the test wafer and the semiconductor wafer integrally fixed to each other by the wafer fixing section are conveyed, the chamber testing the semiconductor wafer using the test wafer.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00008" num="00008">
<claim-text>8. The test system according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the control apparatus writes, to the write wafer for the test wafer outputted from the chamber, test data corresponding to a next test to be conducted.</claim-text>
</claim>
<claim id="CLM-00009" num="00009">
<claim-text>9. An apparatus for writing substantially similar test data to each of a plurality of test circuits formed on a test wafer, each test circuit testing a corresponding semiconductor chip of a plurality of semiconductor chips formed on a semiconductor wafer based on the test data written to the test circuit, the apparatus comprising:
<claim-text>a write wafer including a plurality of write circuits corresponding to the plurality of test circuits, each write circuit writing the test data to a corresponding one of the plurality of test circuits, the test data allowing each test circuit to generate a test signal for testing a corresponding semiconductor chip of the plurality of semiconductor chips; and</claim-text>
<claim-text>a common storage section in communication with the plurality of write circuits, the common storage section storing the test data, and supplying the test data to each of the plurality of write circuits.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00010" num="00010">
<claim-text>10. A method comprising:
<claim-text>receiving, at each of a plurality of write circuits included in a write wafer, test data from a control apparatus, the test data allowing each of a plurality of test circuits included in a test wafer to generate a test signal;</claim-text>
<claim-text>writing the test data from each of the plurality of write circuits to a corresponding test circuit of the plurality of test circuits; and</claim-text>
<claim-text>testing a corresponding semiconductor chip of a plurality of semiconductor chips included in a semiconductor wafer using the test signal. </claim-text>
</claim-text>
</claim>
</claims>
</us-patent-grant>
