set TOP_MODULE sram_8_1024_sky130A

set HDL_FILES {
	./sram.v
}

set MMMC_FILE ./mmmc.tcl

set PDK_DIR /l/skywater-pdk/libraries/sky130_fd_pr/latest/
set STDCELL_DIR /l/skywater-pdk/libraries/sky130_fd_sc_ms/latest/cells/
set LIB_DIR /l/skywater-pdk/libraries/sky130_fd_sc_ms/latest/timing/
set TECH_LEF /l/skywater-pdk/libraries/sky130_fd_pr/latest/tech/sky130_fd_pr.tlef

set ALL_LEFS [glob -nocomplain -type f $STDCELL_DIR/**/*.lef]

# Remove any .magic.lef files and the diode lefs.
# .magic.lefs aren't supported by Cadence and the diode lefs are incorrect.
set FILTERED_LEFS {} 
foreach file $ALL_LEFS {
	if {![string match "*.magic.lef" $file] && \
        ![string match "*diode*" $file] && \
        ![string match "*tapmet1*" $file] && \
        ![string match "*tapvgnd*" $file] \
        } {
		lappend FILTERED_LEFS $file
	}
}
set FILTERED_LEFS [split $FILTERED_LEFS]

set_db lib_search_path $LIB_DIR

# Set synthesis tool effort
set_db syn_generic_effort high
set_db syn_map_effort high

set_multi_cpu_usage -local_cpu 16

# Disallow tool from using scan flops for non scan chain uses
set_db use_scan_seqs_for_non_dft false

read_mmmc $MMMC_FILE
read_hdl $HDL_FILES
elaborate $TOP_MODULE
source lef.tcl
init_design -top $TOP_MODULE
set_top_module $TOP_MODULE

write_db dbs/init.db

syn_generic
write_db dbs/syn_generic.db

syn_map
write_db dbs/syn_map.db

syn_opt
write_db -common -all_root_attributes dbs/syn_opt.db

write_hdl > postsynth.vg
