# MIPS_Processor_Design
Designed a simplified 5-stage pipelined MIPS processor supporting R-type and I-type instructions. Implemented basic control logic, hazard detection, and forwarding. Developed as part of a computer architecture course at Hanyang University.
