#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 17 08:45:05 2019
# Process ID: 18362
# Current directory: /home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.runs/synth_1
# Command line: vivado -log PmodOLEDCtrl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PmodOLEDCtrl.tcl
# Log file: /home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.runs/synth_1/PmodOLEDCtrl.vds
# Journal file: /home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source PmodOLEDCtrl.tcl -notrace
Command: synth_design -top PmodOLEDCtrl -part xc7z020clg484-3
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/ip/charLib/charLib.xco

INFO: [IP_Flow 19-2162] IP 'charLib' is locked:
* IP definition 'Block Memory Generator (6.2)' for IP 'charLib' has a newer major version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18420 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1404.758 ; gain = 39.914 ; free physical = 902 ; free virtual = 4274
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PmodOLEDCtrl' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/PmodOLEDCtrl.vhd:35]
INFO: [Synth 8-3491] module 'OledInit' declared at '/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/OledInit.vhd:19' bound to instance 'Init' of component 'OledInit' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/PmodOLEDCtrl.vhd:89]
INFO: [Synth 8-638] synthesizing module 'OledInit' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/OledInit.vhd:33]
INFO: [Synth 8-3491] module 'SpiCtrl' declared at '/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/SpiCtrl.vhd:21' bound to instance 'SPI_COMP' of component 'SpiCtrl' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/OledInit.vhd:105]
INFO: [Synth 8-638] synthesizing module 'SpiCtrl' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/SpiCtrl.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'SpiCtrl' (1#1) [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/SpiCtrl.vhd:32]
INFO: [Synth 8-3491] module 'Delay' declared at '/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/Delay.vhd:19' bound to instance 'DELAY_COMP' of component 'Delay' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/OledInit.vhd:116]
INFO: [Synth 8-638] synthesizing module 'Delay' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/Delay.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Delay' (2#1) [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/Delay.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'OledInit' (3#1) [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/OledInit.vhd:33]
WARNING: [Synth 8-5640] Port 'fst' is missing in component declaration [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/PmodOLEDCtrl.vhd:51]
INFO: [Synth 8-3491] module 'OledEx' declared at '/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:23' bound to instance 'Example' of component 'OledEx' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/PmodOLEDCtrl.vhd:90]
INFO: [Synth 8-638] synthesizing module 'OledEx' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:35]
INFO: [Synth 8-3491] module 'SpiCtrl' declared at '/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/SpiCtrl.vhd:21' bound to instance 'SPI_COMP' of component 'SpiCtrl' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:174]
INFO: [Synth 8-3491] module 'Delay' declared at '/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/Delay.vhd:19' bound to instance 'DELAY_COMP' of component 'Delay' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:185]
INFO: [Synth 8-3491] module 'charLib' declared at '/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/ip/charLib/charLib.v:39' bound to instance 'CHAR_LIB_COMP' of component 'charLib' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:193]
INFO: [Synth 8-6157] synthesizing module 'charLib' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/ip/charLib/charLib.v:39]
INFO: [Synth 8-6155] done synthesizing module 'charLib' (4#1) [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/ip/charLib/charLib.v:39]
INFO: [Synth 8-3491] module 'ROM_wrapper' declared at '/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/hdl/ROM_wrapper.vhd:14' bound to instance 'ROM_COM' of component 'ROM_wrapper' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:202]
INFO: [Synth 8-638] synthesizing module 'ROM_wrapper' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/hdl/ROM_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'ROM' declared at '/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/bd/ROM/synth/ROM.vhd:14' bound to instance 'ROM_i' of component 'ROM' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/hdl/ROM_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'ROM' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/bd/ROM/synth/ROM.vhd:27]
INFO: [Synth 8-3491] module 'ROM_blk_mem_gen_0_0' declared at '/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.runs/synth_1/.Xil/Vivado-18362-narayan-Lenovo-B590/realtime/ROM_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'ROM_blk_mem_gen_0_0' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/bd/ROM/synth/ROM.vhd:49]
INFO: [Synth 8-638] synthesizing module 'ROM_blk_mem_gen_0_0' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.runs/synth_1/.Xil/Vivado-18362-narayan-Lenovo-B590/realtime/ROM_blk_mem_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'ROM' (5#1) [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/bd/ROM/synth/ROM.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'ROM_wrapper' (6#1) [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/hdl/ROM_wrapper.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element adds_reg was removed.  [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'OledEx' (7#1) [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:35]
INFO: [Synth 8-226] default block is never used [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/PmodOLEDCtrl.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'PmodOLEDCtrl' (8#1) [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/PmodOLEDCtrl.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1469.508 ; gain = 104.664 ; free physical = 894 ; free virtual = 4267
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Example:fst to constant 0 [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/imports/OLED_on_ZedBoard/PmodOLEDCtrl.vhd:90]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1469.508 ; gain = 104.664 ; free physical = 899 ; free virtual = 4272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1469.508 ; gain = 104.664 ; free physical = 899 ; free virtual = 4272
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/bd/ROM/ip/ROM_blk_mem_gen_0_0/ROM_blk_mem_gen_0_0/ROM_blk_mem_gen_0_0_in_context.xdc] for cell 'Example/ROM_COM/ROM_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/bd/ROM/ip/ROM_blk_mem_gen_0_0/ROM_blk_mem_gen_0_0/ROM_blk_mem_gen_0_0_in_context.xdc] for cell 'Example/ROM_COM/ROM_i/blk_mem_gen_0'
Parsing XDC File [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/constrs_1/new/exe3.xdc]
WARNING: [Vivado 12-584] No ports matched 'fst'. [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/constrs_1/new/exe3.xdc:208]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/constrs_1/new/exe3.xdc:363]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/constrs_1/new/exe3.xdc:368]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/constrs_1/new/exe3.xdc:373]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/constrs_1/new/exe3.xdc:376]
Finished Parsing XDC File [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/constrs_1/new/exe3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/constrs_1/new/exe3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/PmodOLEDCtrl_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/constrs_1/new/exe3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PmodOLEDCtrl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PmodOLEDCtrl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.531 ; gain = 0.000 ; free physical = 621 ; free virtual = 3995
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.531 ; gain = 0.000 ; free physical = 621 ; free virtual = 3995
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.531 ; gain = 0.000 ; free physical = 621 ; free virtual = 3995
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1795.531 ; gain = 0.000 ; free physical = 621 ; free virtual = 3995
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1795.531 ; gain = 430.688 ; free physical = 702 ; free virtual = 4076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1795.531 ; gain = 430.688 ; free physical = 702 ; free virtual = 4076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Example/CHAR_LIB_COMP. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Example/ROM_COM/ROM_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Example/ROM_COM/ROM_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1795.531 ; gain = 430.688 ; free physical = 704 ; free virtual = 4078
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'SpiCtrl'
INFO: [Synth 8-5544] ROM "SPI_FIN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Delay'
INFO: [Synth 8-5544] ROM "ms_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "temp_delay_ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "after_page_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "after_char_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'PmodOLEDCtrl'
INFO: [Synth 8-5544] ROM "init_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "example_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                    send |                              001 |                              001
                   hold1 |                              010 |                              010
                   hold2 |                              011 |                              011
                   hold3 |                              100 |                              100
                   hold4 |                              101 |                              101
                    done |                              110 |                              110
                  iSTATE |                              111 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'SpiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                    hold |                             0010 |                               01
                    done |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'Delay'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
          oledinitialize |                             0010 |                               01
             oledexample |                             0100 |                               10
                    done |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'PmodOLEDCtrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1795.531 ; gain = 430.688 ; free physical = 697 ; free virtual = 4072
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 133   
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	  29 Input     12 Bit        Muxes := 1     
	  29 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  28 Input      8 Bit        Muxes := 1     
	  29 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	  29 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	  29 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  29 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 112   
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	  28 Input      1 Bit        Muxes := 10    
	  29 Input      1 Bit        Muxes := 79    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PmodOLEDCtrl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module SpiCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 1     
Module Delay 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module OledInit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	  28 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 10    
Module OledEx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 130   
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	  29 Input     12 Bit        Muxes := 1     
	  29 Input     11 Bit        Muxes := 1     
	  29 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 16    
	  29 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  29 Input      2 Bit        Muxes := 1     
	  29 Input      1 Bit        Muxes := 79    
	   2 Input      1 Bit        Muxes := 85    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "temp_delay_ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "show_screen_reg[0,15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "after_page_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "after_char_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "show_screen_reg[0,14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'Example/temp_delay_ms_reg[0]' (FDE) to 'Example/temp_delay_ms_reg[1]'
INFO: [Synth 8-3886] merging instance 'Example/temp_delay_ms_reg[1]' (FDE) to 'Example/temp_delay_ms_reg[3]'
INFO: [Synth 8-3886] merging instance 'Example/after_char_state_reg[3]' (FDE) to 'Example/after_char_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'Example/after_update_state_reg[3]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/after_update_state_reg[2]' (FDE) to 'Example/after_update_state_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/after_char_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/after_update_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Example/after_update_state_reg[0] )
INFO: [Synth 8-3886] merging instance 'Example/temp_delay_ms_reg[3]' (FDE) to 'Example/temp_delay_ms_reg[4]'
INFO: [Synth 8-3886] merging instance 'Example/temp_delay_ms_reg[4]' (FDE) to 'Example/temp_delay_ms_reg[6]'
INFO: [Synth 8-3886] merging instance 'Example/temp_delay_ms_reg[5]' (FDE) to 'Example/temp_delay_ms_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/temp_delay_ms_reg[6] )
INFO: [Synth 8-3886] merging instance 'Example/temp_delay_ms_reg[7]' (FDE) to 'Example/temp_delay_ms_reg[8]'
INFO: [Synth 8-3886] merging instance 'Example/temp_delay_ms_reg[8]' (FDE) to 'Example/temp_delay_ms_reg[9]'
INFO: [Synth 8-3886] merging instance 'Example/temp_delay_ms_reg[9]' (FDE) to 'Example/temp_delay_ms_reg[10]'
INFO: [Synth 8-3886] merging instance 'Example/temp_delay_ms_reg[10]' (FDE) to 'Example/temp_delay_ms_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Init/temp_dc_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Example/after_page_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/after_page_state_reg[1] )
WARNING: [Synth 8-3332] Sequential element (Init/DELAY_COMP/FSM_onehot_current_state_reg[3]) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (Example/DELAY_COMP/FSM_onehot_current_state_reg[3]) is unused and will be removed from module PmodOLEDCtrl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1795.531 ; gain = 430.688 ; free physical = 670 ; free virtual = 4050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|OledInit    | after_state   | 32x1          | LUT            | 
|OledInit    | after_state   | 32x5          | LUT            | 
|OledInit    | temp_spi_data | 32x1          | LUT            | 
|OledEx      | after_state   | 32x1          | LUT            | 
|OledEx      | temp_addr     | 32x1          | LUT            | 
|OledInit    | after_state   | 32x5          | LUT            | 
|OledInit    | after_state   | 32x1          | LUT            | 
|OledInit    | temp_spi_data | 32x1          | LUT            | 
|OledEx      | after_state   | 32x1          | LUT            | 
|OledEx      | temp_addr     | 32x1          | LUT            | 
+------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1795.531 ; gain = 430.688 ; free physical = 545 ; free virtual = 3924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1795.531 ; gain = 430.688 ; free physical = 545 ; free virtual = 3924
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1795.531 ; gain = 430.688 ; free physical = 543 ; free virtual = 3922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1795.531 ; gain = 430.688 ; free physical = 544 ; free virtual = 3922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1795.531 ; gain = 430.688 ; free physical = 544 ; free virtual = 3922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1795.531 ; gain = 430.688 ; free physical = 544 ; free virtual = 3922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1795.531 ; gain = 430.688 ; free physical = 544 ; free virtual = 3922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1795.531 ; gain = 430.688 ; free physical = 544 ; free virtual = 3922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1795.531 ; gain = 430.688 ; free physical = 544 ; free virtual = 3922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |charLib             |         1|
|2     |ROM_blk_mem_gen_0_0 |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |ROM_blk_mem_gen_0_0_bbox_0 |     1|
|2     |charLib                    |     1|
|3     |BUFG                       |     1|
|4     |CARRY4                     |    18|
|5     |LUT1                       |    15|
|6     |LUT2                       |    23|
|7     |LUT3                       |   101|
|8     |LUT4                       |    36|
|9     |LUT5                       |    79|
|10    |LUT6                       |   213|
|11    |MUXF7                      |    68|
|12    |MUXF8                      |    32|
|13    |FDCE                       |    10|
|14    |FDRE                       |  1212|
|15    |FDSE                       |     7|
|16    |IBUF                       |     2|
|17    |OBUF                       |     6|
+------+---------------------------+------+

Report Instance Areas: 
+------+---------------+------------+------+
|      |Instance       |Module      |Cells |
+------+---------------+------------+------+
|1     |top            |            |  1839|
|2     |  Example      |OledEx      |  1655|
|3     |    DELAY_COMP |Delay_0     |    57|
|4     |    ROM_COM    |ROM_wrapper |     8|
|5     |      ROM_i    |ROM         |     8|
|6     |    SPI_COMP   |SpiCtrl_1   |    54|
|7     |  Init         |OledInit    |   171|
|8     |    DELAY_COMP |Delay       |    58|
|9     |    SPI_COMP   |SpiCtrl     |    57|
+------+---------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1795.531 ; gain = 430.688 ; free physical = 543 ; free virtual = 3922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1795.531 ; gain = 104.664 ; free physical = 599 ; free virtual = 3977
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1795.539 ; gain = 430.688 ; free physical = 602 ; free virtual = 3981
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20180726 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20180726 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design charLib.ngc ...
WARNING:NetListWriters:298 - No output is written to charLib.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file charLib.edif ...
ngc2edif: Total memory usage is 104496 kilobytes

Reading core file '/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.srcs/sources_1/ip/charLib/charLib.ngc' for (cell view 'charLib', library 'work')
Parsing EDIF File [./.ngc2edfcache/charLib_ngc_eff5256d.edif]
Finished Parsing EDIF File [./.ngc2edfcache/charLib_ngc_eff5256d.edif]
INFO: [Netlist 29-17] Analyzing 119 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'PmodOLEDCtrl' is not ideal for floorplanning, since the cellview 'OledEx' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20180726
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.539 ; gain = 0.000 ; free physical = 522 ; free virtual = 3913
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1795.539 ; gain = 430.781 ; free physical = 578 ; free virtual = 3969
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.539 ; gain = 0.000 ; free physical = 578 ; free virtual = 3969
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_2/project_2.runs/synth_1/PmodOLEDCtrl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PmodOLEDCtrl_utilization_synth.rpt -pb PmodOLEDCtrl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 08:46:06 2019...
