// Seed: 1533546238
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  assign id_2 = 1;
  assign id_3[1] = id_7;
  wire id_8;
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1,
    input  tri1  id_2,
    input  tri   id_3
    , id_5
);
  wire id_6;
  wire id_7;
  assign id_5[""] = id_6;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_5,
      id_6,
      id_6,
      id_6
  );
endmodule
