<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   XAxiVdma Struct Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Classes</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
    <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
  </ul></div>
<h1>XAxiVdma Struct Reference</h1><!-- doxytag: class="XAxiVdma" --><code>#include &lt;xaxivdma.h&gt;</code>
<p>
<a href="struct_x_axi_vdma-members.html">List of all members.</a><hr><a name="_details"></a><h2>Detailed Description</h2>
The XAxiVdma driver instance data. 
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#4a795cf4295903cb3e7dee5f6496e9b2">BaseAddr</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#ce29aba13fc02a1bddba55c06676af49">HasSG</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#217c41df00b2eee11e1009f5e63905ed">IsReady</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#572e73f558328e2d1d25bd546ca8a6de">MaxNumFrames</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#1322d1a630110934b129c5ba94d15967">HasMm2S</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#60cf9e2f953cb818df16fe11aa2fb5a1">HasMm2SDRE</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#de4f2789d8f93f74f7c4cdbc58068a9f">HasS2Mm</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#2d5070f3b32dfa9bb23f482732870dc4">HasS2MmDRE</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#e6049151d83b7867b19179eae7a94031">EnableVIDParamRead</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#c87dadba209a117f469927c29c3e327f">UseFsync</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#086a3553af80fe2b1f0fe19542b7f243">InternalGenLock</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="struct_x_axi_vdma___channel_call_back.html">XAxiVdma_ChannelCallBack</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#7318389399b3ae22390f0976b7e145e7">ReadCallBack</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="struct_x_axi_vdma___channel_call_back.html">XAxiVdma_ChannelCallBack</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#3aa12bf9654853d57e8fd424ea0d30f3">WriteCallBack</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">XAxiVdma_Channel&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#3d45d32713126062d253144eda37ff38">ReadChannel</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">XAxiVdma_Channel&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_vdma.html#3d420181b3e6322072046a78e459edb9">WriteChannel</a></td></tr>

</table>
<hr><h2>Member Data Documentation</h2>
<a class="anchor" name="4a795cf4295903cb3e7dee5f6496e9b2"></a><!-- doxytag: member="XAxiVdma::BaseAddr" ref="4a795cf4295903cb3e7dee5f6496e9b2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u32 <a class="el" href="struct_x_axi_vdma.html#4a795cf4295903cb3e7dee5f6496e9b2">XAxiVdma::BaseAddr</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory address for this device     </td>
  </tr>
</table>
<a class="anchor" name="e6049151d83b7867b19179eae7a94031"></a><!-- doxytag: member="XAxiVdma::EnableVIDParamRead" ref="e6049151d83b7867b19179eae7a94031" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma.html#e6049151d83b7867b19179eae7a94031">XAxiVdma::EnableVIDParamRead</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read Enable for video parameters in direct register mode     </td>
  </tr>
</table>
<a class="anchor" name="1322d1a630110934b129c5ba94d15967"></a><!-- doxytag: member="XAxiVdma::HasMm2S" ref="1322d1a630110934b129c5ba94d15967" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma.html#1322d1a630110934b129c5ba94d15967">XAxiVdma::HasMm2S</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Whether hw build has read channel     </td>
  </tr>
</table>
<a class="anchor" name="60cf9e2f953cb818df16fe11aa2fb5a1"></a><!-- doxytag: member="XAxiVdma::HasMm2SDRE" ref="60cf9e2f953cb818df16fe11aa2fb5a1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma.html#60cf9e2f953cb818df16fe11aa2fb5a1">XAxiVdma::HasMm2SDRE</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Whether read channel has DRE     </td>
  </tr>
</table>
<a class="anchor" name="de4f2789d8f93f74f7c4cdbc58068a9f"></a><!-- doxytag: member="XAxiVdma::HasS2Mm" ref="de4f2789d8f93f74f7c4cdbc58068a9f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma.html#de4f2789d8f93f74f7c4cdbc58068a9f">XAxiVdma::HasS2Mm</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Whether hw build has write channel     </td>
  </tr>
</table>
<a class="anchor" name="2d5070f3b32dfa9bb23f482732870dc4"></a><!-- doxytag: member="XAxiVdma::HasS2MmDRE" ref="2d5070f3b32dfa9bb23f482732870dc4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma.html#2d5070f3b32dfa9bb23f482732870dc4">XAxiVdma::HasS2MmDRE</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Whether write channel has DRE     </td>
  </tr>
</table>
<a class="anchor" name="ce29aba13fc02a1bddba55c06676af49"></a><!-- doxytag: member="XAxiVdma::HasSG" ref="ce29aba13fc02a1bddba55c06676af49" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma.html#ce29aba13fc02a1bddba55c06676af49">XAxiVdma::HasSG</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Whether hardware has SG engine     </td>
  </tr>
</table>
<a class="anchor" name="086a3553af80fe2b1f0fe19542b7f243"></a><!-- doxytag: member="XAxiVdma::InternalGenLock" ref="086a3553af80fe2b1f0fe19542b7f243" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma.html#086a3553af80fe2b1f0fe19542b7f243">XAxiVdma::InternalGenLock</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Internal Gen Lock     </td>
  </tr>
</table>
<a class="anchor" name="217c41df00b2eee11e1009f5e63905ed"></a><!-- doxytag: member="XAxiVdma::IsReady" ref="217c41df00b2eee11e1009f5e63905ed" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma.html#217c41df00b2eee11e1009f5e63905ed">XAxiVdma::IsReady</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Whether driver is initialized     </td>
  </tr>
</table>
<a class="anchor" name="572e73f558328e2d1d25bd546ca8a6de"></a><!-- doxytag: member="XAxiVdma::MaxNumFrames" ref="572e73f558328e2d1d25bd546ca8a6de" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma.html#572e73f558328e2d1d25bd546ca8a6de">XAxiVdma::MaxNumFrames</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of frames to work on     </td>
  </tr>
</table>
<a class="anchor" name="7318389399b3ae22390f0976b7e145e7"></a><!-- doxytag: member="XAxiVdma::ReadCallBack" ref="7318389399b3ae22390f0976b7e145e7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"><a class="el" href="struct_x_axi_vdma___channel_call_back.html">XAxiVdma_ChannelCallBack</a> <a class="el" href="struct_x_axi_vdma.html#7318389399b3ae22390f0976b7e145e7">XAxiVdma::ReadCallBack</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Call back for read channel     </td>
  </tr>
</table>
<a class="anchor" name="3d45d32713126062d253144eda37ff38"></a><!-- doxytag: member="XAxiVdma::ReadChannel" ref="3d45d32713126062d253144eda37ff38" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">XAxiVdma_Channel <a class="el" href="struct_x_axi_vdma.html#3d45d32713126062d253144eda37ff38">XAxiVdma::ReadChannel</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Channel to read from memory     </td>
  </tr>
</table>
<a class="anchor" name="c87dadba209a117f469927c29c3e327f"></a><!-- doxytag: member="XAxiVdma::UseFsync" ref="c87dadba209a117f469927c29c3e327f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int <a class="el" href="struct_x_axi_vdma.html#c87dadba209a117f469927c29c3e327f">XAxiVdma::UseFsync</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DMA operations synchronized to Frame Sync     </td>
  </tr>
</table>
<a class="anchor" name="3aa12bf9654853d57e8fd424ea0d30f3"></a><!-- doxytag: member="XAxiVdma::WriteCallBack" ref="3aa12bf9654853d57e8fd424ea0d30f3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"><a class="el" href="struct_x_axi_vdma___channel_call_back.html">XAxiVdma_ChannelCallBack</a> <a class="el" href="struct_x_axi_vdma.html#3aa12bf9654853d57e8fd424ea0d30f3">XAxiVdma::WriteCallBack</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Call back for write channel     </td>
  </tr>
</table>
<a class="anchor" name="3d420181b3e6322072046a78e459edb9"></a><!-- doxytag: member="XAxiVdma::WriteChannel" ref="3d420181b3e6322072046a78e459edb9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">XAxiVdma_Channel <a class="el" href="struct_x_axi_vdma.html#3d420181b3e6322072046a78e459edb9">XAxiVdma::WriteChannel</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Channel to write to memory     </td>
  </tr>
</table>
<hr>The documentation for this struct was generated from the following file:<ul>
<li>xaxivdma.h</ul>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
