library ieee;
use ieee.std_logic_1164.all;

entity Generator is
port(

);
end;

architecture of Generator is
begin

end;