
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.014537                       # Number of seconds simulated
sim_ticks                                 14536636000                       # Number of ticks simulated
final_tick                                14536636000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 202049                       # Simulator instruction rate (inst/s)
host_op_rate                                   225192                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              293711637                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658956                       # Number of bytes of host memory used
host_seconds                                    49.49                       # Real time elapsed on the host
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11145386                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        16347136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          205440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16552576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     16347136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16347136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        79936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           79936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           255424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              258634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1249                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1249                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1124547385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           14132568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1138679953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1124547385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1124547385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         5498934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5498934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         5498934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1124547385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          14132568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1144178887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      258634                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1249                       # Number of write requests accepted
system.mem_ctrls.readBursts                    258634                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1249                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16540416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   73152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16552576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                79936                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    190                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    75                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             43130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             65043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   14536291500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                258634                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1249                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  237813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    386.656238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   248.992975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.821645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9284     21.61%     21.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11027     25.67%     47.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4763     11.09%     58.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3821      8.89%     67.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2380      5.54%     72.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2345      5.46%     78.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2955      6.88%     85.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1692      3.94%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4693     10.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42960                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           70                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    3647.771429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   3536.677279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    952.909111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      1.43%      1.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      1.43%      2.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            3      4.29%      7.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           12     17.14%     24.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           15     21.43%     45.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            6      8.57%     54.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      2.86%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           19     27.14%     84.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            3      4.29%     88.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            2      2.86%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      2.86%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      1.43%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      1.43%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      1.43%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      1.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            70                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           70                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.328571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.310771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.793478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               59     84.29%     84.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.43%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8     11.43%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      2.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            70                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1471500250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6317325250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1292220000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      5693.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24443.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1137.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1138.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.59                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   215605                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1015                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.46                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      55933.98                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                258219360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                140893500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1677772200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6700320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            948972960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           9846336465                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             80505000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            12959399805                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            891.942989                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     78237250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     485160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   13966019500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 66543120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 36308250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               337591800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 706320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            948972960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           8779956525                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1015925250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            11186004225                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            769.887421                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1637239500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     485160000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   12407082000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 2366443                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1700115                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            115036                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1108826                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1011003                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.177786                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  259924                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              16024                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   31                       # Number of system calls
system.cpu.numCycles                         29073273                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            7909431                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13209660                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2366443                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1270927                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3051443                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  234070                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           361                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          126                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1979217                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 62694                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           11078426                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.337732                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.623421                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8224761     74.24%     74.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   311599      2.81%     77.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   318754      2.88%     79.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   276583      2.50%     82.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   282636      2.55%     84.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   250722      2.26%     87.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   249449      2.25%     89.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   151111      1.36%     90.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1012811      9.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11078426                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.081396                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.454358                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7506778                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                837526                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2430804                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                194213                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 109105                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               389938                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  7974                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               14343489                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 21812                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 109105                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  7617543                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  272468                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         176000                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2512345                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                390965                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               14060335                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     4                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 363269                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   3017                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    356                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            18097463                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              64964721                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         18237658                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                26                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              14080277                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4017094                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              10338                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           5572                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    765904                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1737591                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1260717                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             81572                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           296710                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   13521460                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                9827                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12243101                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6207                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2385853                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      7124084                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             29                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      11078426                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.105130                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.640014                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6196574     55.93%     55.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1692438     15.28%     71.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1273586     11.50%     82.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              740671      6.69%     89.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              563762      5.09%     94.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              299197      2.70%     97.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              200363      1.81%     98.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               66413      0.60%     99.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               45422      0.41%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11078426                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   44303     41.14%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  29608     27.50%     68.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 33765     31.36%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9248723     75.54%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                81687      0.67%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     76.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           6119      0.05%     76.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1727441     14.11%     90.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1179128      9.63%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12243101                       # Type of FU issued
system.cpu.iq.rate                           0.421112                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      107676                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008795                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           35678449                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          15917769                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     11985369                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  60                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 42                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           26                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12350745                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      32                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            98355                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       257537                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1165                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          680                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       142318                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        67131                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            26                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 109105                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  247471                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 15541                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            13531312                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             59622                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1737591                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1260717                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               5687                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     58                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 15369                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            680                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          72571                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        43997                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               116568                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12117874                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1686720                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            125225                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            25                       # number of nop insts executed
system.cpu.iew.exec_refs                      2851154                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1940076                       # Number of branches executed
system.cpu.iew.exec_stores                    1164434                       # Number of stores executed
system.cpu.iew.exec_rate                     0.416805                       # Inst execution rate
system.cpu.iew.wb_sent                       12002269                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      11985395                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7293778                       # num instructions producing a value
system.cpu.iew.wb_consumers                  16085067                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.412248                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.453450                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2385920                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            9798                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            107106                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     10723298                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.039362                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.837030                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6293924     58.69%     58.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2088144     19.47%     78.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       956220      8.92%     87.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       359725      3.35%     90.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       308191      2.87%     93.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       176557      1.65%     94.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       147581      1.38%     96.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        79056      0.74%     97.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       313900      2.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10723298                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             10000001                       # Number of instructions committed
system.cpu.commit.committedOps               11145386                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2598448                       # Number of memory references committed
system.cpu.commit.loads                       1480052                       # Number of loads committed
system.cpu.commit.membars                        4140                       # Number of memory barriers committed
system.cpu.commit.branches                    1804548                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9843381                       # Number of committed integer instructions.
system.cpu.commit.function_calls               210314                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8467076     75.97%     75.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           73743      0.66%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         6119      0.05%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1480052     13.28%     89.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1118396     10.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11145386                       # Class of committed instruction
system.cpu.commit.bw_lim_events                313900                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     23938813                       # The number of ROB reads
system.cpu.rob.rob_writes                    27416822                       # The number of ROB writes
system.cpu.timesIdled                          237004                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        17994847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11145386                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.907327                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.907327                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.343959                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.343959                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14544384                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7901616                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       10                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  41208100                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7125656                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2925721                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   9767                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              2954                       # number of replacements
system.cpu.dcache.tags.tagsinuse           254.616858                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2534880                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3210                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            789.682243                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1900490000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   254.616858                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.994597                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994597                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           71                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10175362                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10175362                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      1455746                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1455746                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1070829                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1070829                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         4147                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4147                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         4139                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4139                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       2526575                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2526575                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2526575                       # number of overall hits
system.cpu.dcache.overall_hits::total         2526575                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         3533                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3533                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         4641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4641                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         8174                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8174                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         8174                       # number of overall misses
system.cpu.dcache.overall_misses::total          8174                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    202298995                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    202298995                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    258400731                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    258400731                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       186000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       186000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    460699726                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    460699726                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    460699726                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    460699726                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1459279                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1459279                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1075470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1075470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         4150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         4139                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4139                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2534749                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2534749                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2534749                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2534749                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002421                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002421                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004315                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004315                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000723                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000723                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003225                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003225                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003225                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003225                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 57259.834418                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57259.834418                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55677.813187                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55677.813187                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        62000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        62000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 56361.600930                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56361.600930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 56361.600930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56361.600930                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          310                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.846154                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1249                       # number of writebacks
system.cpu.dcache.writebacks::total              1249                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1616                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1616                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         3343                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3343                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4959                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4959                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4959                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4959                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1917                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1917                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1298                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1298                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         3215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         3215                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3215                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    109286750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    109286750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     77250752                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     77250752                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    186537502                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    186537502                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    186537502                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    186537502                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001314                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001314                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001268                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001268                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001268                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001268                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57009.259259                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57009.259259                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 59515.217257                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59515.217257                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58020.995956                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58020.995956                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58020.995956                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58020.995956                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            255296                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.966824                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1709116                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            255424                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.691290                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          12691500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.966824                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999741                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999741                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4213863                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4213863                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      1709116                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1709116                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1709116                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1709116                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1709116                       # number of overall hits
system.cpu.icache.overall_hits::total         1709116                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       270101                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        270101                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       270101                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         270101                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       270101                       # number of overall misses
system.cpu.icache.overall_misses::total        270101                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  13653659497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13653659497                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  13653659497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13653659497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  13653659497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13653659497                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1979217                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1979217                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1979217                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1979217                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1979217                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1979217                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.136469                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.136469                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.136469                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.136469                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.136469                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.136469                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50550.199729                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50550.199729                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 50550.199729                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50550.199729                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 50550.199729                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50550.199729                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1339                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        14672                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        14672                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        14672                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        14672                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        14672                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        14672                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       255429                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       255429                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       255429                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       255429                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       255429                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       255429                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  12465560498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12465560498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  12465560498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12465560498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  12465560498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12465560498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.129056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.129056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.129056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.129056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.129056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.129056                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48802.448031                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48802.448031                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48802.448031                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48802.448031                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48802.448031                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48802.448031                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              257346                       # Transaction distribution
system.membus.trans_dist::ReadResp             257346                       # Transaction distribution
system.membus.trans_dist::Writeback              1249                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1293                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1293                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       510853                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         7679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 518532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     16347136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       285376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16632512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                5                       # Total snoops (count)
system.membus.snoop_fanout::samples            259893                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  259893    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              259893                       # Request fanout histogram
system.membus.reqLayer0.occupancy           132444500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          697562750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy            8537995                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
