# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1836 \
    name weights_V31575 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31575 \
    op interface \
    ports { weights_V31575_address0 { O 2 vector } weights_V31575_ce0 { O 1 bit } weights_V31575_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31575'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1837 \
    name weights_V31576 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31576 \
    op interface \
    ports { weights_V31576_address0 { O 2 vector } weights_V31576_ce0 { O 1 bit } weights_V31576_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31576'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1838 \
    name weights_V31577 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31577 \
    op interface \
    ports { weights_V31577_address0 { O 2 vector } weights_V31577_ce0 { O 1 bit } weights_V31577_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31577'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1839 \
    name weights_V31578 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31578 \
    op interface \
    ports { weights_V31578_address0 { O 2 vector } weights_V31578_ce0 { O 1 bit } weights_V31578_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31578'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1840 \
    name weights_V31579 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31579 \
    op interface \
    ports { weights_V31579_address0 { O 2 vector } weights_V31579_ce0 { O 1 bit } weights_V31579_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31579'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1841 \
    name weights_V31680 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31680 \
    op interface \
    ports { weights_V31680_address0 { O 2 vector } weights_V31680_ce0 { O 1 bit } weights_V31680_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31680'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1842 \
    name weights_V31681 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31681 \
    op interface \
    ports { weights_V31681_address0 { O 2 vector } weights_V31681_ce0 { O 1 bit } weights_V31681_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31681'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1843 \
    name weights_V31682 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31682 \
    op interface \
    ports { weights_V31682_address0 { O 2 vector } weights_V31682_ce0 { O 1 bit } weights_V31682_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31682'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1844 \
    name weights_V31683 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31683 \
    op interface \
    ports { weights_V31683_address0 { O 2 vector } weights_V31683_ce0 { O 1 bit } weights_V31683_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31683'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1845 \
    name weights_V31684 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31684 \
    op interface \
    ports { weights_V31684_address0 { O 2 vector } weights_V31684_ce0 { O 1 bit } weights_V31684_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31684'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1846 \
    name weights_V31785 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31785 \
    op interface \
    ports { weights_V31785_address0 { O 2 vector } weights_V31785_ce0 { O 1 bit } weights_V31785_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31785'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1847 \
    name weights_V31786 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31786 \
    op interface \
    ports { weights_V31786_address0 { O 2 vector } weights_V31786_ce0 { O 1 bit } weights_V31786_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31786'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1848 \
    name weights_V31787 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31787 \
    op interface \
    ports { weights_V31787_address0 { O 2 vector } weights_V31787_ce0 { O 1 bit } weights_V31787_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31787'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1849 \
    name weights_V31788 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31788 \
    op interface \
    ports { weights_V31788_address0 { O 2 vector } weights_V31788_ce0 { O 1 bit } weights_V31788_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31788'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1850 \
    name weights_V31789 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31789 \
    op interface \
    ports { weights_V31789_address0 { O 2 vector } weights_V31789_ce0 { O 1 bit } weights_V31789_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31789'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1851 \
    name weights_V31890 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31890 \
    op interface \
    ports { weights_V31890_address0 { O 2 vector } weights_V31890_ce0 { O 1 bit } weights_V31890_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31890'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1852 \
    name weights_V31891 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31891 \
    op interface \
    ports { weights_V31891_address0 { O 2 vector } weights_V31891_ce0 { O 1 bit } weights_V31891_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31891'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1853 \
    name weights_V31892 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31892 \
    op interface \
    ports { weights_V31892_address0 { O 2 vector } weights_V31892_ce0 { O 1 bit } weights_V31892_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31892'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1854 \
    name weights_V31893 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31893 \
    op interface \
    ports { weights_V31893_address0 { O 2 vector } weights_V31893_ce0 { O 1 bit } weights_V31893_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31893'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1855 \
    name weights_V31894 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31894 \
    op interface \
    ports { weights_V31894_address0 { O 2 vector } weights_V31894_ce0 { O 1 bit } weights_V31894_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31894'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1856 \
    name weights_V31995 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31995 \
    op interface \
    ports { weights_V31995_address0 { O 2 vector } weights_V31995_ce0 { O 1 bit } weights_V31995_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31995'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1857 \
    name weights_V31996 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31996 \
    op interface \
    ports { weights_V31996_address0 { O 2 vector } weights_V31996_ce0 { O 1 bit } weights_V31996_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31996'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1858 \
    name weights_V31997 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31997 \
    op interface \
    ports { weights_V31997_address0 { O 2 vector } weights_V31997_ce0 { O 1 bit } weights_V31997_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31997'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1859 \
    name weights_V31998 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31998 \
    op interface \
    ports { weights_V31998_address0 { O 2 vector } weights_V31998_ce0 { O 1 bit } weights_V31998_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31998'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1860 \
    name weights_V31999 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename weights_V31999 \
    op interface \
    ports { weights_V31999_address0 { O 2 vector } weights_V31999_ce0 { O 1 bit } weights_V31999_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_V31999'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1861 \
    name in_V_V6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V6 \
    op interface \
    ports { in_V_V6_dout { I 16 vector } in_V_V6_empty_n { I 1 bit } in_V_V6_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1862 \
    name in_V_V6160 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V6160 \
    op interface \
    ports { in_V_V6160_dout { I 16 vector } in_V_V6160_empty_n { I 1 bit } in_V_V6160_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1863 \
    name in_V_V6161 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V6161 \
    op interface \
    ports { in_V_V6161_dout { I 16 vector } in_V_V6161_empty_n { I 1 bit } in_V_V6161_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1864 \
    name in_V_V6162 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V6162 \
    op interface \
    ports { in_V_V6162_dout { I 16 vector } in_V_V6162_empty_n { I 1 bit } in_V_V6162_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1865 \
    name in_V_V6163 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V6163 \
    op interface \
    ports { in_V_V6163_dout { I 16 vector } in_V_V6163_empty_n { I 1 bit } in_V_V6163_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1866 \
    name in_V_V632 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V632 \
    op interface \
    ports { in_V_V632_dout { I 16 vector } in_V_V632_empty_n { I 1 bit } in_V_V632_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1867 \
    name in_V_V632164 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V632164 \
    op interface \
    ports { in_V_V632164_dout { I 16 vector } in_V_V632164_empty_n { I 1 bit } in_V_V632164_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1868 \
    name in_V_V632165 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V632165 \
    op interface \
    ports { in_V_V632165_dout { I 16 vector } in_V_V632165_empty_n { I 1 bit } in_V_V632165_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1869 \
    name in_V_V632166 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V632166 \
    op interface \
    ports { in_V_V632166_dout { I 16 vector } in_V_V632166_empty_n { I 1 bit } in_V_V632166_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1870 \
    name in_V_V632167 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V632167 \
    op interface \
    ports { in_V_V632167_dout { I 16 vector } in_V_V632167_empty_n { I 1 bit } in_V_V632167_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1871 \
    name in_V_V633 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V633 \
    op interface \
    ports { in_V_V633_dout { I 16 vector } in_V_V633_empty_n { I 1 bit } in_V_V633_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1872 \
    name in_V_V633168 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V633168 \
    op interface \
    ports { in_V_V633168_dout { I 16 vector } in_V_V633168_empty_n { I 1 bit } in_V_V633168_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1873 \
    name in_V_V633169 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V633169 \
    op interface \
    ports { in_V_V633169_dout { I 16 vector } in_V_V633169_empty_n { I 1 bit } in_V_V633169_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1874 \
    name in_V_V633170 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V633170 \
    op interface \
    ports { in_V_V633170_dout { I 16 vector } in_V_V633170_empty_n { I 1 bit } in_V_V633170_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1875 \
    name in_V_V633171 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V633171 \
    op interface \
    ports { in_V_V633171_dout { I 16 vector } in_V_V633171_empty_n { I 1 bit } in_V_V633171_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1876 \
    name in_V_V634 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V634 \
    op interface \
    ports { in_V_V634_dout { I 16 vector } in_V_V634_empty_n { I 1 bit } in_V_V634_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1877 \
    name in_V_V634172 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V634172 \
    op interface \
    ports { in_V_V634172_dout { I 16 vector } in_V_V634172_empty_n { I 1 bit } in_V_V634172_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1878 \
    name in_V_V634173 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V634173 \
    op interface \
    ports { in_V_V634173_dout { I 16 vector } in_V_V634173_empty_n { I 1 bit } in_V_V634173_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1879 \
    name in_V_V634174 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V634174 \
    op interface \
    ports { in_V_V634174_dout { I 16 vector } in_V_V634174_empty_n { I 1 bit } in_V_V634174_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1880 \
    name in_V_V634175 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V634175 \
    op interface \
    ports { in_V_V634175_dout { I 16 vector } in_V_V634175_empty_n { I 1 bit } in_V_V634175_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1881 \
    name in_V_V635 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V635 \
    op interface \
    ports { in_V_V635_dout { I 16 vector } in_V_V635_empty_n { I 1 bit } in_V_V635_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1882 \
    name in_V_V635176 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V635176 \
    op interface \
    ports { in_V_V635176_dout { I 16 vector } in_V_V635176_empty_n { I 1 bit } in_V_V635176_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1883 \
    name in_V_V635177 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V635177 \
    op interface \
    ports { in_V_V635177_dout { I 16 vector } in_V_V635177_empty_n { I 1 bit } in_V_V635177_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1884 \
    name in_V_V635178 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V635178 \
    op interface \
    ports { in_V_V635178_dout { I 16 vector } in_V_V635178_empty_n { I 1 bit } in_V_V635178_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1885 \
    name in_V_V635179 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V635179 \
    op interface \
    ports { in_V_V635179_dout { I 16 vector } in_V_V635179_empty_n { I 1 bit } in_V_V635179_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1886 \
    name out_V_V9 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_out_V_V9 \
    op interface \
    ports { out_V_V9_din { O 30 vector } out_V_V9_full_n { I 1 bit } out_V_V9_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


