

================================================================
== Vivado HLS Report for 'GaussianBlur'
================================================================
* Date:           Tue Aug  4 18:25:17 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        fitler_step_one
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.50|    12.771|        1.69|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |  182|  271958|  182|  271958|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------+----------+-----+--------+-----+--------+---------+
        |                    |          |    Latency   |   Interval   | Pipeline|
        |      Instance      |  Module  | min |   max  | min |   max  |   Type  |
        +--------------------+----------+-----+--------+-----+--------+---------+
        |grp_Filter2D_fu_38  |Filter2D  |  181|  271957|  181|  271957|   none  |
        +--------------------+----------+-----+--------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|      2|
|FIFO             |        -|      -|      -|      -|
|Instance         |        7|     23|   1468|   4023|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     69|
|Register         |        -|      -|     27|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        7|     23|   1495|   4094|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        5|     28|      4|     23|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------+----------+---------+-------+------+------+
    |      Instance      |  Module  | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------+----------+---------+-------+------+------+
    |grp_Filter2D_fu_38  |Filter2D  |        7|     23|  1468|  4023|
    +--------------------+----------+---------+-------+------+------+
    |Total               |          |        7|     23|  1468|  4023|
    +--------------------+----------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  15|          3|    1|          3|
    |ap_done                    |   9|          2|    1|          2|
    |p_dst_data_stream_V_write  |   9|          2|    1|          2|
    |p_src_cols_V_blk_n         |   9|          2|    1|          2|
    |p_src_data_stream_V_read   |   9|          2|    1|          2|
    |p_src_rows_V_blk_n         |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  69|         15|    7|         15|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   2|   0|    2|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |grp_Filter2D_fu_38_ap_start_reg  |   1|   0|    1|          0|
    |p_src_cols_V_read_reg_55         |  11|   0|   11|          0|
    |p_src_rows_V_read_reg_50         |  11|   0|   11|          0|
    |start_once_reg                   |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  27|   0|   27|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |     GaussianBlur    | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |     GaussianBlur    | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |     GaussianBlur    | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs |     GaussianBlur    | return value |
|ap_done                      | out |    1| ap_ctrl_hs |     GaussianBlur    | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |     GaussianBlur    | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |     GaussianBlur    | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |     GaussianBlur    | return value |
|start_out                    | out |    1| ap_ctrl_hs |     GaussianBlur    | return value |
|start_write                  | out |    1| ap_ctrl_hs |     GaussianBlur    | return value |
|p_src_rows_V_dout            |  in |   11|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_empty_n         |  in |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_read            | out |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_cols_V_dout            |  in |   11|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_empty_n         |  in |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_read            | out |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.28>
ST_1 : Operation 3 [1/1] (3.63ns)   --->   "%p_src_rows_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %p_src_rows_V)"   --->   Operation 3 'read' 'p_src_rows_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%p_src_cols_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %p_src_cols_V)"   --->   Operation 4 'read' 'p_src_cols_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 5 [2/2] (1.65ns)   --->   "call fastcc void @Filter2D(i11 %p_src_rows_V_read, i11 %p_src_cols_V_read, i8* %p_src_data_stream_V, i8* %p_dst_data_stream_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2678->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2688]   --->   Operation 5 'call' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecInterface(i11* %p_src_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 8 'specinterface' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecInterface(i11* %p_src_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 9 'specinterface' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "call fastcc void @Filter2D(i11 %p_src_rows_V_read, i11 %p_src_cols_V_read, i8* %p_src_data_stream_V, i8* %p_dst_data_stream_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2678->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:2688]   --->   Operation 10 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 11 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_src_rows_V_read (read         ) [ 001]
p_src_cols_V_read (read         ) [ 001]
empty             (specinterface) [ 000]
empty_80          (specinterface) [ 000]
empty_81          (specinterface) [ 000]
empty_82          (specinterface) [ 000]
StgValue_10       (call         ) [ 000]
StgValue_11       (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter2D"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="p_src_rows_V_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="11" slack="0"/>
<pin id="28" dir="0" index="1" bw="11" slack="0"/>
<pin id="29" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="p_src_cols_V_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="11" slack="0"/>
<pin id="34" dir="0" index="1" bw="11" slack="0"/>
<pin id="35" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="grp_Filter2D_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="0" slack="0"/>
<pin id="40" dir="0" index="1" bw="11" slack="0"/>
<pin id="41" dir="0" index="2" bw="11" slack="0"/>
<pin id="42" dir="0" index="3" bw="8" slack="0"/>
<pin id="43" dir="0" index="4" bw="8" slack="0"/>
<pin id="44" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_5/1 "/>
</bind>
</comp>

<comp id="50" class="1005" name="p_src_rows_V_read_reg_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="11" slack="1"/>
<pin id="52" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read "/>
</bind>
</comp>

<comp id="55" class="1005" name="p_src_cols_V_read_reg_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="11" slack="1"/>
<pin id="57" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="8" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="26" pin="2"/><net_sink comp="38" pin=1"/></net>

<net id="47"><net_src comp="32" pin="2"/><net_sink comp="38" pin=2"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="38" pin=3"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="38" pin=4"/></net>

<net id="53"><net_src comp="26" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="54"><net_src comp="50" pin="1"/><net_sink comp="38" pin=1"/></net>

<net id="58"><net_src comp="32" pin="2"/><net_sink comp="55" pin=0"/></net>

<net id="59"><net_src comp="55" pin="1"/><net_sink comp="38" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {1 2 }
 - Input state : 
	Port: GaussianBlur : p_src_rows_V | {1 }
	Port: GaussianBlur : p_src_cols_V | {1 }
	Port: GaussianBlur : p_src_data_stream_V | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   call   |      grp_Filter2D_fu_38      |    7    |    23   |  26.535 |   1303  |   3901  |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   read   | p_src_rows_V_read_read_fu_26 |    0    |    0    |    0    |    0    |    0    |
|          | p_src_cols_V_read_read_fu_32 |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   Total  |                              |    7    |    23   |  26.535 |   1303  |   3901  |
|----------|------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|p_src_cols_V_read_reg_55|   11   |
|p_src_rows_V_read_reg_50|   11   |
+------------------------+--------+
|          Total         |   22   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_Filter2D_fu_38 |  p1  |   2  |  11  |   22   ||    9    |
| grp_Filter2D_fu_38 |  p2  |   2  |  11  |   22   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   44   ||  3.538  ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    7   |   23   |   26   |  1303  |  3901  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |    -   |   22   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    7   |   23   |   30   |  1325  |  3919  |
+-----------+--------+--------+--------+--------+--------+
