#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Fri Jan 26 12:36:03 2024
# Process ID: 15136
# Current directory: C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.runs/synth_1
# Command line: vivado.exe -log sistema_di_testing_on_board.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sistema_di_testing_on_board.tcl
# Log file: C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.runs/synth_1/sistema_di_testing_on_board.vds
# Journal file: C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sistema_di_testing_on_board.tcl -notrace
Command: synth_design -top sistema_di_testing_on_board -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8316 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 739.906 ; gain = 177.098
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sistema_di_testing_on_board' [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/new/sistema_di_testing_on_board.vhd:11]
INFO: [Synth 8-638] synthesizing module 'sistema_di_testing' [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/new/sistema_di_testing.vhd:11]
INFO: [Synth 8-638] synthesizing module 'unita_operativa' [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/new/unita_operativa.vhd:13]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/imports/components/counter.vhd:17]
	Parameter bits bound to: 3 - type: integer 
	Parameter delay bound to: 32'b00000000000000000000000000000000 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/imports/components/counter.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/imports/components/counter.vhd:17]
INFO: [Synth 8-638] synthesizing module 'rom' [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/imports/components/rom.vhd:17]
	Parameter nbit_addr bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rom' (2#1) [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/imports/components/rom.vhd:17]
INFO: [Synth 8-638] synthesizing module 'macchina_combinatoria' [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/new/macchina_combinatoria.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'macchina_combinatoria' (3#1) [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/new/macchina_combinatoria.vhd:9]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/imports/components/memory.vhd:18]
	Parameter nbits_addr bound to: 3 - type: integer 
	Parameter width bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory' (4#1) [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/imports/components/memory.vhd:18]
INFO: [Synth 8-638] synthesizing module 'mux2to1' [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/imports/new/mux2to1.vhd:13]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/imports/new/mux2to1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'mux2to1' (5#1) [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/imports/new/mux2to1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'unita_operativa' (6#1) [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/new/unita_operativa.vhd:13]
INFO: [Synth 8-638] synthesizing module 'unita_controllo' [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/new/unita_controllo.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'unita_controllo' (7#1) [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/new/unita_controllo.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sistema_di_testing' (8#1) [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/new/sistema_di_testing.vhd:11]
INFO: [Synth 8-638] synthesizing module 'button_debouncer' [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/imports/src/button_debouncer.vhd:16]
	Parameter clk_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 650000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/imports/src/button_debouncer.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'button_debouncer' (9#1) [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/imports/src/button_debouncer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sistema_di_testing_on_board' (10#1) [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/sources_1/new/sistema_di_testing_on_board.vhd:11]
WARNING: [Synth 8-3331] design macchina_combinatoria has unconnected port x[3]
WARNING: [Synth 8-3331] design unita_operativa has unconnected port en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 805.098 ; gain = 242.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 805.098 ; gain = 242.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 805.098 ; gain = 242.289
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/constrs_1/imports/code/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/constrs_1/imports/code/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.srcs/constrs_1/imports/code/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sistema_di_testing_on_board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sistema_di_testing_on_board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 921.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 921.520 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 921.520 ; gain = 358.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 921.520 ; gain = 358.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 921.520 ; gain = 358.711
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sc_reg' in module 'unita_controllo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                            00001 |                              000
                read_rom |                            00010 |                              001
                     mem |                            00100 |                              011
                     inc |                            01000 |                              100
                    idle |                            10000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sc_reg' using encoding 'one-hot' in module 'unita_controllo'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 921.520 ; gain = 358.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 10    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module rom 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module mux2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module unita_controllo 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module button_debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 921.520 ; gain = 358.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:17 . Memory (MB): peak = 921.520 ; gain = 358.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:18 . Memory (MB): peak = 921.520 ; gain = 358.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:18 . Memory (MB): peak = 924.391 ; gain = 361.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:21 . Memory (MB): peak = 931.145 ; gain = 368.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:21 . Memory (MB): peak = 931.145 ; gain = 368.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:21 . Memory (MB): peak = 931.145 ; gain = 368.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:21 . Memory (MB): peak = 931.145 ; gain = 368.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:21 . Memory (MB): peak = 931.145 ; gain = 368.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:21 . Memory (MB): peak = 931.145 ; gain = 368.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT2   |     5|
|5     |LUT3   |     1|
|6     |LUT4   |    35|
|7     |LUT5   |     3|
|8     |LUT6   |     7|
|9     |FDCE   |     3|
|10    |FDRE   |    41|
|11    |FDSE   |     1|
|12    |IBUF   |     3|
|13    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-------------------+------+
|      |Instance          |Module             |Cells |
+------+------------------+-------------------+------+
|1     |top               |                   |   113|
|2     |  button_read     |button_debouncer   |    83|
|3     |  sistema_testing |sistema_di_testing |    23|
|4     |    UC            |unita_controllo    |    11|
|5     |    UO            |unita_operativa    |    12|
|6     |      cont        |counter            |     5|
|7     |      rom         |rom                |     7|
+------+------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:21 . Memory (MB): peak = 931.145 ; gain = 368.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:01:13 . Memory (MB): peak = 931.145 ; gain = 251.914
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:22 . Memory (MB): peak = 931.145 ; gain = 368.336
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 946.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:39 . Memory (MB): peak = 946.016 ; gain = 654.258
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 946.016 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/biagi/6_Sistema_di_testing/6_Sistema_di_testing.runs/synth_1/sistema_di_testing_on_board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sistema_di_testing_on_board_utilization_synth.rpt -pb sistema_di_testing_on_board_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 12:37:50 2024...
