v 20110115 2
C 51300 39900 1 0 0 ATmega644_DIP.sym
{
T 53700 46800 5 10 1 1 0 6 1
refdes=U1
T 51700 47550 5 10 0 0 0 0 1
device=ATmega163_DIP
T 51700 47750 5 10 0 0 0 0 1
footprint=DIP40
}
C 52300 49200 1 0 0 vcc-1.sym
{
T 52300 49200 5 10 1 1 0 0 1
value=5v
}
N 52500 49200 52500 47600 4
N 52500 49100 54700 49100 4
N 52900 49100 52900 47600 4
N 53700 49100 53700 47600 4
C 54800 48100 1 90 0 resistor-1.sym
{
T 54400 48400 5 10 0 0 90 0 1
device=RESISTOR
T 54500 48300 5 10 1 1 90 0 1
value=10k
}
N 54700 49100 54700 49000 4
N 54700 48100 54700 47500 4
C 23500 44400 1 0 0 terminal-1.sym
{
T 23810 45150 5 10 0 0 0 0 1
device=terminal
T 23810 45000 5 10 0 0 0 0 1
footprint=CONNECTOR 1 1
T 23750 44450 5 10 1 1 0 6 1
refdes=ISP MISO
}
C 23500 44800 1 0 0 terminal-1.sym
{
T 23810 45550 5 10 0 0 0 0 1
device=terminal
T 23810 45400 5 10 0 0 0 0 1
footprint=CONNECTOR 1 1
T 23750 44850 5 10 1 1 0 6 1
refdes=ISP MOSI
}
C 23500 44000 1 0 0 terminal-1.sym
{
T 23810 44750 5 10 0 0 0 0 1
device=terminal
T 23810 44600 5 10 0 0 0 0 1
footprint=CONNECTOR 1 1
T 23750 44050 5 10 1 1 0 6 1
refdes=ISP SCLK
}
C 23500 45200 1 0 0 terminal-1.sym
{
T 23810 45950 5 10 0 0 0 0 1
device=terminal
T 23810 45800 5 10 0 0 0 0 1
footprint=CONNECTOR 1 1
T 23750 45250 5 10 1 1 0 6 1
refdes=ISP RESET
}
N 24400 44900 51400 44900 4
N 51400 44500 24400 44500 4
N 51400 44100 24400 44100 4
N 24400 45300 24700 45300 4
N 24700 45300 24700 47800 4
N 24700 47800 54700 47800 4
C 55100 47800 1 0 0 switch-spst-1.sym
{
T 55500 48500 5 10 0 0 0 0 1
device=SPST
T 55400 48100 5 10 1 1 0 0 1
refdes=RESET
}
N 54700 47800 55100 47800 4
C 56200 47500 1 0 0 gnd-1.sym
N 55900 47800 56300 47800 4
C 54100 39700 1 0 0 gnd-1.sym
C 54800 39700 1 0 0 gnd-1.sym
C 48400 37400 1 0 0 osc-1.sym
{
T 49300 38300 5 10 0 0 0 0 1
device=OSC
T 48400 38300 5 10 1 1 0 0 1
refdes=U2
T 48500 37900 5 10 1 1 0 0 1
value=20 MHz
}
N 52400 37900 52400 40000 4
C 49100 37300 1 0 0 gnd-1.sym
T 49300 37200 9 10 1 0 0 0 2
7

C 48900 38400 1 0 0 vcc-1.sym
{
T 48900 38400 5 10 1 1 0 0 1
value=5v
}
P 49100 38300 49100 38200 1 0 0
{
T 49100 38300 5 10 0 0 0 0 1
pintype=unknown
T 49305 38350 5 10 1 1 180 0 1
pinnumber=14
T 49100 38300 5 10 0 0 0 0 1
pinseq=0
}
N 49100 38400 49100 38300 4
T 27500 61000 9 40 1 0 0 0 1
CAT-644 Computer
C 37900 38800 1 0 0 max232-2.sym
{
T 38200 42450 5 10 0 0 0 0 1
device=MAX232
T 38600 42500 5 10 1 1 0 6 1
refdes=U3
T 38200 42650 5 10 0 0 0 0 1
footprint=DIP16
}
N 49600 37900 52400 37900 4
C 24300 57100 1 0 0 lm7805-1.sym
{
T 25900 58400 5 10 0 0 0 0 1
device=7805
T 25700 58100 5 10 1 1 0 6 1
refdes=U4
}
C 25000 56300 1 0 0 gnd-1.sym
C 22200 58100 1 0 0 vcc-1.sym
{
T 21700 58600 5 10 1 1 0 0 1
value=unregulated > 8v
}
N 25900 57700 26700 57700 4
N 26300 57700 26300 58200 4
C 26100 58200 1 0 0 vcc-1.sym
{
T 26100 58200 5 10 1 1 0 0 1
value=5v
}
C 22800 57500 1 0 0 diode-1.sym
{
T 23200 58100 5 10 0 0 0 0 1
device=DIODE
T 22900 58000 5 10 1 1 0 0 1
value=1n4001
T 23200 57200 5 10 1 1 90 0 1
refdes=D1
}
N 39900 39900 42400 39900 4
N 42400 39900 42400 43500 4
N 42400 43500 51400 43500 4
N 51400 43100 42200 43100 4
N 42200 40300 42200 43100 4
N 42200 40300 39900 40300 4
N 33000 40300 37900 40300 4
C 37000 42100 1 180 0 capacitor-2.sym
{
T 36800 41400 5 10 0 0 180 0 1
device=POLARIZED_CAPACITOR
T 36400 42100 5 10 1 1 180 0 1
refdes=C1
T 36800 41200 5 10 0 0 180 0 1
symversion=0.1
T 36600 42100 5 10 1 1 0 0 1
value=1uF
}
C 37000 41300 1 180 0 capacitor-2.sym
{
T 36800 40600 5 10 0 0 180 0 1
device=POLARIZED_CAPACITOR
T 36400 41300 5 10 1 1 180 0 1
refdes=C2
T 36800 40400 5 10 0 0 180 0 1
symversion=0.1
T 36600 41300 5 10 1 1 0 0 1
value=1uF
}
N 37000 41900 37900 41900 4
N 37900 41500 36100 41500 4
N 36100 41500 36100 41900 4
N 37900 40700 36100 40700 4
N 36100 40700 36100 41100 4
N 37000 41100 37900 41100 4
C 40000 41700 1 0 0 capacitor-2.sym
{
T 40200 42400 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 40600 41700 5 10 1 1 0 0 1
refdes=C3
T 40200 42600 5 10 0 0 0 0 1
symversion=0.1
T 40400 41700 5 10 1 1 180 0 1
value=1uF
}
C 41000 41300 1 180 0 capacitor-2.sym
{
T 40800 40600 5 10 0 0 180 0 1
device=POLARIZED_CAPACITOR
T 40400 41300 5 10 1 1 180 0 1
refdes=C4
T 40800 40400 5 10 0 0 180 0 1
symversion=0.1
T 40600 41300 5 10 1 1 0 0 1
value=1uF
}
C 41100 40600 1 0 0 gnd-1.sym
N 39900 41900 40000 41900 4
N 39900 41100 40100 41100 4
N 41200 40900 41200 41900 4
N 41200 41100 41000 41100 4
N 40900 41900 41200 41900 4
T 39100 41700 9 10 1 0 0 0 1
+8.5V
T 39100 40900 9 10 1 0 0 0 1
-8.5V
C 38800 38300 1 0 0 gnd-1.sym
P 38900 38600 38900 38800 1 0 0
{
T 38900 38600 5 10 0 0 0 0 1
pintype=unknown
T 39245 38700 5 10 1 1 180 0 1
pinlabel=gnd
T 38900 38600 5 10 0 0 0 0 1
pinseq=0
}
P 38900 39000 38900 38600 1 0 0
{
T 38900 39000 5 10 0 0 0 0 1
pintype=unknown
T 38805 38750 5 10 1 1 180 0 1
pinnumber=15
T 38900 39000 5 10 0 0 0 0 1
pinseq=0
}
C 38900 42600 1 0 0 vcc-1.sym
{
T 38900 42600 5 10 1 1 0 0 1
value=5v
}
P 39100 42400 39100 42200 1 0 0
{
T 39100 42400 5 10 0 0 0 0 1
pintype=unknown
T 39305 42450 5 10 1 1 180 0 1
pinnumber=16
T 39100 42400 5 10 0 0 0 0 1
pinseq=0
}
N 39100 42600 39100 42400 4
T 36600 42800 9 10 1 0 0 0 1
RS-232 Driver
T 23800 45700 9 10 1 0 0 0 1
ISP
T 24600 59100 9 10 1 0 0 0 1
Power Supply
C 27900 57600 1 0 0 led-2.sym
{
T 28700 57900 5 10 1 1 0 0 1
refdes=LED1
T 28000 58200 5 10 0 0 0 0 1
device=LED
}
C 26700 57600 1 0 0 resistor-1.sym
{
T 27000 58000 5 10 0 0 0 0 1
device=RESISTOR
T 26900 57900 5 10 1 1 0 0 1
refdes=470
}
C 28900 57200 1 0 0 gnd-1.sym
N 27600 57700 27900 57700 4
N 28800 57700 29000 57700 4
N 29000 57700 29000 57500 4
C 34500 38400 1 90 0 DB9-1.sym
{
T 31600 39400 5 10 0 0 90 0 1
device=DB9
T 33500 38200 5 10 1 1 180 0 1
refdes=MALE RS-232
}
N 34200 39600 34900 39600 4
N 34900 39600 34900 39300 4
C 34800 39000 1 0 0 gnd-1.sym
N 37900 39900 32400 39900 4
N 32400 39900 32400 39600 4
N 33000 40300 33000 39600 4
N 42300 46900 51400 46900 4
N 42600 46500 51400 46500 4
N 42900 46100 51400 46100 4
N 43200 45700 51400 45700 4
N 43500 45300 51400 45300 4
C 47700 48100 1 0 0 gnd-1.sym
N 48100 42300 51400 42300 4
N 48100 42300 48100 48400 4
T 48100 42300 9 10 1 0 0 0 1
PAGE LATCH
C 52100 51100 1 0 0 628128.sym
{
T 54500 58100 5 10 0 0 0 0 1
device=628512
T 54400 58200 5 10 1 1 0 6 1
refdes=U6
T 54500 58900 5 10 0 0 0 0 1
footprint=none
}
N 54700 57800 62100 57800 4
N 57600 43500 57600 57800 4
N 55600 43500 57600 43500 4
N 55600 42700 58400 42700 4
N 58400 42700 58400 57200 4
N 55600 43100 58000 43100 4
N 58000 43100 58000 57500 4
N 55600 42300 58800 42300 4
N 58800 42300 58800 56900 4
N 55600 41900 59200 41900 4
N 59200 41900 59200 56600 4
N 55600 41500 59600 41500 4
N 59600 41500 59600 56300 4
N 55600 41100 60000 41100 4
N 60000 41100 60000 56000 4
N 55600 40700 60400 40700 4
N 60400 40700 60400 55700 4
N 54700 57500 62100 57500 4
N 54700 57200 62100 57200 4
N 54700 56900 62100 56900 4
N 54700 56300 62100 56300 4
N 54700 56000 62100 56000 4
N 54700 55700 62100 55700 4
T 58800 51700 9 10 1 0 0 0 1
DATA
C 54700 52400 1 0 0 gnd-1.sym
N 54600 52900 54800 52900 4
N 54800 52900 54800 52700 4
C 53200 58300 1 0 0 vcc-1.sym
{
T 53200 58300 5 10 1 1 0 0 1
value=5v
}
N 55600 44900 56600 44900 4
N 56600 44900 56600 50300 4
N 47700 50300 56600 50300 4
N 47700 50300 47700 53000 4
N 47700 53000 52100 53000 4
T 55100 50300 9 10 1 0 0 0 1
BANK SELECT
C 52000 51000 1 0 0 gnd-1.sym
N 50700 52700 52100 52700 4
N 51800 52400 52100 52400 4
C 50500 52600 1 0 0 vcc-1.sym
{
T 50500 52600 5 10 1 1 0 0 1
value=5v
}
N 50700 52700 50700 52600 4
N 51800 52400 51800 51300 4
N 51800 51300 52100 51300 4
N 52100 51900 49700 51900 4
N 49700 41100 49700 51900 4
N 52100 51600 50400 51600 4
N 50400 42700 50400 51600 4
N 51400 42700 50400 42700 4
N 49700 41100 51400 41100 4
T 50000 41100 9 10 1 0 0 0 1
/WRITE
T 50500 42500 9 10 1 0 0 0 2
/READ

C 49100 48500 1 0 0 gnd-1.sym
C 49000 49800 1 0 0 vcc-1.sym
{
T 49000 49800 5 10 1 1 0 0 1
value=5v
}
P 48700 49800 48300 49800 1 0 0
{
T 48700 49800 5 10 0 0 0 0 1
pintype=unknown
T 48395 49845 5 10 1 1 0 0 1
pinnumber=20
T 48700 49800 5 10 0 0 0 0 1
pinseq=0
}
P 48700 48800 48300 48800 1 0 0
{
T 48700 48800 5 10 0 0 0 0 1
pintype=unknown
T 48395 48845 5 10 1 1 0 0 1
pinnumber=10
T 48700 48800 5 10 0 0 0 0 1
pinseq=0
}
N 62100 56600 54700 56600 4
N 64100 56300 69600 56300 4
C 69600 56200 1 0 0 resistor-1.sym
{
T 69900 56600 5 10 0 0 0 0 1
device=RESISTOR
T 69800 56000 5 10 1 1 0 0 1
refdes=470
}
C 68800 56500 1 0 0 resistor-1.sym
{
T 69100 56900 5 10 0 0 0 0 1
device=RESISTOR
T 69000 56300 5 10 1 1 0 0 1
refdes=1k
}
N 64100 56600 68800 56600 4
N 69700 56600 70500 56600 4
N 70500 56600 70500 56300 4
C 65400 57400 1 0 0 resistor-1.sym
{
T 65700 57800 5 10 0 0 0 0 1
device=RESISTOR
T 65600 57200 5 10 1 1 0 0 1
refdes=470
}
C 64600 57700 1 0 0 resistor-1.sym
{
T 64900 58100 5 10 0 0 0 0 1
device=RESISTOR
T 64800 57500 5 10 1 1 0 0 1
refdes=1k
}
N 65500 57800 66300 57800 4
N 66300 57800 66300 57500 4
N 66300 57500 73500 57500 4
C 67400 56800 1 0 0 resistor-1.sym
{
T 67700 57200 5 10 0 0 0 0 1
device=RESISTOR
T 67600 56600 5 10 1 1 0 0 1
refdes=470
}
C 66600 57100 1 0 0 resistor-1.sym
{
T 66900 57500 5 10 0 0 0 0 1
device=RESISTOR
T 66800 56900 5 10 1 1 0 0 1
refdes=1k
}
N 67500 57200 68300 57200 4
N 68300 57200 68300 56900 4
N 68300 56900 72900 56900 4
N 64100 57500 65400 57500 4
N 64100 57200 66600 57200 4
N 64100 56900 67400 56900 4
T 71000 57600 9 10 1 0 0 0 1
Analog Red
T 70900 57000 9 10 1 0 0 0 1
Analog Green
T 71000 56400 9 10 1 0 0 0 1
Analog Blue
C 70400 54200 1 0 0 DB15hd.sym
{
T 71501 58851 5 10 0 0 0 0 1
device=DB15
T 69501 54701 5 10 1 1 0 0 1
refdes=VGA female
T 73601 54551 5 8 1 1 0 0 1
pinnumber=11
T 73001 54551 5 8 1 1 0 0 1
pinnumber=12
T 72401 54551 5 8 1 1 0 0 1
pinnumber=13
T 71801 54551 5 8 1 1 0 0 1
pinnumber=14
T 71201 54551 5 8 1 1 0 0 1
pinnumber=15
T 73601 54951 5 8 1 1 0 0 1
pinnumber=1
T 73001 54951 5 8 1 1 0 0 1
pinnumber=2
T 72401 54951 5 8 1 1 0 0 1
pinnumber=3
T 71801 54951 5 8 1 1 0 0 1
pinnumber=4
T 71201 54951 5 8 1 1 0 0 1
pinnumber=5
T 70901 54751 5 8 1 1 0 0 1
pinnumber=10
T 71501 54751 5 8 1 1 0 0 1
pinnumber=9
T 72101 54751 5 8 1 1 0 0 1
pinnumber=8
T 72701 54751 5 8 1 1 0 0 1
pinnumber=7
T 73301 54751 5 8 1 1 0 0 1
pinnumber=6
}
N 73500 55400 73500 57500 4
N 72900 55400 72900 56900 4
N 72300 55400 72300 56300 4
N 70500 56300 72300 56300 4
C 73100 53200 1 0 0 gnd-1.sym
N 73200 54200 73200 53500 4
N 69200 53500 73200 53500 4
N 72600 53500 72600 54200 4
N 72000 53500 72000 54200 4
N 70800 54200 70800 53500 4
N 72300 39000 72300 54200 4
T 72500 52400 9 10 1 0 90 0 1
HSync
N 71700 38500 71700 54200 4
T 71900 52400 9 10 1 0 90 0 1
VSync
N 69200 53500 69200 55500 4
N 69200 55500 71100 55500 4
N 71100 55500 71100 55400 4
N 51400 41500 51000 41500 4
N 51000 41500 51000 39000 4
N 51000 39000 72300 39000 4
N 51400 41900 50700 41900 4
N 50700 38500 50700 41900 4
N 50700 38500 71700 38500 4
C 70100 51700 1 0 0 capacitor-1.sym
{
T 70300 52400 5 10 0 0 0 0 1
device=CAPACITOR
T 70300 52200 5 10 1 1 0 0 1
refdes=.01uF
T 70300 52600 5 10 0 0 0 0 1
symversion=0.1
}
N 70100 51900 69700 51900 4
N 69700 51900 69700 53500 4
N 71000 51900 71700 51900 4
T 67600 51500 9 10 1 0 0 0 1
Capacitor needed to reduce noise on vsync,
N 55600 45300 61500 45300 4
N 61500 45300 61500 55400 4
T 61600 45300 9 10 1 0 0 0 1
/VGADACOUT
N 51400 40700 47700 40700 4
T 48400 40800 9 10 1 0 0 0 1
AUDIO OUT (0-5V)
C 47800 39800 1 90 0 resistor-variable-1.sym
{
T 46900 40600 5 10 0 0 90 0 1
device=VARIABLE_RESISTOR
T 47400 40400 5 10 1 1 90 0 1
refdes=1k, 5k, 10k, etc
}
C 47600 39500 1 0 0 gnd-1.sym
C 45900 40200 1 0 0 terminal-1.sym
{
T 46210 40950 5 10 0 0 0 0 1
device=terminal
T 46210 40800 5 10 0 0 0 0 1
footprint=CONNECTOR 1 1
T 46150 40250 5 10 1 1 0 6 1
refdes=Audio OUT (variable level)
}
N 46800 40300 47200 40300 4
C 63100 54600 1 0 0 gnd-1.sym
C 62100 54900 1 90 0 vcc-1.sym
{
T 62100 54900 5 10 1 1 90 0 1
value=5v
}
L 32000 50600 32200 50600 3 0 0 0 -1 -1
L 32800 50600 33000 50600 3 0 0 0 -1 -1
T 32100 51800 9 8 1 0 0 0 2
74HCT224
version
C 40900 49400 1 0 0 connector8-2.sym
{
T 41600 53200 5 10 1 1 0 6 1
refdes=SDCARD
T 41200 53050 5 10 0 0 0 0 1
device=CONNECTOR_8
T 41200 53250 5 10 0 0 0 0 1
footprint=SIP8N
}
C 36600 53400 1 90 0 resistor-1.sym
{
T 36200 53700 5 10 0 0 90 0 1
device=RESISTOR
T 36300 53600 5 10 1 1 90 0 1
refdes=R1
T 36600 53800 5 10 1 1 0 0 1
value=5k
}
C 36300 54500 1 0 0 vcc-1.sym
{
T 36300 54900 5 10 1 1 0 0 1
value=3.3v\
}
C 40000 52800 1 180 0 diode-1.sym
{
T 39600 52200 5 10 0 0 180 0 1
device=DIODE
T 39700 52300 5 10 1 1 180 0 1
refdes=D1
}
C 40100 53000 1 90 0 resistor-1.sym
{
T 39700 53300 5 10 0 0 90 0 1
device=RESISTOR
T 39800 53200 5 10 1 1 90 0 1
refdes=R1
T 40100 53400 5 10 1 1 0 0 1
value=5k
}
N 40000 52600 40000 53000 4
C 35500 52700 1 180 0 diode-1.sym
{
T 35100 52100 5 10 0 0 180 0 1
device=DIODE
T 35500 52700 5 10 1 1 180 0 1
refdes=D1
}
C 31500 50100 1 0 0 74244-1.sym
{
T 31800 53250 5 10 0 0 0 0 1
device=74244
T 33200 53100 5 10 1 1 0 6 1
refdes=U1
T 31800 53450 5 10 0 0 0 0 1
footprint=DIP20
}
N 32100 49000 32100 50100 4
C 37300 53400 1 90 0 resistor-1.sym
{
T 36900 53700 5 10 0 0 90 0 1
device=RESISTOR
T 37000 53600 5 10 1 1 90 0 1
refdes=R1
T 37300 53800 5 10 1 1 0 0 1
value=5k
}
N 36500 54500 36500 54300 4
N 36500 54500 40400 54500 4
N 37200 54500 37200 54300 4
C 36200 52400 1 180 0 diode-1.sym
{
T 35800 51800 5 10 0 0 180 0 1
device=DIODE
T 36200 52400 5 10 1 1 180 0 1
refdes=D1
}
N 35500 52500 38600 52500 4
N 36500 52500 36500 53400 4
N 36200 52200 40900 52200 4
N 37200 52200 37200 53400 4
N 34600 52500 33500 52500 4
N 33500 52200 35300 52200 4
N 30700 52800 31500 52800 4
N 33500 52800 34100 52800 4
C 31000 49800 1 0 0 ground.sym
C 32300 49800 1 0 0 ground.sym
N 31200 50100 31200 51900 4
N 31200 51900 31500 51900 4
N 31500 51600 31200 51600 4
N 31500 51300 31200 51300 4
N 31500 51000 31200 51000 4
N 31500 50700 31200 50700 4
P 32500 53000 32500 53300 1 0 0
{
T 32500 53000 5 10 0 0 0 0 1
pintype=unknown
T 32700 53055 5 10 1 1 90 0 1
value=vcc
T 32450 53205 5 10 1 1 90 6 1
pinnumber=20
T 32500 53000 5 10 0 0 0 0 1
pinseq=0
}
C 32300 53300 1 0 0 vcc-1.sym
{
T 32400 53700 5 10 1 1 0 0 1
value=5v
}
P 32500 50400 32500 50200 1 0 0
{
T 32605 50650 5 10 1 1 180 0 1
pinnumber=10
T 32500 50400 5 10 0 0 0 0 1
pinseq=0
}
N 32500 50100 32500 50400 4
C 33600 50000 1 0 0 vcc-1.sym
{
T 33700 50400 5 10 1 1 0 0 1
value=5v
}
N 32900 50100 32900 49900 4
N 32900 49900 33800 49900 4
N 33800 49900 33800 50200 4
T 37000 45200 9 10 1 0 0 0 1
SPI Bus (5V)
N 29500 52200 29500 44900 4
N 30200 52500 30200 44100 4
N 34100 52800 34100 44500 4
T 35900 44900 9 10 1 0 0 0 1
MOSI
T 35900 44500 9 10 1 0 0 0 1
MISO
T 35900 44100 9 10 1 0 0 0 1
SCLK
N 30700 52800 30700 48200 4
N 29500 52200 31500 52200 4
N 30200 52500 31500 52500 4
N 39700 52600 40900 52600 4
N 39100 52600 39000 52600 4
N 39000 52600 39000 49000 4
N 29100 49000 39000 49000 4
N 38600 52500 38600 51000 4
N 38600 51000 40900 51000 4
N 30700 48200 40500 48200 4
N 40500 50200 40500 48200 4
N 40500 50200 40900 50200 4
N 40000 54500 40000 53900 4
C 55600 45600 1 0 0 output-2.sym
{
T 56500 45800 5 10 0 0 0 0 1
net=OUTPUT:1
T 55800 46300 5 10 0 0 0 0 1
device=none
T 55700 45900 5 10 1 1 0 1 1
value=TO SD_ENABLE
}
C 27700 48900 1 0 0 input-2.sym
{
T 27700 49100 5 10 0 0 0 0 1
net=INPUT:1
T 28300 49600 5 10 0 0 0 0 1
device=none
T 28200 49000 5 10 1 1 0 7 1
value=SD_ENABLE (from PORTA3)
}
C 39700 49900 1 0 0 ground.sym
N 40900 51800 39900 51800 4
N 39900 51800 39900 50200 4
N 40900 50600 39900 50600 4
N 40900 51400 40400 51400 4
N 40400 51400 40400 54500 4
B 37600 57900 200 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 37900 58100 200 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 38200 58100 200 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 38500 58100 200 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 38800 58100 200 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 39100 58100 200 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 39400 58100 200 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 39700 58100 100 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 39900 58100 100 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 37600 57700 9 10 1 0 0 0 1
9
T 39900 57900 9 10 1 0 0 0 1
8
T 39700 57900 9 10 1 0 0 0 1
7
T 39400 57900 9 10 1 0 0 0 1
6
T 39100 57900 9 10 1 0 0 0 1
5
T 38800 57900 9 10 1 0 0 0 1
4
T 38500 57900 9 10 1 0 0 0 1
3
T 38200 57900 9 10 1 0 0 0 1
2
T 37900 57900 9 10 1 0 0 0 1
1
L 37400 58300 37400 55100 3 0 0 0 -1 -1
L 37400 55100 40200 55100 3 0 0 0 -1 -1
L 40200 55100 40200 58700 3 0 0 0 -1 -1
L 37400 58300 37800 58700 3 0 0 0 -1 -1
L 37800 58700 40200 58700 3 0 0 0 -1 -1
T 39300 56800 5 10 1 1 0 6 1
refdes=SDCARD
N 26900 54100 26900 53200 4
N 27900 54900 29200 54900 4
C 29000 55100 1 0 0 vcc-1.sym
{
T 29000 55500 5 10 1 1 0 0 1
value=3.3v\
}
N 29200 55100 29200 54900 4
C 23800 57700 1 270 0 capacitor-2.sym
{
T 24500 57500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 24300 57500 5 10 1 1 270 0 1
refdes=C?
T 24700 57500 5 10 0 0 270 0 1
symversion=0.1
}
N 25100 56600 25100 57100 4
N 24000 56800 24000 56600 4
N 24000 56600 25100 56600 4
N 23700 57700 24300 57700 4
N 22400 58100 22400 57700 4
N 22400 57700 22800 57700 4
C 65400 39500 1 0 0 PS2conn.sym
{
T 65800 47150 5 10 0 0 0 0 1
device=ATmega163_DIP
T 65800 47350 5 10 0 0 0 0 1
footprint=DIP40
}
N 55600 44100 69600 44100 4
N 69600 44100 69600 42500 4
N 55600 44500 70600 44500 4
N 70600 44500 70600 40500 4
N 70600 40500 69400 40500 4
C 69800 41100 1 0 0 gnd-1.sym
C 65000 42900 1 0 0 vcc-1.sym
{
T 65000 42900 5 10 1 1 0 0 1
value=5v
}
N 65200 41500 65200 42900 4
N 65200 41500 65500 41500 4
N 69700 41500 69900 41500 4
N 69900 41500 69900 41400 4
C 48300 48400 1 90 0 74573-1.sym
{
T 44550 48700 5 10 0 0 90 0 1
device=74573
T 44700 50100 5 10 1 1 90 6 1
refdes=U5
T 44350 48700 5 10 0 0 90 0 1
footprint=DIP20
}
N 52100 55700 44400 55700 4
N 44400 44100 44400 55700 4
N 52100 56000 44100 56000 4
N 44100 44500 44100 56000 4
N 52100 56300 43800 56300 4
N 43800 44900 43800 56300 4
N 52100 56600 43500 56600 4
N 43500 45300 43500 56600 4
N 52100 56900 43200 56900 4
N 43200 45700 43200 56900 4
N 52100 57200 42900 57200 4
N 42900 57200 42900 46100 4
N 52100 57500 42600 57500 4
N 42600 57500 42600 46500 4
N 52100 57800 42300 57800 4
N 42300 57800 42300 46900 4
N 45100 48400 45100 44100 4
N 45400 48400 45400 44500 4
N 45700 48400 45700 44900 4
N 46000 48400 46000 45300 4
N 46300 48400 46300 45700 4
N 46600 48400 46600 46100 4
N 46900 48400 46900 46500 4
N 47200 48400 47200 46900 4
N 45100 50400 45100 54200 4
N 45100 54200 52100 54200 4
N 45400 50400 45400 53600 4
N 45400 53600 52100 53600 4
N 45700 50400 45700 53300 4
N 45700 53300 52100 53300 4
N 46000 50400 46000 53900 4
N 46000 53900 52100 53900 4
N 46300 50400 46300 55400 4
N 46300 55400 52100 55400 4
N 52100 55100 46600 55100 4
N 46600 55100 46600 50400 4
N 47200 50400 47200 54800 4
N 47200 54800 52100 54800 4
N 52100 54500 46900 54500 4
N 46900 54500 46900 50400 4
T 45500 51100 9 10 1 0 0 0 1
Address High
T 42400 51100 9 10 1 0 0 0 1
Address Low
T 45300 48900 9 10 1 0 0 0 4
D1-D8 order not important.  
Here I flipped it so the chip is upside 
down with respect to the CPU.

T 45600 52500 9 10 1 0 0 0 2
Mapping of address lines may be in any 'random' order
This order was selected for ease of wiring.
C 25900 54100 1 0 0 1117-ld33v.sym
{
T 26200 55800 5 10 0 0 0 0 1
device=LM317
T 27600 55500 5 10 1 1 0 6 1
refdes=U?
}
N 25900 54900 25900 57700 4
C 26800 52900 1 0 0 gnd-1.sym
T 64700 54900 9 10 1 0 0 0 5
TODO: 74245 untested
was 74244 but 245 is cleaner layout

256 colors should be possible

C 62100 55000 1 0 0 74245-1.sym
{
T 62400 58350 5 10 0 0 0 0 1
device=74245
T 63800 58200 5 10 1 1 0 6 1
refdes=U?
T 62400 58550 5 10 0 0 0 0 1
footprint=DIP20
}
C 63100 58100 1 0 0 vcc-1.sym
{
T 63100 58100 5 10 1 1 0 0 1
value=5v
}
N 64100 57800 64600 57800 4
N 62100 55400 61500 55400 4
T 63100 55000 9 10 1 0 0 0 1
10
T 63000 57900 9 10 1 0 0 0 1
20
C 62700 58600 1 0 0 capacitor-1.sym
{
T 62900 59300 5 10 0 0 0 0 1
device=CAPACITOR
T 62900 59100 5 10 1 1 0 0 1
refdes=.1u bypass as close as possible
T 62900 59500 5 10 0 0 0 0 1
symversion=0.1
}
C 62500 58800 1 0 0 vcc-1.sym
{
T 62500 58800 5 10 1 1 0 0 1
value=5v
}
C 63500 58500 1 0 0 gnd-1.sym
C 52900 58900 1 0 0 capacitor-1.sym
{
T 53100 59600 5 10 0 0 0 0 1
device=CAPACITOR
T 53100 59400 5 10 1 1 0 0 1
refdes=.1u bypass as close as possible
T 53100 59800 5 10 0 0 0 0 1
symversion=0.1
}
C 52700 59100 1 0 0 vcc-1.sym
{
T 52700 59100 5 10 1 1 0 0 1
value=5v
}
C 53700 58800 1 0 0 gnd-1.sym
C 55800 39600 1 0 0 capacitor-1.sym
{
T 56000 40300 5 10 0 0 0 0 1
device=CAPACITOR
T 56000 40100 5 10 1 1 0 0 1
refdes=.1u bypass as close as possible
T 56000 40500 5 10 0 0 0 0 1
symversion=0.1
}
C 55600 39800 1 0 0 vcc-1.sym
{
T 55600 39800 5 10 1 1 0 0 1
value=5v
}
C 56600 39500 1 0 0 gnd-1.sym
C 31600 54200 1 0 0 capacitor-1.sym
{
T 31800 54900 5 10 0 0 0 0 1
device=CAPACITOR
T 31800 54700 5 10 1 1 0 0 1
refdes=.1u bypass as close as possible
T 31800 55100 5 10 0 0 0 0 1
symversion=0.1
}
C 31400 54400 1 0 0 vcc-1.sym
{
T 31400 54400 5 10 1 1 0 0 1
value=5v
}
C 32400 54100 1 0 0 gnd-1.sym
C 49400 48800 1 90 0 capacitor-1.sym
{
T 48700 49000 5 10 0 0 90 0 1
device=CAPACITOR
T 49600 48800 5 10 1 1 90 0 1
refdes=.1u bypass
T 48500 49000 5 10 0 0 90 0 1
symversion=0.1
}
N 49200 48800 48700 48800 4
N 48700 49800 49200 49800 4
T 56000 46200 9 10 1 0 90 0 1
Expansion!
T 34300 50900 9 10 1 0 0 0 2
Second SPI device could be selected 
here on 'GB' and YB
T 44900 39400 9 10 1 0 0 0 3
TODO:audio output filter
transistor amp or '386 opamp

