<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MSR_P6_BBL_CR_CTL3_REGISTER Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">MSR_P6_BBL_CR_CTL3_REGISTER Union Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a5665d39526dac70c2683162b3a791ce3"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:abd7cb6aae4793ac7aec1fd03be2ecfde"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#a947c5e5e562849dafb2ecd4353a2cd85">L2Configured</a>:1</td></tr>
<tr class="separator:abd7cb6aae4793ac7aec1fd03be2ecfde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aa83752b069bddaf44d8b7a8f12f83a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#a11af0b9916cdc459d0331c31fcd58330">L2CacheLatency</a>:4</td></tr>
<tr class="separator:a1aa83752b069bddaf44d8b7a8f12f83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af92593433b5027aa93ef4c169b10d5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#a273bcdadeb5088244ea5094007b8ca1a">ECCCheckEnable</a>:1</td></tr>
<tr class="separator:a1af92593433b5027aa93ef4c169b10d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb777528ecb9b6f257c9bba8cc0ced4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#a92c1d68704109e3ae27965c78d88c8f8">AddressParityCheckEnable</a>:1</td></tr>
<tr class="separator:a0eb777528ecb9b6f257c9bba8cc0ced4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af48327ea1b380b7750193a571b264fc2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#ac5996eb23c632e5157bf9e9b6909c65d">CRTNParityCheckEnable</a>:1</td></tr>
<tr class="separator:af48327ea1b380b7750193a571b264fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ea5ca30bfb4183ed3eb2d2efb7d6ebe"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#ae58315acdc66121a684c73e849dfa43a">L2Enabled</a>:1</td></tr>
<tr class="separator:a7ea5ca30bfb4183ed3eb2d2efb7d6ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b2ec385d8c93a12701a4008fe83efc7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#a4b24772d4fb88cb01af8422e72550b92">L2Associativity</a>:2</td></tr>
<tr class="separator:a3b2ec385d8c93a12701a4008fe83efc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0bf2bf6b4e335259a637918de47aafd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#a84099ba6f7dd22818d82369a4de7cc71">L2Banks</a>:2</td></tr>
<tr class="separator:ac0bf2bf6b4e335259a637918de47aafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c27d07fd4dedc8e091fe42e8321b0e2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#aa557e7de45016c0a4a3931593bd98104">CacheSizePerBank</a>:5</td></tr>
<tr class="separator:a9c27d07fd4dedc8e091fe42e8321b0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af106b182e5ae7927bd14b7c72c366492"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#a0d88469b48d3d0a7d19b752f32d7b9d3">CacheStateErrorEnable</a>:1</td></tr>
<tr class="separator:af106b182e5ae7927bd14b7c72c366492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c412072ee0f5f687cba7015ca9da855"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#a77346cd2a5a03aa9ffb20d81fb45d2e2">Reserved1</a>:1</td></tr>
<tr class="separator:a9c412072ee0f5f687cba7015ca9da855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b687de538b385a3718b95a5ea01d3e3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#aceac1b8944ee08bbee746f67d2446175">L2AddressRange</a>:3</td></tr>
<tr class="separator:a7b687de538b385a3718b95a5ea01d3e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b3ca8684160cf38693f3a66bf7ef043"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#aa7e62e966aa2891f6a91be30cc298364">L2HardwareDisable</a>:1</td></tr>
<tr class="separator:a2b3ca8684160cf38693f3a66bf7ef043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dee155ac2adb7a13f449d2391e517b4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#abf0c17eea93f196767aa1f76c7d5a69d">Reserved2</a>:1</td></tr>
<tr class="separator:a4dee155ac2adb7a13f449d2391e517b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98dff5bf0c547c68931778a3c944e98"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#aa89e338fa814d2ec80738d9c396e5f93">CacheBusFraction</a>:1</td></tr>
<tr class="separator:af98dff5bf0c547c68931778a3c944e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1f1c0b861bf7344c9d87354abd3a13a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#a490be33d2b6aba7ea3b1897b92e34ae5">Reserved3</a>:6</td></tr>
<tr class="separator:ac1f1c0b861bf7344c9d87354abd3a13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c5f26224706642ca59534c115da38bd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#a18768c872d9d63f1a20aa0ed0a18926b">Reserved4</a>:32</td></tr>
<tr class="separator:a4c5f26224706642ca59534c115da38bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5665d39526dac70c2683162b3a791ce3"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#a5665d39526dac70c2683162b3a791ce3">Bits</a></td></tr>
<tr class="separator:a5665d39526dac70c2683162b3a791ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19cc8e46fef485de2ebf614f956a7c8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#a19cc8e46fef485de2ebf614f956a7c8b">Uint32</a></td></tr>
<tr class="separator:a19cc8e46fef485de2ebf614f956a7c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ed819c3c3dad1b16784554a1395447"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html#ae1ed819c3c3dad1b16784554a1395447">Uint64</a></td></tr>
<tr class="separator:ae1ed819c3c3dad1b16784554a1395447"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR information returned for MSR index <a class="el" href="_p6_msr_8h.html#ae6c13e584ca50ed090a65dabe5ea72fe">MSR_P6_BBL_CR_CTL3</a> </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a92c1d68704109e3ae27965c78d88c8f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_P6_BBL_CR_CTL3_REGISTER::AddressParityCheckEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 6] Address Parity Check Enable (read/write). </p>

</div>
</div>
<a class="anchor" id="a5665d39526dac70c2683162b3a791ce3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   MSR_P6_BBL_CR_CTL3_REGISTER::Bits</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Individual bit fields </p>

</div>
</div>
<a class="anchor" id="aa89e338fa814d2ec80738d9c396e5f93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_P6_BBL_CR_CTL3_REGISTER::CacheBusFraction</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 25] Cache bus fraction (read only). </p>

</div>
</div>
<a class="anchor" id="aa557e7de45016c0a4a3931593bd98104"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_P6_BBL_CR_CTL3_REGISTER::CacheSizePerBank</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 17:13] Cache size per bank (read/write) 256KBytes 512KBytes 1MByte 2MByte 4MBytes. </p>

</div>
</div>
<a class="anchor" id="a0d88469b48d3d0a7d19b752f32d7b9d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_P6_BBL_CR_CTL3_REGISTER::CacheStateErrorEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 18] Cache State error checking enable (read/write). </p>

</div>
</div>
<a class="anchor" id="ac5996eb23c632e5157bf9e9b6909c65d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_P6_BBL_CR_CTL3_REGISTER::CRTNParityCheckEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 7] CRTN Parity Check Enable (read/write). </p>

</div>
</div>
<a class="anchor" id="a273bcdadeb5088244ea5094007b8ca1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_P6_BBL_CR_CTL3_REGISTER::ECCCheckEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 5] ECC Check Enable (read/write). </p>

</div>
</div>
<a class="anchor" id="aceac1b8944ee08bbee746f67d2446175"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_P6_BBL_CR_CTL3_REGISTER::L2AddressRange</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 22:20] L2 Physical Address Range support 64GBytes 32GBytes 16GBytes 8GBytes 4GBytes 2GBytes 1GBytes 512MBytes. </p>

</div>
</div>
<a class="anchor" id="a4b24772d4fb88cb01af8422e72550b92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_P6_BBL_CR_CTL3_REGISTER::L2Associativity</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 10:9] L2 Associativity (read only) Direct Mapped 2 Way 4 Way Reserved. </p>

</div>
</div>
<a class="anchor" id="a84099ba6f7dd22818d82369a4de7cc71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_P6_BBL_CR_CTL3_REGISTER::L2Banks</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 12:11] Number of L2 banks (read only). </p>

</div>
</div>
<a class="anchor" id="a11af0b9916cdc459d0331c31fcd58330"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_P6_BBL_CR_CTL3_REGISTER::L2CacheLatency</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 4:1] L2 Cache Latency (read/write). </p>

</div>
</div>
<a class="anchor" id="a947c5e5e562849dafb2ecd4353a2cd85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_P6_BBL_CR_CTL3_REGISTER::L2Configured</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 0] L2 Configured (read/write ). </p>

</div>
</div>
<a class="anchor" id="ae58315acdc66121a684c73e849dfa43a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_P6_BBL_CR_CTL3_REGISTER::L2Enabled</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 8] L2 Enabled (read/write). </p>

</div>
</div>
<a class="anchor" id="aa7e62e966aa2891f6a91be30cc298364"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_P6_BBL_CR_CTL3_REGISTER::L2HardwareDisable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 23] L2 Hardware Disable (read only). </p>

</div>
</div>
<a class="anchor" id="a77346cd2a5a03aa9ffb20d81fb45d2e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_P6_BBL_CR_CTL3_REGISTER::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf0c17eea93f196767aa1f76c7d5a69d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_P6_BBL_CR_CTL3_REGISTER::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a490be33d2b6aba7ea3b1897b92e34ae5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_P6_BBL_CR_CTL3_REGISTER::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a18768c872d9d63f1a20aa0ed0a18926b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_P6_BBL_CR_CTL3_REGISTER::Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a19cc8e46fef485de2ebf614f956a7c8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_P6_BBL_CR_CTL3_REGISTER::Uint32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All bit fields as a 32-bit value </p>

</div>
</div>
<a class="anchor" id="ae1ed819c3c3dad1b16784554a1395447"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> MSR_P6_BBL_CR_CTL3_REGISTER::Uint64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All bit fields as a 64-bit value </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="union_m_s_r___p6___b_b_l___c_r___c_t_l3___r_e_g_i_s_t_e_r.html">MSR_P6_BBL_CR_CTL3_REGISTER</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 03:41:17 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
