module counter(input clk, input reset, input enable, output reg[3:0]count);

always @ (posedge clk)
    if (reset)
        count <= 4'b0;
    else if (enable)
        if (count == 4'b1001)
            count <= 4'b0;
        else
            count <= count + 4'b1;

endmodule