FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"CARRIER_SRST#";
2"FPGA_DONE";
3"JX1_SE_1";
4"JX1_GUIDE_PIN1";
5"VCC\G";
6"GPIO4";
7"GPIO2";
8"I2C_SCL";
9"GPIO0";
10"VCC\G";
11"V3P3\G";
12"GPIO3";
13"I2C_SDA";
14"GPIO1";
15"JX2_GUIDE_PIN2";
16"V3P3\G";
17"JX2_GUIDE_PIN1";
18"TELLIE_PRE_DELAY";
19"EXT_TRIG<2>";
20"EXT_TRIG<3>";
21"GT";
22"LE<1>";
23"EXT_TRIG<0>";
24"EXT_TRIG<1>";
25"CLK100_IN";
26"CNTRL_REG_CHK";
27"EXT_TRIG<7>";
28"EXT_TRIG<6>";
29"EXT_TRIG<5>";
30"EXT_TRIG<4>";
31"JX1_GUIDE_PIN2";
32"TELLIE_DELAY";
33"CAEN_DATA_RDY";
34"LE<0>";
35"LE<2>";
36"CLK";
37"DATA";
38"GENERIC_PULSE";
39"MTCA_MIMIC_DATA_RDY";
40"SPKR";
41"CNTRL_RDY";
42"TELLIE_PULSE";
43"SCALER<5>";
44"SCALER<6>";
45"V3P3\G";
46"EXT_TRIG<8>";
47"EXT_TRIG<11>";
48"EXT_TRIG<12>";
49"EXT_TRIG<13>";
50"EXT_TRIG<14>";
51"GENERIC_DELAY_IN";
52"EXT_TRIG<15>";
53"V3P3\G";
54"GENERIC_DELAY_OUT";
55"GPIO5";
56"SMELLIE_PULSE";
57"SMELLIE_DELAY";
58"CLOCKS_DATA_RDY";
59"VCC\G";
60"EXT_TRIG<9>";
61"EXT_TRIG<10>";
62"TUBII_RT_OUT";
63"SCALER<4>";
64"VCC\G";
65"READ_CNTRL_REG_BIT";
66"BCKP_CLK_IN_USE";
67"RESET_CLK";
68"GND\G";
69"SYNC";
70"SYNC24";
71"SMELLIE_PRE_DELAY";
72"GND\G";
73"JTAG_TDI";
74"JTAG_TMS";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"4;
"100"
$PN"100"0;
"96"
$PN"96"72;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"72;
"88"
$PN"88"0;
"84"
$PN"84"26;
"82"
$PN"82"25;
"80"
$PN"80"45;
"76"
$PN"76"0;
"78"
$PN"78"45;
"74"
$PN"74"44;
"72"
$PN"72"72;
"70"
$PN"70"43;
"66"
$PN"66"72;
"68"
$PN"68"63;
"64"
$PN"64"62;
"62"
$PN"62"42;
"60"
$PN"60"5;
"58"
$PN"58"5;
"56"
$PN"56"56;
"52"
$PN"52"72;
"50"
$PN"50"57;
"54"
$PN"54"32;
"48"
$PN"48"58;
"46"
$PN"46"72;
"42"
$PN"42"40;
"40"
$PN"40"72;
"44"
$PN"44"41;
"38"
$PN"38"39;
"36"
$PN"36"33;
"34"
$PN"34"72;
"32"
$PN"32"38;
"30"
$PN"30"37;
"28"
$PN"28"72;
"26"
$PN"26"36;
"24"
$PN"24"35;
"22"
$PN"22"72;
"20"
$PN"20"22;
"18"
$PN"18"34;
"16"
$PN"16"72;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"3;
"8"
$PN"8"2;
"6"
$PN"6"1;
"4"
$PN"4"73;
"2"
$PN"2"74;
"101"
$PN"101"31;
"99"
$PN"99"0;
"95"
$PN"95"72;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"72;
"87"
$PN"87"0;
"83"
$PN"83"51;
"81"
$PN"81"52;
"79"
$PN"79"53;
"75"
$PN"75"50;
"77"
$PN"77"72;
"73"
$PN"73"49;
"71"
$PN"71"72;
"69"
$PN"69"48;
"65"
$PN"65"72;
"67"
$PN"67"47;
"63"
$PN"63"61;
"61"
$PN"61"60;
"59"
$PN"59"59;
"57"
$PN"57"59;
"55"
$PN"55"46;
"51"
$PN"51"72;
"49"
$PN"49"28;
"53"
$PN"53"27;
"47"
$PN"47"29;
"45"
$PN"45"72;
"41"
$PN"41"20;
"39"
$PN"39"72;
"43"
$PN"43"30;
"37"
$PN"37"19;
"35"
$PN"35"24;
"33"
$PN"33"72;
"31"
$PN"31"23;
"29"
$PN"29"21;
"27"
$PN"27"72;
"25"
$PN"25"69;
"23"
$PN"23"70;
"21"
$PN"21"72;
"19"
$PN"19"71;
"15"
$PN"15"72;
"17"
$PN"17"18;
"13"
$PN"13"0;
"9"
$PN"9"0;
"11"
$PN"11"0;
"5"
$PN"5"0;
"7"
$PN"7"0;
"3"
$PN"3"0;
"1"
$PN"1"0;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"33;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I11";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"39;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"40;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I13";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"41;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I14";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"58;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"57;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"32;
%"OUTPORT"
"1","(-2800,2500)","2","standard","I17";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"56;
%"OUTPORT"
"1","(-2800,2350)","2","standard","I18";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"42;
%"OUTPORT"
"1","(-2800,2300)","2","standard","I19";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"62;
%"OUTPORT"
"1","(-2800,2200)","2","standard","I20";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"63;
%"OUTPORT"
"1","(-2800,2150)","2","standard","I21";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"43;
%"OUTPORT"
"1","(-2800,2050)","2","standard","I22";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"44;
%"FCI_61083-101400LF"
"1","(1800,2525)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc";
"102"
$PN"102"17;
"100"
$PN"100"0;
"96"
$PN"96"68;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"68;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"16;
"76"
$PN"76"0;
"78"
$PN"78"16;
"74"
$PN"74"0;
"72"
$PN"72"68;
"70"
$PN"70"0;
"66"
$PN"66"68;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"64;
"58"
$PN"58"64;
"56"
$PN"56"0;
"52"
$PN"52"68;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"68;
"42"
$PN"42"0;
"40"
$PN"40"68;
"44"
$PN"44"0;
"38"
$PN"38"0;
"36"
$PN"36"0;
"34"
$PN"34"68;
"32"
$PN"32"0;
"30"
$PN"30"0;
"28"
$PN"28"68;
"26"
$PN"26"67;
"24"
$PN"24"66;
"22"
$PN"22"68;
"20"
$PN"20"65;
"18"
$PN"18"54;
"16"
$PN"16"68;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"0;
"8"
$PN"8"55;
"6"
$PN"6"12;
"4"
$PN"4"14;
"2"
$PN"2"13;
"101"
$PN"101"15;
"99"
$PN"99"0;
"95"
$PN"95"68;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"68;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"11;
"75"
$PN"75"0;
"77"
$PN"77"68;
"73"
$PN"73"0;
"71"
$PN"71"68;
"69"
$PN"69"0;
"65"
$PN"65"68;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"10;
"57"
$PN"57"10;
"55"
$PN"55"0;
"51"
$PN"51"68;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"0;
"45"
$PN"45"68;
"41"
$PN"41"0;
"39"
$PN"39"68;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"68;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"68;
"25"
$PN"25"0;
"23"
$PN"23"0;
"21"
$PN"21"68;
"19"
$PN"19"0;
"15"
$PN"15"68;
"17"
$PN"17"0;
"13"
$PN"13"0;
"9"
$PN"9"0;
"11"
$PN"11"0;
"5"
$PN"5"7;
"7"
$PN"7"6;
"3"
$PN"3"9;
"1"
$PN"1"8;
%"INPORT"
"1","(-2800,1850)","0","standard","I24";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"25;
%"INPORT"
"1","(-2800,1800)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"26;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"18;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"71;
%"INPORT"
"1","(-650,3300)","2","standard","I28";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"70;
%"INPORT"
"1","(-650,3250)","2","standard","I29";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"69;
%"INPORT"
"1","(-650,3150)","2","standard","I30";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"21;
%"INPORT"
"1","(-650,3100)","2","standard","I31";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"23;
%"INPORT"
"1","(-650,3000)","2","standard","I32";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"24;
%"INPORT"
"1","(-650,2950)","2","standard","I33";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"19;
%"INPORT"
"1","(-650,2850)","2","standard","I34";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"20;
%"INPORT"
"1","(-650,2800)","2","standard","I35";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"30;
%"INPORT"
"1","(-650,2700)","2","standard","I36";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"29;
%"INPORT"
"1","(-650,2650)","2","standard","I37";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"28;
%"INPORT"
"1","(-650,2550)","2","standard","I38";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"27;
%"INPORT"
"1","(-650,2500)","2","standard","I39";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"46;
%"OUTPORT"
"1","(-2800,3450)","2","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"34;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"60;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"61;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"47;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"48;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"49;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"50;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"52;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"51;
%"OUTPORT"
"1","(700,3475)","2","standard","I48";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"54;
%"OUTPORT"
"1","(700,3425)","2","standard","I49";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"65;
%"OUTPORT"
"1","(-2800,3400)","2","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"22;
%"INPORT"
"1","(700,3325)","0","standard","I50";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"66;
%"OUTPORT"
"1","(700,3275)","2","standard","I51";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"67;
%"OUTPORT"
"1","(-2800,3300)","2","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"35;
%"OUTPORT"
"1","(-2800,3250)","2","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"36;
%"OUTPORT"
"1","(-2800,3150)","2","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"37;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I9";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"38;
END.
