#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 13 00:09:01 2019
# Process ID: 4552
# Current directory: C:/Users/Sun/vivado/test1/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log alu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu.tcl
# Log file: C:/Users/Sun/vivado/test1/project_1/project_1.runs/synth_1/alu.vds
# Journal file: C:/Users/Sun/vivado/test1/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source alu.tcl -notrace
Command: synth_design -top alu -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19916 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 507.453 ; gain = 207.984
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Sun/vivado/test1/project_1/project_1.srcs/sources_1/new/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'add' [C:/Users/Sun/vivado/test1/project_1/project_1.srcs/sources_1/new/add.v:1]
INFO: [Synth 8-6157] synthesizing module 'bit16adder' [C:/Users/Sun/vivado/test1/project_1/project_1.srcs/sources_1/new/bit16adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'bit4adder' [C:/Users/Sun/vivado/test1/project_1/project_1.srcs/sources_1/new/bit4adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'bit1fulladder' [C:/Users/Sun/vivado/test1/project_1/project_1.srcs/sources_1/new/bit1fulladder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bit1fulladder' (1#1) [C:/Users/Sun/vivado/test1/project_1/project_1.srcs/sources_1/new/bit1fulladder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bit4adder' (2#1) [C:/Users/Sun/vivado/test1/project_1/project_1.srcs/sources_1/new/bit4adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bit16adder' (3#1) [C:/Users/Sun/vivado/test1/project_1/project_1.srcs/sources_1/new/bit16adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'add' (4#1) [C:/Users/Sun/vivado/test1/project_1/project_1.srcs/sources_1/new/add.v:1]
INFO: [Synth 8-6157] synthesizing module 'sub' [C:/Users/Sun/vivado/test1/project_1/project_1.srcs/sources_1/new/sub.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sub' (5#1) [C:/Users/Sun/vivado/test1/project_1/project_1.srcs/sources_1/new/sub.v:1]
INFO: [Synth 8-6157] synthesizing module 'mul' [C:/Users/Sun/vivado/test1/project_1/project_1.srcs/sources_1/new/mul.v:1]
INFO: [Synth 8-6157] synthesizing module 'multiandgate' [C:/Users/Sun/vivado/test1/project_1/project_1.srcs/sources_1/new/multiandgate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'multiandgate' (6#1) [C:/Users/Sun/vivado/test1/project_1/project_1.srcs/sources_1/new/multiandgate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mul' (7#1) [C:/Users/Sun/vivado/test1/project_1/project_1.srcs/sources_1/new/mul.v:1]
INFO: [Synth 8-6157] synthesizing module 'div' [C:/Users/Sun/vivado/test1/project_1/project_1.srcs/sources_1/new/div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'div' (8#1) [C:/Users/Sun/vivado/test1/project_1/project_1.srcs/sources_1/new/div.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux41' [C:/Users/Sun/vivado/test1/project_1/project_1.srcs/sources_1/new/mux41.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux41' (9#1) [C:/Users/Sun/vivado/test1/project_1/project_1.srcs/sources_1/new/mux41.v:1]
INFO: [Synth 8-6157] synthesizing module 'bit1mux41' [C:/Users/Sun/vivado/test1/project_1/project_1.srcs/sources_1/new/bit1mux41.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bit1mux41' (10#1) [C:/Users/Sun/vivado/test1/project_1/project_1.srcs/sources_1/new/bit1mux41.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [C:/Users/Sun/vivado/test1/project_1/project_1.srcs/sources_1/new/alu.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 580.617 ; gain = 281.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 580.617 ; gain = 281.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 580.617 ; gain = 281.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 580.617 ; gain = 281.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 16    
+---XORs : 
	   2 Input      1 Bit         XORs := 816   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bit1fulladder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   2 Input     16 Bit        Muxes := 2     
Module mux41 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module bit1mux41 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 814.352 ; gain = 514.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 815.176 ; gain = 515.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 815.176 ; gain = 515.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 815.176 ; gain = 515.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 815.176 ; gain = 515.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 815.176 ; gain = 515.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 815.176 ; gain = 515.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 815.176 ; gain = 515.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 815.176 ; gain = 515.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    94|
|2     |LUT1   |    13|
|3     |LUT2   |   155|
|4     |LUT3   |   127|
|5     |LUT4   |   205|
|6     |LUT5   |   158|
|7     |LUT6   |   515|
|8     |IBUF   |    34|
|9     |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1318|
|2     |  d1     |div    |   830|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 815.176 ; gain = 515.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 815.176 ; gain = 515.707
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 815.176 ; gain = 515.707
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 822.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 851.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 851.262 ; gain = 551.793
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 851.262 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sun/vivado/test1/project_1/project_1.runs/synth_1/alu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alu_utilization_synth.rpt -pb alu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 00:09:39 2019...
