// Seed: 349595375
module module_0;
  wire id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  assign module_1.type_18 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input uwire id_2,
    input tri1 id_3,
    input tri1 id_4,
    output logic id_5,
    input wire id_6,
    input wor id_7,
    output tri0 id_8,
    input wand id_9
);
  supply0 id_11;
  module_0 modCall_1 ();
  uwire id_12;
  wire  id_13;
  always #1 begin : LABEL_0
    id_5 <= 1'b0;
    if (1) begin : LABEL_0
      id_11 = 1;
    end
  end
  assign id_12 = id_1;
endmodule
