v 20130925 2
T 40700 53900 9 10 1 0 0 0 1

C 40300 50800 1 0 0 net-gnd-1.sym
C 40500 53500 1 90 0 resistor-2.sym
{
T 40600 53900 5 10 1 1 0 0 1
refdes=Rd
}
N 40400 53500 40400 53300 4
N 40400 54500 40400 54400 4
C 39400 52200 1 270 0 resistor-2.sym
{
T 39300 51800 5 10 1 1 180 0 1
refdes=Rb
}
N 39500 51200 39500 51300 4
C 40300 52100 1 270 0 resistor-2.sym
{
T 40200 51700 5 10 1 1 180 0 1
refdes=Rs
}
N 40400 51200 40400 51100 4
C 39400 50900 1 0 0 net-gnd-1.sym
N 40400 52100 40400 52300 4
N 39500 52200 39500 52800 4
C 38400 52600 1 0 0 capacitor-1.sym
{
T 38600 53100 5 10 1 1 0 0 1
refdes=C1
T 38600 53500 5 10 0 0 0 0 1
symversion=0.1
}
N 39300 52800 39800 52800 4
T 39500 52900 9 10 1 0 0 0 1
0V
C 37700 52700 1 0 0 terminal-end_line.sym
{
T 38010 53300 5 10 0 0 0 0 1
footprint=CONNECTOR 1 1
T 38050 52750 5 10 1 1 0 6 1
refdes=in
}
C 41700 53300 1 0 1 terminal-end_line.sym
{
T 41390 53900 5 10 0 0 0 6 1
footprint=CONNECTOR 1 1
T 41350 53350 5 10 1 1 0 0 1
refdes=out
}
N 40400 53400 41000 53400 4
C 41400 51200 1 90 0 capacitor-1.sym
{
T 40900 51400 5 10 1 1 90 0 1
refdes=Cs
T 40500 51400 5 10 0 0 90 0 1
symversion=0.1
}
N 40400 52200 41200 52200 4
N 41200 52200 41200 52100 4
C 41100 50800 1 0 0 net-gnd-1.sym
N 41200 51200 41200 51100 4
T 41600 51000 9 10 1 0 90 0 1
(opcjonalny)
C 40200 54500 1 0 0 net-pwr-1.sym
{
T 40400 54850 5 9 1 1 0 5 1
value=Vdd
}
C 39800 52300 1 0 0 transistor-jfet-n-1.sym
{
T 40750 52950 5 10 1 1 0 6 1
refdes=Q1
}
