
cookie.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dd40  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  0800df20  0800df20  0000ef20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dfd8  0800dfd8  0000f060  2**0
                  CONTENTS
  4 .ARM          00000008  0800dfd8  0800dfd8  0000efd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dfe0  0800dfe0  0000f060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dfe0  0800dfe0  0000efe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dfe4  0800dfe4  0000efe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800dfe8  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003cd4  20000060  0800e048  0000f060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003d34  0800e048  0000fd34  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ee55  00000000  00000000  0000f090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005084  00000000  00000000  0003dee5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002638  00000000  00000000  00042f70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001dca  00000000  00000000  000455a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000052ce  00000000  00000000  00047372  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002b093  00000000  00000000  0004c640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0014926a  00000000  00000000  000776d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c093d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000aa4c  00000000  00000000  001c0980  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  001cb3cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000060 	.word	0x20000060
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800df08 	.word	0x0800df08

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000064 	.word	0x20000064
 800021c:	0800df08 	.word	0x0800df08

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b96a 	b.w	800050c <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	460c      	mov	r4, r1
 8000258:	2b00      	cmp	r3, #0
 800025a:	d14e      	bne.n	80002fa <__udivmoddi4+0xaa>
 800025c:	4694      	mov	ip, r2
 800025e:	458c      	cmp	ip, r1
 8000260:	4686      	mov	lr, r0
 8000262:	fab2 f282 	clz	r2, r2
 8000266:	d962      	bls.n	800032e <__udivmoddi4+0xde>
 8000268:	b14a      	cbz	r2, 800027e <__udivmoddi4+0x2e>
 800026a:	f1c2 0320 	rsb	r3, r2, #32
 800026e:	4091      	lsls	r1, r2
 8000270:	fa20 f303 	lsr.w	r3, r0, r3
 8000274:	fa0c fc02 	lsl.w	ip, ip, r2
 8000278:	4319      	orrs	r1, r3
 800027a:	fa00 fe02 	lsl.w	lr, r0, r2
 800027e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000282:	fa1f f68c 	uxth.w	r6, ip
 8000286:	fbb1 f4f7 	udiv	r4, r1, r7
 800028a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800028e:	fb07 1114 	mls	r1, r7, r4, r1
 8000292:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000296:	fb04 f106 	mul.w	r1, r4, r6
 800029a:	4299      	cmp	r1, r3
 800029c:	d90a      	bls.n	80002b4 <__udivmoddi4+0x64>
 800029e:	eb1c 0303 	adds.w	r3, ip, r3
 80002a2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002a6:	f080 8112 	bcs.w	80004ce <__udivmoddi4+0x27e>
 80002aa:	4299      	cmp	r1, r3
 80002ac:	f240 810f 	bls.w	80004ce <__udivmoddi4+0x27e>
 80002b0:	3c02      	subs	r4, #2
 80002b2:	4463      	add	r3, ip
 80002b4:	1a59      	subs	r1, r3, r1
 80002b6:	fa1f f38e 	uxth.w	r3, lr
 80002ba:	fbb1 f0f7 	udiv	r0, r1, r7
 80002be:	fb07 1110 	mls	r1, r7, r0, r1
 80002c2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002c6:	fb00 f606 	mul.w	r6, r0, r6
 80002ca:	429e      	cmp	r6, r3
 80002cc:	d90a      	bls.n	80002e4 <__udivmoddi4+0x94>
 80002ce:	eb1c 0303 	adds.w	r3, ip, r3
 80002d2:	f100 31ff 	add.w	r1, r0, #4294967295
 80002d6:	f080 80fc 	bcs.w	80004d2 <__udivmoddi4+0x282>
 80002da:	429e      	cmp	r6, r3
 80002dc:	f240 80f9 	bls.w	80004d2 <__udivmoddi4+0x282>
 80002e0:	4463      	add	r3, ip
 80002e2:	3802      	subs	r0, #2
 80002e4:	1b9b      	subs	r3, r3, r6
 80002e6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002ea:	2100      	movs	r1, #0
 80002ec:	b11d      	cbz	r5, 80002f6 <__udivmoddi4+0xa6>
 80002ee:	40d3      	lsrs	r3, r2
 80002f0:	2200      	movs	r2, #0
 80002f2:	e9c5 3200 	strd	r3, r2, [r5]
 80002f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d905      	bls.n	800030a <__udivmoddi4+0xba>
 80002fe:	b10d      	cbz	r5, 8000304 <__udivmoddi4+0xb4>
 8000300:	e9c5 0100 	strd	r0, r1, [r5]
 8000304:	2100      	movs	r1, #0
 8000306:	4608      	mov	r0, r1
 8000308:	e7f5      	b.n	80002f6 <__udivmoddi4+0xa6>
 800030a:	fab3 f183 	clz	r1, r3
 800030e:	2900      	cmp	r1, #0
 8000310:	d146      	bne.n	80003a0 <__udivmoddi4+0x150>
 8000312:	42a3      	cmp	r3, r4
 8000314:	d302      	bcc.n	800031c <__udivmoddi4+0xcc>
 8000316:	4290      	cmp	r0, r2
 8000318:	f0c0 80f0 	bcc.w	80004fc <__udivmoddi4+0x2ac>
 800031c:	1a86      	subs	r6, r0, r2
 800031e:	eb64 0303 	sbc.w	r3, r4, r3
 8000322:	2001      	movs	r0, #1
 8000324:	2d00      	cmp	r5, #0
 8000326:	d0e6      	beq.n	80002f6 <__udivmoddi4+0xa6>
 8000328:	e9c5 6300 	strd	r6, r3, [r5]
 800032c:	e7e3      	b.n	80002f6 <__udivmoddi4+0xa6>
 800032e:	2a00      	cmp	r2, #0
 8000330:	f040 8090 	bne.w	8000454 <__udivmoddi4+0x204>
 8000334:	eba1 040c 	sub.w	r4, r1, ip
 8000338:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800033c:	fa1f f78c 	uxth.w	r7, ip
 8000340:	2101      	movs	r1, #1
 8000342:	fbb4 f6f8 	udiv	r6, r4, r8
 8000346:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800034a:	fb08 4416 	mls	r4, r8, r6, r4
 800034e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000352:	fb07 f006 	mul.w	r0, r7, r6
 8000356:	4298      	cmp	r0, r3
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0x11c>
 800035a:	eb1c 0303 	adds.w	r3, ip, r3
 800035e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x11a>
 8000364:	4298      	cmp	r0, r3
 8000366:	f200 80cd 	bhi.w	8000504 <__udivmoddi4+0x2b4>
 800036a:	4626      	mov	r6, r4
 800036c:	1a1c      	subs	r4, r3, r0
 800036e:	fa1f f38e 	uxth.w	r3, lr
 8000372:	fbb4 f0f8 	udiv	r0, r4, r8
 8000376:	fb08 4410 	mls	r4, r8, r0, r4
 800037a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800037e:	fb00 f707 	mul.w	r7, r0, r7
 8000382:	429f      	cmp	r7, r3
 8000384:	d908      	bls.n	8000398 <__udivmoddi4+0x148>
 8000386:	eb1c 0303 	adds.w	r3, ip, r3
 800038a:	f100 34ff 	add.w	r4, r0, #4294967295
 800038e:	d202      	bcs.n	8000396 <__udivmoddi4+0x146>
 8000390:	429f      	cmp	r7, r3
 8000392:	f200 80b0 	bhi.w	80004f6 <__udivmoddi4+0x2a6>
 8000396:	4620      	mov	r0, r4
 8000398:	1bdb      	subs	r3, r3, r7
 800039a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800039e:	e7a5      	b.n	80002ec <__udivmoddi4+0x9c>
 80003a0:	f1c1 0620 	rsb	r6, r1, #32
 80003a4:	408b      	lsls	r3, r1
 80003a6:	fa22 f706 	lsr.w	r7, r2, r6
 80003aa:	431f      	orrs	r7, r3
 80003ac:	fa20 fc06 	lsr.w	ip, r0, r6
 80003b0:	fa04 f301 	lsl.w	r3, r4, r1
 80003b4:	ea43 030c 	orr.w	r3, r3, ip
 80003b8:	40f4      	lsrs	r4, r6
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	0c38      	lsrs	r0, r7, #16
 80003c0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003c4:	fbb4 fef0 	udiv	lr, r4, r0
 80003c8:	fa1f fc87 	uxth.w	ip, r7
 80003cc:	fb00 441e 	mls	r4, r0, lr, r4
 80003d0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003d4:	fb0e f90c 	mul.w	r9, lr, ip
 80003d8:	45a1      	cmp	r9, r4
 80003da:	fa02 f201 	lsl.w	r2, r2, r1
 80003de:	d90a      	bls.n	80003f6 <__udivmoddi4+0x1a6>
 80003e0:	193c      	adds	r4, r7, r4
 80003e2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003e6:	f080 8084 	bcs.w	80004f2 <__udivmoddi4+0x2a2>
 80003ea:	45a1      	cmp	r9, r4
 80003ec:	f240 8081 	bls.w	80004f2 <__udivmoddi4+0x2a2>
 80003f0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003f4:	443c      	add	r4, r7
 80003f6:	eba4 0409 	sub.w	r4, r4, r9
 80003fa:	fa1f f983 	uxth.w	r9, r3
 80003fe:	fbb4 f3f0 	udiv	r3, r4, r0
 8000402:	fb00 4413 	mls	r4, r0, r3, r4
 8000406:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800040a:	fb03 fc0c 	mul.w	ip, r3, ip
 800040e:	45a4      	cmp	ip, r4
 8000410:	d907      	bls.n	8000422 <__udivmoddi4+0x1d2>
 8000412:	193c      	adds	r4, r7, r4
 8000414:	f103 30ff 	add.w	r0, r3, #4294967295
 8000418:	d267      	bcs.n	80004ea <__udivmoddi4+0x29a>
 800041a:	45a4      	cmp	ip, r4
 800041c:	d965      	bls.n	80004ea <__udivmoddi4+0x29a>
 800041e:	3b02      	subs	r3, #2
 8000420:	443c      	add	r4, r7
 8000422:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000426:	fba0 9302 	umull	r9, r3, r0, r2
 800042a:	eba4 040c 	sub.w	r4, r4, ip
 800042e:	429c      	cmp	r4, r3
 8000430:	46ce      	mov	lr, r9
 8000432:	469c      	mov	ip, r3
 8000434:	d351      	bcc.n	80004da <__udivmoddi4+0x28a>
 8000436:	d04e      	beq.n	80004d6 <__udivmoddi4+0x286>
 8000438:	b155      	cbz	r5, 8000450 <__udivmoddi4+0x200>
 800043a:	ebb8 030e 	subs.w	r3, r8, lr
 800043e:	eb64 040c 	sbc.w	r4, r4, ip
 8000442:	fa04 f606 	lsl.w	r6, r4, r6
 8000446:	40cb      	lsrs	r3, r1
 8000448:	431e      	orrs	r6, r3
 800044a:	40cc      	lsrs	r4, r1
 800044c:	e9c5 6400 	strd	r6, r4, [r5]
 8000450:	2100      	movs	r1, #0
 8000452:	e750      	b.n	80002f6 <__udivmoddi4+0xa6>
 8000454:	f1c2 0320 	rsb	r3, r2, #32
 8000458:	fa20 f103 	lsr.w	r1, r0, r3
 800045c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000460:	fa24 f303 	lsr.w	r3, r4, r3
 8000464:	4094      	lsls	r4, r2
 8000466:	430c      	orrs	r4, r1
 8000468:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800046c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000470:	fa1f f78c 	uxth.w	r7, ip
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3110 	mls	r1, r8, r0, r3
 800047c:	0c23      	lsrs	r3, r4, #16
 800047e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000482:	fb00 f107 	mul.w	r1, r0, r7
 8000486:	4299      	cmp	r1, r3
 8000488:	d908      	bls.n	800049c <__udivmoddi4+0x24c>
 800048a:	eb1c 0303 	adds.w	r3, ip, r3
 800048e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000492:	d22c      	bcs.n	80004ee <__udivmoddi4+0x29e>
 8000494:	4299      	cmp	r1, r3
 8000496:	d92a      	bls.n	80004ee <__udivmoddi4+0x29e>
 8000498:	3802      	subs	r0, #2
 800049a:	4463      	add	r3, ip
 800049c:	1a5b      	subs	r3, r3, r1
 800049e:	b2a4      	uxth	r4, r4
 80004a0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004a4:	fb08 3311 	mls	r3, r8, r1, r3
 80004a8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004ac:	fb01 f307 	mul.w	r3, r1, r7
 80004b0:	42a3      	cmp	r3, r4
 80004b2:	d908      	bls.n	80004c6 <__udivmoddi4+0x276>
 80004b4:	eb1c 0404 	adds.w	r4, ip, r4
 80004b8:	f101 36ff 	add.w	r6, r1, #4294967295
 80004bc:	d213      	bcs.n	80004e6 <__udivmoddi4+0x296>
 80004be:	42a3      	cmp	r3, r4
 80004c0:	d911      	bls.n	80004e6 <__udivmoddi4+0x296>
 80004c2:	3902      	subs	r1, #2
 80004c4:	4464      	add	r4, ip
 80004c6:	1ae4      	subs	r4, r4, r3
 80004c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004cc:	e739      	b.n	8000342 <__udivmoddi4+0xf2>
 80004ce:	4604      	mov	r4, r0
 80004d0:	e6f0      	b.n	80002b4 <__udivmoddi4+0x64>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e706      	b.n	80002e4 <__udivmoddi4+0x94>
 80004d6:	45c8      	cmp	r8, r9
 80004d8:	d2ae      	bcs.n	8000438 <__udivmoddi4+0x1e8>
 80004da:	ebb9 0e02 	subs.w	lr, r9, r2
 80004de:	eb63 0c07 	sbc.w	ip, r3, r7
 80004e2:	3801      	subs	r0, #1
 80004e4:	e7a8      	b.n	8000438 <__udivmoddi4+0x1e8>
 80004e6:	4631      	mov	r1, r6
 80004e8:	e7ed      	b.n	80004c6 <__udivmoddi4+0x276>
 80004ea:	4603      	mov	r3, r0
 80004ec:	e799      	b.n	8000422 <__udivmoddi4+0x1d2>
 80004ee:	4630      	mov	r0, r6
 80004f0:	e7d4      	b.n	800049c <__udivmoddi4+0x24c>
 80004f2:	46d6      	mov	lr, sl
 80004f4:	e77f      	b.n	80003f6 <__udivmoddi4+0x1a6>
 80004f6:	4463      	add	r3, ip
 80004f8:	3802      	subs	r0, #2
 80004fa:	e74d      	b.n	8000398 <__udivmoddi4+0x148>
 80004fc:	4606      	mov	r6, r0
 80004fe:	4623      	mov	r3, r4
 8000500:	4608      	mov	r0, r1
 8000502:	e70f      	b.n	8000324 <__udivmoddi4+0xd4>
 8000504:	3e02      	subs	r6, #2
 8000506:	4463      	add	r3, ip
 8000508:	e730      	b.n	800036c <__udivmoddi4+0x11c>
 800050a:	bf00      	nop

0800050c <__aeabi_idiv0>:
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop

08000510 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000514:	f001 fca9 	bl	8001e6a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000518:	f000 f83e 	bl	8000598 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800051c:	f000 fd00 	bl	8000f20 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000520:	f000 f894 	bl	800064c <MX_ADC1_Init>
  MX_COMP2_Init();
 8000524:	f000 f980 	bl	8000828 <MX_COMP2_Init>
  MX_COMP3_Init();
 8000528:	f000 f9a4 	bl	8000874 <MX_COMP3_Init>
  MX_COMP4_Init();
 800052c:	f000 f9c8 	bl	80008c0 <MX_COMP4_Init>
  MX_COMP6_Init();
 8000530:	f000 f9ec 	bl	800090c <MX_COMP6_Init>
  MX_DAC1_Init();
 8000534:	f000 fa10 	bl	8000958 <MX_DAC1_Init>
  MX_DAC2_Init();
 8000538:	f000 fa48 	bl	80009cc <MX_DAC2_Init>
  MX_DAC3_Init();
 800053c:	f000 fa80 	bl	8000a40 <MX_DAC3_Init>
  MX_HRTIM1_Init();
 8000540:	f000 fac2 	bl	8000ac8 <MX_HRTIM1_Init>
  MX_USART3_UART_Init();
 8000544:	f000 fc78 	bl	8000e38 <MX_USART3_UART_Init>
  MX_USB_PCD_Init();
 8000548:	f000 fcc2 	bl	8000ed0 <MX_USB_PCD_Init>
  MX_ADC2_Init();
 800054c:	f000 f8f6 	bl	800073c <MX_ADC2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000550:	f000 f86f 	bl	8000632 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000554:	f00a fe3e 	bl	800b1d4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000558:	4a09      	ldr	r2, [pc, #36]	@ (8000580 <main+0x70>)
 800055a:	2100      	movs	r1, #0
 800055c:	4809      	ldr	r0, [pc, #36]	@ (8000584 <main+0x74>)
 800055e:	f00a fe83 	bl	800b268 <osThreadNew>
 8000562:	4603      	mov	r3, r0
 8000564:	4a08      	ldr	r2, [pc, #32]	@ (8000588 <main+0x78>)
 8000566:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 8000568:	4a08      	ldr	r2, [pc, #32]	@ (800058c <main+0x7c>)
 800056a:	2100      	movs	r1, #0
 800056c:	4808      	ldr	r0, [pc, #32]	@ (8000590 <main+0x80>)
 800056e:	f00a fe7b 	bl	800b268 <osThreadNew>
 8000572:	4603      	mov	r3, r0
 8000574:	4a07      	ldr	r2, [pc, #28]	@ (8000594 <main+0x84>)
 8000576:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000578:	f00a fe50 	bl	800b21c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800057c:	bf00      	nop
 800057e:	e7fd      	b.n	800057c <main+0x6c>
 8000580:	0800df50 	.word	0x0800df50
 8000584:	08001129 	.word	0x08001129
 8000588:	20000698 	.word	0x20000698
 800058c:	0800df74 	.word	0x0800df74
 8000590:	08001441 	.word	0x08001441
 8000594:	2000069c 	.word	0x2000069c

08000598 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b094      	sub	sp, #80	@ 0x50
 800059c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800059e:	f107 0318 	add.w	r3, r7, #24
 80005a2:	2238      	movs	r2, #56	@ 0x38
 80005a4:	2100      	movs	r1, #0
 80005a6:	4618      	mov	r0, r3
 80005a8:	f00d fbc6 	bl	800dd38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005ac:	1d3b      	adds	r3, r7, #4
 80005ae:	2200      	movs	r2, #0
 80005b0:	601a      	str	r2, [r3, #0]
 80005b2:	605a      	str	r2, [r3, #4]
 80005b4:	609a      	str	r2, [r3, #8]
 80005b6:	60da      	str	r2, [r3, #12]
 80005b8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80005ba:	2000      	movs	r0, #0
 80005bc:	f007 f952 	bl	8007864 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 80005c0:	2322      	movs	r3, #34	@ 0x22
 80005c2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005c8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005ca:	2340      	movs	r3, #64	@ 0x40
 80005cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80005ce:	2301      	movs	r3, #1
 80005d0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005d2:	2302      	movs	r3, #2
 80005d4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005d6:	2302      	movs	r3, #2
 80005d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80005da:	2304      	movs	r3, #4
 80005dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80005de:	2355      	movs	r3, #85	@ 0x55
 80005e0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 80005e2:	2308      	movs	r3, #8
 80005e4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
 80005e6:	2308      	movs	r3, #8
 80005e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005ea:	2302      	movs	r3, #2
 80005ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ee:	f107 0318 	add.w	r3, r7, #24
 80005f2:	4618      	mov	r0, r3
 80005f4:	f007 f9ea 	bl	80079cc <HAL_RCC_OscConfig>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d001      	beq.n	8000602 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80005fe:	f000 fff1 	bl	80015e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000602:	230f      	movs	r3, #15
 8000604:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000606:	2303      	movs	r3, #3
 8000608:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800060a:	2300      	movs	r3, #0
 800060c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800060e:	2300      	movs	r3, #0
 8000610:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000612:	2300      	movs	r3, #0
 8000614:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000616:	1d3b      	adds	r3, r7, #4
 8000618:	2104      	movs	r1, #4
 800061a:	4618      	mov	r0, r3
 800061c:	f007 fce8 	bl	8007ff0 <HAL_RCC_ClockConfig>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000626:	f000 ffdd 	bl	80015e4 <Error_Handler>
  }
}
 800062a:	bf00      	nop
 800062c:	3750      	adds	r7, #80	@ 0x50
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}

08000632 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000632:	b580      	push	{r7, lr}
 8000634:	af00      	add	r7, sp, #0
  /* ADC1_2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8000636:	2200      	movs	r2, #0
 8000638:	2105      	movs	r1, #5
 800063a:	2012      	movs	r0, #18
 800063c:	f003 feb8 	bl	80043b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000640:	2012      	movs	r0, #18
 8000642:	f003 fecf 	bl	80043e4 <HAL_NVIC_EnableIRQ>
}
 8000646:	bf00      	nop
 8000648:	bd80      	pop	{r7, pc}
	...

0800064c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b08c      	sub	sp, #48	@ 0x30
 8000650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000652:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000656:	2200      	movs	r2, #0
 8000658:	601a      	str	r2, [r3, #0]
 800065a:	605a      	str	r2, [r3, #4]
 800065c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800065e:	1d3b      	adds	r3, r7, #4
 8000660:	2220      	movs	r2, #32
 8000662:	2100      	movs	r1, #0
 8000664:	4618      	mov	r0, r3
 8000666:	f00d fb67 	bl	800dd38 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800066a:	4b32      	ldr	r3, [pc, #200]	@ (8000734 <MX_ADC1_Init+0xe8>)
 800066c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000670:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000672:	4b30      	ldr	r3, [pc, #192]	@ (8000734 <MX_ADC1_Init+0xe8>)
 8000674:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000678:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800067a:	4b2e      	ldr	r3, [pc, #184]	@ (8000734 <MX_ADC1_Init+0xe8>)
 800067c:	2200      	movs	r2, #0
 800067e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000680:	4b2c      	ldr	r3, [pc, #176]	@ (8000734 <MX_ADC1_Init+0xe8>)
 8000682:	2200      	movs	r2, #0
 8000684:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000686:	4b2b      	ldr	r3, [pc, #172]	@ (8000734 <MX_ADC1_Init+0xe8>)
 8000688:	2200      	movs	r2, #0
 800068a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800068c:	4b29      	ldr	r3, [pc, #164]	@ (8000734 <MX_ADC1_Init+0xe8>)
 800068e:	2200      	movs	r2, #0
 8000690:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000692:	4b28      	ldr	r3, [pc, #160]	@ (8000734 <MX_ADC1_Init+0xe8>)
 8000694:	2204      	movs	r2, #4
 8000696:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000698:	4b26      	ldr	r3, [pc, #152]	@ (8000734 <MX_ADC1_Init+0xe8>)
 800069a:	2200      	movs	r2, #0
 800069c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800069e:	4b25      	ldr	r3, [pc, #148]	@ (8000734 <MX_ADC1_Init+0xe8>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80006a4:	4b23      	ldr	r3, [pc, #140]	@ (8000734 <MX_ADC1_Init+0xe8>)
 80006a6:	2201      	movs	r2, #1
 80006a8:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006aa:	4b22      	ldr	r3, [pc, #136]	@ (8000734 <MX_ADC1_Init+0xe8>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006b2:	4b20      	ldr	r3, [pc, #128]	@ (8000734 <MX_ADC1_Init+0xe8>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006b8:	4b1e      	ldr	r3, [pc, #120]	@ (8000734 <MX_ADC1_Init+0xe8>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80006be:	4b1d      	ldr	r3, [pc, #116]	@ (8000734 <MX_ADC1_Init+0xe8>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006c6:	4b1b      	ldr	r3, [pc, #108]	@ (8000734 <MX_ADC1_Init+0xe8>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80006cc:	4b19      	ldr	r3, [pc, #100]	@ (8000734 <MX_ADC1_Init+0xe8>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006d4:	4817      	ldr	r0, [pc, #92]	@ (8000734 <MX_ADC1_Init+0xe8>)
 80006d6:	f001 fe61 	bl	800239c <HAL_ADC_Init>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80006e0:	f000 ff80 	bl	80015e4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80006e4:	2300      	movs	r3, #0
 80006e6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80006e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006ec:	4619      	mov	r1, r3
 80006ee:	4811      	ldr	r0, [pc, #68]	@ (8000734 <MX_ADC1_Init+0xe8>)
 80006f0:	f003 f9b4 	bl	8003a5c <HAL_ADCEx_MultiModeConfigChannel>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80006fa:	f000 ff73 	bl	80015e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80006fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <MX_ADC1_Init+0xec>)
 8000700:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000702:	2306      	movs	r3, #6
 8000704:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000706:	2300      	movs	r3, #0
 8000708:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800070a:	237f      	movs	r3, #127	@ 0x7f
 800070c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800070e:	2304      	movs	r3, #4
 8000710:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000712:	2300      	movs	r3, #0
 8000714:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000716:	1d3b      	adds	r3, r7, #4
 8000718:	4619      	mov	r1, r3
 800071a:	4806      	ldr	r0, [pc, #24]	@ (8000734 <MX_ADC1_Init+0xe8>)
 800071c:	f002 fc70 	bl	8003000 <HAL_ADC_ConfigChannel>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000726:	f000 ff5d 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800072a:	bf00      	nop
 800072c:	3730      	adds	r7, #48	@ 0x30
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	20000088 	.word	0x20000088
 8000738:	21800100 	.word	0x21800100

0800073c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b088      	sub	sp, #32
 8000740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000742:	463b      	mov	r3, r7
 8000744:	2220      	movs	r2, #32
 8000746:	2100      	movs	r1, #0
 8000748:	4618      	mov	r0, r3
 800074a:	f00d faf5 	bl	800dd38 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800074e:	4b32      	ldr	r3, [pc, #200]	@ (8000818 <MX_ADC2_Init+0xdc>)
 8000750:	4a32      	ldr	r2, [pc, #200]	@ (800081c <MX_ADC2_Init+0xe0>)
 8000752:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000754:	4b30      	ldr	r3, [pc, #192]	@ (8000818 <MX_ADC2_Init+0xdc>)
 8000756:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800075a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800075c:	4b2e      	ldr	r3, [pc, #184]	@ (8000818 <MX_ADC2_Init+0xdc>)
 800075e:	2200      	movs	r2, #0
 8000760:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000762:	4b2d      	ldr	r3, [pc, #180]	@ (8000818 <MX_ADC2_Init+0xdc>)
 8000764:	2200      	movs	r2, #0
 8000766:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000768:	4b2b      	ldr	r3, [pc, #172]	@ (8000818 <MX_ADC2_Init+0xdc>)
 800076a:	2200      	movs	r2, #0
 800076c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800076e:	4b2a      	ldr	r3, [pc, #168]	@ (8000818 <MX_ADC2_Init+0xdc>)
 8000770:	2201      	movs	r2, #1
 8000772:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000774:	4b28      	ldr	r3, [pc, #160]	@ (8000818 <MX_ADC2_Init+0xdc>)
 8000776:	2204      	movs	r2, #4
 8000778:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800077a:	4b27      	ldr	r3, [pc, #156]	@ (8000818 <MX_ADC2_Init+0xdc>)
 800077c:	2200      	movs	r2, #0
 800077e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000780:	4b25      	ldr	r3, [pc, #148]	@ (8000818 <MX_ADC2_Init+0xdc>)
 8000782:	2200      	movs	r2, #0
 8000784:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 8000786:	4b24      	ldr	r3, [pc, #144]	@ (8000818 <MX_ADC2_Init+0xdc>)
 8000788:	2202      	movs	r2, #2
 800078a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800078c:	4b22      	ldr	r3, [pc, #136]	@ (8000818 <MX_ADC2_Init+0xdc>)
 800078e:	2200      	movs	r2, #0
 8000790:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000794:	4b20      	ldr	r3, [pc, #128]	@ (8000818 <MX_ADC2_Init+0xdc>)
 8000796:	2200      	movs	r2, #0
 8000798:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800079a:	4b1f      	ldr	r3, [pc, #124]	@ (8000818 <MX_ADC2_Init+0xdc>)
 800079c:	2200      	movs	r2, #0
 800079e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80007a0:	4b1d      	ldr	r3, [pc, #116]	@ (8000818 <MX_ADC2_Init+0xdc>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000818 <MX_ADC2_Init+0xdc>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80007ae:	4b1a      	ldr	r3, [pc, #104]	@ (8000818 <MX_ADC2_Init+0xdc>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80007b6:	4818      	ldr	r0, [pc, #96]	@ (8000818 <MX_ADC2_Init+0xdc>)
 80007b8:	f001 fdf0 	bl	800239c <HAL_ADC_Init>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80007c2:	f000 ff0f 	bl	80015e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80007c6:	4b16      	ldr	r3, [pc, #88]	@ (8000820 <MX_ADC2_Init+0xe4>)
 80007c8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007ca:	2306      	movs	r3, #6
 80007cc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007ce:	2300      	movs	r3, #0
 80007d0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007d2:	237f      	movs	r3, #127	@ 0x7f
 80007d4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007d6:	2304      	movs	r3, #4
 80007d8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80007da:	2300      	movs	r3, #0
 80007dc:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80007de:	463b      	mov	r3, r7
 80007e0:	4619      	mov	r1, r3
 80007e2:	480d      	ldr	r0, [pc, #52]	@ (8000818 <MX_ADC2_Init+0xdc>)
 80007e4:	f002 fc0c 	bl	8003000 <HAL_ADC_ConfigChannel>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80007ee:	f000 fef9 	bl	80015e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80007f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000824 <MX_ADC2_Init+0xe8>)
 80007f4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80007f6:	230c      	movs	r3, #12
 80007f8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80007fa:	463b      	mov	r3, r7
 80007fc:	4619      	mov	r1, r3
 80007fe:	4806      	ldr	r0, [pc, #24]	@ (8000818 <MX_ADC2_Init+0xdc>)
 8000800:	f002 fbfe 	bl	8003000 <HAL_ADC_ConfigChannel>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <MX_ADC2_Init+0xd2>
  {
    Error_Handler();
 800080a:	f000 feeb 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800080e:	bf00      	nop
 8000810:	3720      	adds	r7, #32
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	200000f4 	.word	0x200000f4
 800081c:	50000100 	.word	0x50000100
 8000820:	0c900008 	.word	0x0c900008
 8000824:	36902000 	.word	0x36902000

08000828 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 800082c:	4b0f      	ldr	r3, [pc, #60]	@ (800086c <MX_COMP2_Init+0x44>)
 800082e:	4a10      	ldr	r2, [pc, #64]	@ (8000870 <MX_COMP2_Init+0x48>)
 8000830:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000832:	4b0e      	ldr	r3, [pc, #56]	@ (800086c <MX_COMP2_Init+0x44>)
 8000834:	2200      	movs	r2, #0
 8000836:	605a      	str	r2, [r3, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000838:	4b0c      	ldr	r3, [pc, #48]	@ (800086c <MX_COMP2_Init+0x44>)
 800083a:	2240      	movs	r2, #64	@ 0x40
 800083c:	609a      	str	r2, [r3, #8]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800083e:	4b0b      	ldr	r3, [pc, #44]	@ (800086c <MX_COMP2_Init+0x44>)
 8000840:	2200      	movs	r2, #0
 8000842:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000844:	4b09      	ldr	r3, [pc, #36]	@ (800086c <MX_COMP2_Init+0x44>)
 8000846:	2200      	movs	r2, #0
 8000848:	60da      	str	r2, [r3, #12]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800084a:	4b08      	ldr	r3, [pc, #32]	@ (800086c <MX_COMP2_Init+0x44>)
 800084c:	2200      	movs	r2, #0
 800084e:	615a      	str	r2, [r3, #20]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000850:	4b06      	ldr	r3, [pc, #24]	@ (800086c <MX_COMP2_Init+0x44>)
 8000852:	2200      	movs	r2, #0
 8000854:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8000856:	4805      	ldr	r0, [pc, #20]	@ (800086c <MX_COMP2_Init+0x44>)
 8000858:	f003 fb58 	bl	8003f0c <HAL_COMP_Init>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <MX_COMP2_Init+0x3e>
  {
    Error_Handler();
 8000862:	f000 febf 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 8000866:	bf00      	nop
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	20000160 	.word	0x20000160
 8000870:	40010204 	.word	0x40010204

08000874 <MX_COMP3_Init>:
  * @brief COMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP3_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE END COMP3_Init 0 */

  /* USER CODE BEGIN COMP3_Init 1 */

  /* USER CODE END COMP3_Init 1 */
  hcomp3.Instance = COMP3;
 8000878:	4b0f      	ldr	r3, [pc, #60]	@ (80008b8 <MX_COMP3_Init+0x44>)
 800087a:	4a10      	ldr	r2, [pc, #64]	@ (80008bc <MX_COMP3_Init+0x48>)
 800087c:	601a      	str	r2, [r3, #0]
  hcomp3.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800087e:	4b0e      	ldr	r3, [pc, #56]	@ (80008b8 <MX_COMP3_Init+0x44>)
 8000880:	2200      	movs	r2, #0
 8000882:	605a      	str	r2, [r3, #4]
  hcomp3.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
 8000884:	4b0c      	ldr	r3, [pc, #48]	@ (80008b8 <MX_COMP3_Init+0x44>)
 8000886:	2240      	movs	r2, #64	@ 0x40
 8000888:	609a      	str	r2, [r3, #8]
  hcomp3.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800088a:	4b0b      	ldr	r3, [pc, #44]	@ (80008b8 <MX_COMP3_Init+0x44>)
 800088c:	2200      	movs	r2, #0
 800088e:	611a      	str	r2, [r3, #16]
  hcomp3.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000890:	4b09      	ldr	r3, [pc, #36]	@ (80008b8 <MX_COMP3_Init+0x44>)
 8000892:	2200      	movs	r2, #0
 8000894:	60da      	str	r2, [r3, #12]
  hcomp3.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000896:	4b08      	ldr	r3, [pc, #32]	@ (80008b8 <MX_COMP3_Init+0x44>)
 8000898:	2200      	movs	r2, #0
 800089a:	615a      	str	r2, [r3, #20]
  hcomp3.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800089c:	4b06      	ldr	r3, [pc, #24]	@ (80008b8 <MX_COMP3_Init+0x44>)
 800089e:	2200      	movs	r2, #0
 80008a0:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp3) != HAL_OK)
 80008a2:	4805      	ldr	r0, [pc, #20]	@ (80008b8 <MX_COMP3_Init+0x44>)
 80008a4:	f003 fb32 	bl	8003f0c <HAL_COMP_Init>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <MX_COMP3_Init+0x3e>
  {
    Error_Handler();
 80008ae:	f000 fe99 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN COMP3_Init 2 */

  /* USER CODE END COMP3_Init 2 */

}
 80008b2:	bf00      	nop
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	20000184 	.word	0x20000184
 80008bc:	40010208 	.word	0x40010208

080008c0 <MX_COMP4_Init>:
  * @brief COMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP4_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 80008c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000904 <MX_COMP4_Init+0x44>)
 80008c6:	4a10      	ldr	r2, [pc, #64]	@ (8000908 <MX_COMP4_Init+0x48>)
 80008c8:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80008ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000904 <MX_COMP4_Init+0x44>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	605a      	str	r2, [r3, #4]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 80008d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000904 <MX_COMP4_Init+0x44>)
 80008d2:	2250      	movs	r2, #80	@ 0x50
 80008d4:	609a      	str	r2, [r3, #8]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80008d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000904 <MX_COMP4_Init+0x44>)
 80008d8:	2200      	movs	r2, #0
 80008da:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80008dc:	4b09      	ldr	r3, [pc, #36]	@ (8000904 <MX_COMP4_Init+0x44>)
 80008de:	2200      	movs	r2, #0
 80008e0:	60da      	str	r2, [r3, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80008e2:	4b08      	ldr	r3, [pc, #32]	@ (8000904 <MX_COMP4_Init+0x44>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	615a      	str	r2, [r3, #20]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80008e8:	4b06      	ldr	r3, [pc, #24]	@ (8000904 <MX_COMP4_Init+0x44>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 80008ee:	4805      	ldr	r0, [pc, #20]	@ (8000904 <MX_COMP4_Init+0x44>)
 80008f0:	f003 fb0c 	bl	8003f0c <HAL_COMP_Init>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <MX_COMP4_Init+0x3e>
  {
    Error_Handler();
 80008fa:	f000 fe73 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 80008fe:	bf00      	nop
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	200001a8 	.word	0x200001a8
 8000908:	4001020c 	.word	0x4001020c

0800090c <MX_COMP6_Init>:
  * @brief COMP6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP6_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE END COMP6_Init 0 */

  /* USER CODE BEGIN COMP6_Init 1 */

  /* USER CODE END COMP6_Init 1 */
  hcomp6.Instance = COMP6;
 8000910:	4b0f      	ldr	r3, [pc, #60]	@ (8000950 <MX_COMP6_Init+0x44>)
 8000912:	4a10      	ldr	r2, [pc, #64]	@ (8000954 <MX_COMP6_Init+0x48>)
 8000914:	601a      	str	r2, [r3, #0]
  hcomp6.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000916:	4b0e      	ldr	r3, [pc, #56]	@ (8000950 <MX_COMP6_Init+0x44>)
 8000918:	2200      	movs	r2, #0
 800091a:	605a      	str	r2, [r3, #4]
  hcomp6.Init.InputMinus = COMP_INPUT_MINUS_DAC2_CH1;
 800091c:	4b0c      	ldr	r3, [pc, #48]	@ (8000950 <MX_COMP6_Init+0x44>)
 800091e:	2250      	movs	r2, #80	@ 0x50
 8000920:	609a      	str	r2, [r3, #8]
  hcomp6.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000922:	4b0b      	ldr	r3, [pc, #44]	@ (8000950 <MX_COMP6_Init+0x44>)
 8000924:	2200      	movs	r2, #0
 8000926:	611a      	str	r2, [r3, #16]
  hcomp6.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000928:	4b09      	ldr	r3, [pc, #36]	@ (8000950 <MX_COMP6_Init+0x44>)
 800092a:	2200      	movs	r2, #0
 800092c:	60da      	str	r2, [r3, #12]
  hcomp6.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800092e:	4b08      	ldr	r3, [pc, #32]	@ (8000950 <MX_COMP6_Init+0x44>)
 8000930:	2200      	movs	r2, #0
 8000932:	615a      	str	r2, [r3, #20]
  hcomp6.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000934:	4b06      	ldr	r3, [pc, #24]	@ (8000950 <MX_COMP6_Init+0x44>)
 8000936:	2200      	movs	r2, #0
 8000938:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp6) != HAL_OK)
 800093a:	4805      	ldr	r0, [pc, #20]	@ (8000950 <MX_COMP6_Init+0x44>)
 800093c:	f003 fae6 	bl	8003f0c <HAL_COMP_Init>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <MX_COMP6_Init+0x3e>
  {
    Error_Handler();
 8000946:	f000 fe4d 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN COMP6_Init 2 */

  /* USER CODE END COMP6_Init 2 */

}
 800094a:	bf00      	nop
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	200001cc 	.word	0x200001cc
 8000954:	40010214 	.word	0x40010214

08000958 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b08c      	sub	sp, #48	@ 0x30
 800095c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800095e:	463b      	mov	r3, r7
 8000960:	2230      	movs	r2, #48	@ 0x30
 8000962:	2100      	movs	r1, #0
 8000964:	4618      	mov	r0, r3
 8000966:	f00d f9e7 	bl	800dd38 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800096a:	4b16      	ldr	r3, [pc, #88]	@ (80009c4 <MX_DAC1_Init+0x6c>)
 800096c:	4a16      	ldr	r2, [pc, #88]	@ (80009c8 <MX_DAC1_Init+0x70>)
 800096e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000970:	4814      	ldr	r0, [pc, #80]	@ (80009c4 <MX_DAC1_Init+0x6c>)
 8000972:	f003 fd45 	bl	8004400 <HAL_DAC_Init>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800097c:	f000 fe32 	bl	80015e4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000980:	2302      	movs	r3, #2
 8000982:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000984:	2300      	movs	r3, #0
 8000986:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000988:	2300      	movs	r3, #0
 800098a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800098c:	2300      	movs	r3, #0
 800098e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000990:	2300      	movs	r3, #0
 8000992:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000994:	2300      	movs	r3, #0
 8000996:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000998:	2302      	movs	r3, #2
 800099a:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 800099c:	2302      	movs	r3, #2
 800099e:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80009a0:	2300      	movs	r3, #0
 80009a2:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80009a4:	463b      	mov	r3, r7
 80009a6:	2200      	movs	r2, #0
 80009a8:	4619      	mov	r1, r3
 80009aa:	4806      	ldr	r0, [pc, #24]	@ (80009c4 <MX_DAC1_Init+0x6c>)
 80009ac:	f003 fd4a 	bl	8004444 <HAL_DAC_ConfigChannel>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80009b6:	f000 fe15 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80009ba:	bf00      	nop
 80009bc:	3730      	adds	r7, #48	@ 0x30
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	200001f0 	.word	0x200001f0
 80009c8:	50000800 	.word	0x50000800

080009cc <MX_DAC2_Init>:
  * @brief DAC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC2_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b08c      	sub	sp, #48	@ 0x30
 80009d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80009d2:	463b      	mov	r3, r7
 80009d4:	2230      	movs	r2, #48	@ 0x30
 80009d6:	2100      	movs	r1, #0
 80009d8:	4618      	mov	r0, r3
 80009da:	f00d f9ad 	bl	800dd38 <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 80009de:	4b16      	ldr	r3, [pc, #88]	@ (8000a38 <MX_DAC2_Init+0x6c>)
 80009e0:	4a16      	ldr	r2, [pc, #88]	@ (8000a3c <MX_DAC2_Init+0x70>)
 80009e2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 80009e4:	4814      	ldr	r0, [pc, #80]	@ (8000a38 <MX_DAC2_Init+0x6c>)
 80009e6:	f003 fd0b 	bl	8004400 <HAL_DAC_Init>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 80009f0:	f000 fdf8 	bl	80015e4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80009f4:	2302      	movs	r3, #2
 80009f6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80009f8:	2300      	movs	r3, #0
 80009fa:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80009fc:	2300      	movs	r3, #0
 80009fe:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000a00:	2300      	movs	r3, #0
 8000a02:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000a04:	2300      	movs	r3, #0
 8000a06:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000a0c:	2302      	movs	r3, #2
 8000a0e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000a10:	2302      	movs	r3, #2
 8000a12:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000a14:	2300      	movs	r3, #0
 8000a16:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000a18:	463b      	mov	r3, r7
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4806      	ldr	r0, [pc, #24]	@ (8000a38 <MX_DAC2_Init+0x6c>)
 8000a20:	f003 fd10 	bl	8004444 <HAL_DAC_ConfigChannel>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_DAC2_Init+0x62>
  {
    Error_Handler();
 8000a2a:	f000 fddb 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 8000a2e:	bf00      	nop
 8000a30:	3730      	adds	r7, #48	@ 0x30
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	20000204 	.word	0x20000204
 8000a3c:	50000c00 	.word	0x50000c00

08000a40 <MX_DAC3_Init>:
  * @brief DAC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC3_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b08c      	sub	sp, #48	@ 0x30
 8000a44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000a46:	463b      	mov	r3, r7
 8000a48:	2230      	movs	r2, #48	@ 0x30
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f00d f973 	bl	800dd38 <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 8000a52:	4b1b      	ldr	r3, [pc, #108]	@ (8000ac0 <MX_DAC3_Init+0x80>)
 8000a54:	4a1b      	ldr	r2, [pc, #108]	@ (8000ac4 <MX_DAC3_Init+0x84>)
 8000a56:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 8000a58:	4819      	ldr	r0, [pc, #100]	@ (8000ac0 <MX_DAC3_Init+0x80>)
 8000a5a:	f003 fcd1 	bl	8004400 <HAL_DAC_Init>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8000a64:	f000 fdbe 	bl	80015e4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000a68:	2302      	movs	r3, #2
 8000a6a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000a70:	2300      	movs	r3, #0
 8000a72:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000a74:	2300      	movs	r3, #0
 8000a76:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000a80:	2302      	movs	r3, #2
 8000a82:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000a84:	2302      	movs	r3, #2
 8000a86:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000a8c:	463b      	mov	r3, r7
 8000a8e:	2200      	movs	r2, #0
 8000a90:	4619      	mov	r1, r3
 8000a92:	480b      	ldr	r0, [pc, #44]	@ (8000ac0 <MX_DAC3_Init+0x80>)
 8000a94:	f003 fcd6 	bl	8004444 <HAL_DAC_ConfigChannel>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 8000a9e:	f000 fda1 	bl	80015e4 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000aa2:	463b      	mov	r3, r7
 8000aa4:	2210      	movs	r2, #16
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	4805      	ldr	r0, [pc, #20]	@ (8000ac0 <MX_DAC3_Init+0x80>)
 8000aaa:	f003 fccb 	bl	8004444 <HAL_DAC_ConfigChannel>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <MX_DAC3_Init+0x78>
  {
    Error_Handler();
 8000ab4:	f000 fd96 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 8000ab8:	bf00      	nop
 8000aba:	3730      	adds	r7, #48	@ 0x30
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	20000218 	.word	0x20000218
 8000ac4:	50001000 	.word	0x50001000

08000ac8 <MX_HRTIM1_Init>:
  * @brief HRTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_HRTIM1_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b0ac      	sub	sp, #176	@ 0xb0
 8000acc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 8000ace:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	601a      	str	r2, [r3, #0]
 8000ad6:	605a      	str	r2, [r3, #4]
 8000ad8:	609a      	str	r2, [r3, #8]
 8000ada:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCtlTypeDef pTimerCtl = {0};
 8000adc:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	605a      	str	r2, [r3, #4]
 8000ae6:	609a      	str	r2, [r3, #8]
 8000ae8:	60da      	str	r2, [r3, #12]
 8000aea:	611a      	str	r2, [r3, #16]
 8000aec:	615a      	str	r2, [r3, #20]
 8000aee:	619a      	str	r2, [r3, #24]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 8000af0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000af4:	2260      	movs	r2, #96	@ 0x60
 8000af6:	2100      	movs	r1, #0
 8000af8:	4618      	mov	r0, r3
 8000afa:	f00d f91d 	bl	800dd38 <memset>
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 8000afe:	1d3b      	adds	r3, r7, #4
 8000b00:	2220      	movs	r2, #32
 8000b02:	2100      	movs	r1, #0
 8000b04:	4618      	mov	r0, r3
 8000b06:	f00d f917 	bl	800dd38 <memset>

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 8000b0a:	4bc3      	ldr	r3, [pc, #780]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000b0c:	4ac3      	ldr	r2, [pc, #780]	@ (8000e1c <MX_HRTIM1_Init+0x354>)
 8000b0e:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 8000b10:	4bc1      	ldr	r3, [pc, #772]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 8000b16:	4bc0      	ldr	r3, [pc, #768]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 8000b1c:	48be      	ldr	r0, [pc, #760]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000b1e:	f004 f8fb 	bl	8004d18 <HAL_HRTIM_Init>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <MX_HRTIM1_Init+0x64>
  {
    Error_Handler();
 8000b28:	f000 fd5c 	bl	80015e4 <Error_Handler>
  }
  if (HAL_HRTIM_DLLCalibrationStart(&hhrtim1, HRTIM_CALIBRATIONRATE_3) != HAL_OK)
 8000b2c:	210c      	movs	r1, #12
 8000b2e:	48ba      	ldr	r0, [pc, #744]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000b30:	f004 f9c2 	bl	8004eb8 <HAL_HRTIM_DLLCalibrationStart>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <MX_HRTIM1_Init+0x76>
  {
    Error_Handler();
 8000b3a:	f000 fd53 	bl	80015e4 <Error_Handler>
  }
  if (HAL_HRTIM_PollForDLLCalibration(&hhrtim1, 10) != HAL_OK)
 8000b3e:	210a      	movs	r1, #10
 8000b40:	48b5      	ldr	r0, [pc, #724]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000b42:	f004 fa11 	bl	8004f68 <HAL_HRTIM_PollForDLLCalibration>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <MX_HRTIM1_Init+0x88>
  {
    Error_Handler();
 8000b4c:	f000 fd4a 	bl	80015e4 <Error_Handler>
  }
  pTimeBaseCfg.Period = 0xFFDF;
 8000b50:	f64f 73df 	movw	r3, #65503	@ 0xffdf
 8000b54:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  pTimeBaseCfg.RepetitionCounter = 0x00;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_MUL32;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 8000b64:	2308      	movs	r3, #8
 8000b66:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 8000b6a:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000b6e:	461a      	mov	r2, r3
 8000b70:	2100      	movs	r1, #0
 8000b72:	48a9      	ldr	r0, [pc, #676]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000b74:	f004 fa2c 	bl	8004fd0 <HAL_HRTIM_TimeBaseConfig>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <MX_HRTIM1_Init+0xba>
  {
    Error_Handler();
 8000b7e:	f000 fd31 	bl	80015e4 <Error_Handler>
  }
  pTimerCtl.UpDownMode = HRTIM_TIMERUPDOWNMODE_UP;
 8000b82:	2300      	movs	r3, #0
 8000b84:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  pTimerCtl.DualChannelDacEnable = HRTIM_TIMER_DCDE_DISABLED;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCtl) != HAL_OK)
 8000b8e:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000b92:	461a      	mov	r2, r3
 8000b94:	2100      	movs	r1, #0
 8000b96:	48a0      	ldr	r0, [pc, #640]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000b98:	f004 facf 	bl	800513a <HAL_HRTIM_WaveformTimerControl>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <MX_HRTIM1_Init+0xde>
  {
    Error_Handler();
 8000ba2:	f000 fd1f 	bl	80015e4 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	627b      	str	r3, [r7, #36]	@ 0x24
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 8000baa:	2300      	movs	r3, #0
 8000bac:	62bb      	str	r3, [r7, #40]	@ 0x28
  pTimerCfg.DMASrcAddress = 0x0000;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pTimerCfg.DMADstAddress = 0x0000;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	633b      	str	r3, [r7, #48]	@ 0x30
  pTimerCfg.DMASize = 0x1;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	637b      	str	r3, [r7, #52]	@ 0x34
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	63bb      	str	r3, [r7, #56]	@ 0x38
  pTimerCfg.InterleavedMode = HRTIM_INTERLEAVED_MODE_DISABLED;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	643b      	str	r3, [r7, #64]	@ 0x40
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	647b      	str	r3, [r7, #68]	@ 0x44
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	64bb      	str	r3, [r7, #72]	@ 0x48
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	653b      	str	r3, [r7, #80]	@ 0x50
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	657b      	str	r3, [r7, #84]	@ 0x54
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	65bb      	str	r3, [r7, #88]	@ 0x58
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 8000bde:	2300      	movs	r3, #0
 8000be0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 8000be2:	2300      	movs	r3, #0
 8000be4:	663b      	str	r3, [r7, #96]	@ 0x60
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 8000be6:	2300      	movs	r3, #0
 8000be8:	667b      	str	r3, [r7, #100]	@ 0x64
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_DISABLED;
 8000bea:	2300      	movs	r3, #0
 8000bec:	66bb      	str	r3, [r7, #104]	@ 0x68
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	67bb      	str	r3, [r7, #120]	@ 0x78
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pTimerCfg.ReSyncUpdate = HRTIM_TIMERESYNC_UPDATE_UNCONDITIONAL;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 8000c04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c08:	461a      	mov	r2, r3
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	4882      	ldr	r0, [pc, #520]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000c0e:	f004 fa07 	bl	8005020 <HAL_HRTIM_WaveformTimerConfig>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <MX_HRTIM1_Init+0x154>
  {
    Error_Handler();
 8000c18:	f000 fce4 	bl	80015e4 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCfg) != HAL_OK)
 8000c1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c20:	461a      	mov	r2, r3
 8000c22:	2102      	movs	r1, #2
 8000c24:	487c      	ldr	r0, [pc, #496]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000c26:	f004 f9fb 	bl	8005020 <HAL_HRTIM_WaveformTimerConfig>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <MX_HRTIM1_Init+0x16c>
  {
    Error_Handler();
 8000c30:	f000 fcd8 	bl	80015e4 <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_D_E_DELAYEDPROTECTION_DISABLED;
 8000c34:	2300      	movs	r3, #0
 8000c36:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCfg) != HAL_OK)
 8000c38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c3c:	461a      	mov	r2, r3
 8000c3e:	2103      	movs	r1, #3
 8000c40:	4875      	ldr	r0, [pc, #468]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000c42:	f004 f9ed 	bl	8005020 <HAL_HRTIM_WaveformTimerConfig>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <MX_HRTIM1_Init+0x188>
  {
    Error_Handler();
 8000c4c:	f000 fcca 	bl	80015e4 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCfg) != HAL_OK)
 8000c50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c54:	461a      	mov	r2, r3
 8000c56:	2104      	movs	r1, #4
 8000c58:	486f      	ldr	r0, [pc, #444]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000c5a:	f004 f9e1 	bl	8005020 <HAL_HRTIM_WaveformTimerConfig>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d001      	beq.n	8000c68 <MX_HRTIM1_Init+0x1a0>
  {
    Error_Handler();
 8000c64:	f000 fcbe 	bl	80015e4 <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_F_DELAYEDPROTECTION_DISABLED;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimerCfg) != HAL_OK)
 8000c6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c70:	461a      	mov	r2, r3
 8000c72:	2105      	movs	r1, #5
 8000c74:	4868      	ldr	r0, [pc, #416]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000c76:	f004 f9d3 	bl	8005020 <HAL_HRTIM_WaveformTimerConfig>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d001      	beq.n	8000c84 <MX_HRTIM1_Init+0x1bc>
  {
    Error_Handler();
 8000c80:	f000 fcb0 	bl	80015e4 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8000c84:	2300      	movs	r3, #0
 8000c86:	607b      	str	r3, [r7, #4]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_NONE;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_NONE;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 8000c90:	2300      	movs	r3, #0
 8000c92:	613b      	str	r3, [r7, #16]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 8000c94:	2300      	movs	r3, #0
 8000c96:	617b      	str	r3, [r7, #20]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	61bb      	str	r3, [r7, #24]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	61fb      	str	r3, [r7, #28]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 8000ca4:	1d3b      	adds	r3, r7, #4
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	2100      	movs	r1, #0
 8000caa:	485b      	ldr	r0, [pc, #364]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000cac:	f004 fa78 	bl	80051a0 <HAL_HRTIM_WaveformOutputConfig>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <MX_HRTIM1_Init+0x1f2>
  {
    Error_Handler();
 8000cb6:	f000 fc95 	bl	80015e4 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC1, &pOutputCfg) != HAL_OK)
 8000cba:	1d3b      	adds	r3, r7, #4
 8000cbc:	2210      	movs	r2, #16
 8000cbe:	2102      	movs	r1, #2
 8000cc0:	4855      	ldr	r0, [pc, #340]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000cc2:	f004 fa6d 	bl	80051a0 <HAL_HRTIM_WaveformOutputConfig>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <MX_HRTIM1_Init+0x208>
  {
    Error_Handler();
 8000ccc:	f000 fc8a 	bl	80015e4 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD1, &pOutputCfg) != HAL_OK)
 8000cd0:	1d3b      	adds	r3, r7, #4
 8000cd2:	2240      	movs	r2, #64	@ 0x40
 8000cd4:	2103      	movs	r1, #3
 8000cd6:	4850      	ldr	r0, [pc, #320]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000cd8:	f004 fa62 	bl	80051a0 <HAL_HRTIM_WaveformOutputConfig>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d001      	beq.n	8000ce6 <MX_HRTIM1_Init+0x21e>
  {
    Error_Handler();
 8000ce2:	f000 fc7f 	bl	80015e4 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE1, &pOutputCfg) != HAL_OK)
 8000ce6:	1d3b      	adds	r3, r7, #4
 8000ce8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000cec:	2104      	movs	r1, #4
 8000cee:	484a      	ldr	r0, [pc, #296]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000cf0:	f004 fa56 	bl	80051a0 <HAL_HRTIM_WaveformOutputConfig>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <MX_HRTIM1_Init+0x236>
  {
    Error_Handler();
 8000cfa:	f000 fc73 	bl	80015e4 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, HRTIM_OUTPUT_TF1, &pOutputCfg) != HAL_OK)
 8000cfe:	1d3b      	adds	r3, r7, #4
 8000d00:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d04:	2105      	movs	r1, #5
 8000d06:	4844      	ldr	r0, [pc, #272]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000d08:	f004 fa4a 	bl	80051a0 <HAL_HRTIM_WaveformOutputConfig>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_HRTIM1_Init+0x24e>
  {
    Error_Handler();
 8000d12:	f000 fc67 	bl	80015e4 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimeBaseCfg) != HAL_OK)
 8000d16:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000d1a:	461a      	mov	r2, r3
 8000d1c:	2102      	movs	r1, #2
 8000d1e:	483e      	ldr	r0, [pc, #248]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000d20:	f004 f956 	bl	8004fd0 <HAL_HRTIM_TimeBaseConfig>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <MX_HRTIM1_Init+0x266>
  {
    Error_Handler();
 8000d2a:	f000 fc5b 	bl	80015e4 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCtl) != HAL_OK)
 8000d2e:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000d32:	461a      	mov	r2, r3
 8000d34:	2102      	movs	r1, #2
 8000d36:	4838      	ldr	r0, [pc, #224]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000d38:	f004 f9ff 	bl	800513a <HAL_HRTIM_WaveformTimerControl>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_HRTIM1_Init+0x27e>
  {
    Error_Handler();
 8000d42:	f000 fc4f 	bl	80015e4 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC2, &pOutputCfg) != HAL_OK)
 8000d46:	1d3b      	adds	r3, r7, #4
 8000d48:	2220      	movs	r2, #32
 8000d4a:	2102      	movs	r1, #2
 8000d4c:	4832      	ldr	r0, [pc, #200]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000d4e:	f004 fa27 	bl	80051a0 <HAL_HRTIM_WaveformOutputConfig>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <MX_HRTIM1_Init+0x294>
  {
    Error_Handler();
 8000d58:	f000 fc44 	bl	80015e4 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD2, &pOutputCfg) != HAL_OK)
 8000d5c:	1d3b      	adds	r3, r7, #4
 8000d5e:	2280      	movs	r2, #128	@ 0x80
 8000d60:	2103      	movs	r1, #3
 8000d62:	482d      	ldr	r0, [pc, #180]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000d64:	f004 fa1c 	bl	80051a0 <HAL_HRTIM_WaveformOutputConfig>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <MX_HRTIM1_Init+0x2aa>
  {
    Error_Handler();
 8000d6e:	f000 fc39 	bl	80015e4 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, HRTIM_OUTPUT_TF2, &pOutputCfg) != HAL_OK)
 8000d72:	1d3b      	adds	r3, r7, #4
 8000d74:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000d78:	2105      	movs	r1, #5
 8000d7a:	4827      	ldr	r0, [pc, #156]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000d7c:	f004 fa10 	bl	80051a0 <HAL_HRTIM_WaveformOutputConfig>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_HRTIM1_Init+0x2c2>
  {
    Error_Handler();
 8000d86:	f000 fc2d 	bl	80015e4 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimeBaseCfg) != HAL_OK)
 8000d8a:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000d8e:	461a      	mov	r2, r3
 8000d90:	2103      	movs	r1, #3
 8000d92:	4821      	ldr	r0, [pc, #132]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000d94:	f004 f91c 	bl	8004fd0 <HAL_HRTIM_TimeBaseConfig>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <MX_HRTIM1_Init+0x2da>
  {
    Error_Handler();
 8000d9e:	f000 fc21 	bl	80015e4 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCtl) != HAL_OK)
 8000da2:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000da6:	461a      	mov	r2, r3
 8000da8:	2103      	movs	r1, #3
 8000daa:	481b      	ldr	r0, [pc, #108]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000dac:	f004 f9c5 	bl	800513a <HAL_HRTIM_WaveformTimerControl>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <MX_HRTIM1_Init+0x2f2>
  {
    Error_Handler();
 8000db6:	f000 fc15 	bl	80015e4 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimeBaseCfg) != HAL_OK)
 8000dba:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000dbe:	461a      	mov	r2, r3
 8000dc0:	2104      	movs	r1, #4
 8000dc2:	4815      	ldr	r0, [pc, #84]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000dc4:	f004 f904 	bl	8004fd0 <HAL_HRTIM_TimeBaseConfig>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <MX_HRTIM1_Init+0x30a>
  {
    Error_Handler();
 8000dce:	f000 fc09 	bl	80015e4 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCtl) != HAL_OK)
 8000dd2:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	2104      	movs	r1, #4
 8000dda:	480f      	ldr	r0, [pc, #60]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000ddc:	f004 f9ad 	bl	800513a <HAL_HRTIM_WaveformTimerControl>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <MX_HRTIM1_Init+0x322>
  {
    Error_Handler();
 8000de6:	f000 fbfd 	bl	80015e4 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimeBaseCfg) != HAL_OK)
 8000dea:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000dee:	461a      	mov	r2, r3
 8000df0:	2105      	movs	r1, #5
 8000df2:	4809      	ldr	r0, [pc, #36]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000df4:	f004 f8ec 	bl	8004fd0 <HAL_HRTIM_TimeBaseConfig>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d001      	beq.n	8000e02 <MX_HRTIM1_Init+0x33a>
  {
    Error_Handler();
 8000dfe:	f000 fbf1 	bl	80015e4 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimerCtl) != HAL_OK)
 8000e02:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000e06:	461a      	mov	r2, r3
 8000e08:	2105      	movs	r1, #5
 8000e0a:	4803      	ldr	r0, [pc, #12]	@ (8000e18 <MX_HRTIM1_Init+0x350>)
 8000e0c:	f004 f995 	bl	800513a <HAL_HRTIM_WaveformTimerControl>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d006      	beq.n	8000e24 <MX_HRTIM1_Init+0x35c>
 8000e16:	e003      	b.n	8000e20 <MX_HRTIM1_Init+0x358>
 8000e18:	2000022c 	.word	0x2000022c
 8000e1c:	40016800 	.word	0x40016800
  {
    Error_Handler();
 8000e20:	f000 fbe0 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 8000e24:	4803      	ldr	r0, [pc, #12]	@ (8000e34 <MX_HRTIM1_Init+0x36c>)
 8000e26:	f000 fdd7 	bl	80019d8 <HAL_HRTIM_MspPostInit>

}
 8000e2a:	bf00      	nop
 8000e2c:	37b0      	adds	r7, #176	@ 0xb0
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	2000022c 	.word	0x2000022c

08000e38 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e3c:	4b22      	ldr	r3, [pc, #136]	@ (8000ec8 <MX_USART3_UART_Init+0x90>)
 8000e3e:	4a23      	ldr	r2, [pc, #140]	@ (8000ecc <MX_USART3_UART_Init+0x94>)
 8000e40:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e42:	4b21      	ldr	r3, [pc, #132]	@ (8000ec8 <MX_USART3_UART_Init+0x90>)
 8000e44:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e48:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e4a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ec8 <MX_USART3_UART_Init+0x90>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e50:	4b1d      	ldr	r3, [pc, #116]	@ (8000ec8 <MX_USART3_UART_Init+0x90>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e56:	4b1c      	ldr	r3, [pc, #112]	@ (8000ec8 <MX_USART3_UART_Init+0x90>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e5c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ec8 <MX_USART3_UART_Init+0x90>)
 8000e5e:	220c      	movs	r2, #12
 8000e60:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e62:	4b19      	ldr	r3, [pc, #100]	@ (8000ec8 <MX_USART3_UART_Init+0x90>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e68:	4b17      	ldr	r3, [pc, #92]	@ (8000ec8 <MX_USART3_UART_Init+0x90>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e6e:	4b16      	ldr	r3, [pc, #88]	@ (8000ec8 <MX_USART3_UART_Init+0x90>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV4;
 8000e74:	4b14      	ldr	r3, [pc, #80]	@ (8000ec8 <MX_USART3_UART_Init+0x90>)
 8000e76:	2202      	movs	r2, #2
 8000e78:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e7a:	4b13      	ldr	r3, [pc, #76]	@ (8000ec8 <MX_USART3_UART_Init+0x90>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e80:	4811      	ldr	r0, [pc, #68]	@ (8000ec8 <MX_USART3_UART_Init+0x90>)
 8000e82:	f008 f89d 	bl	8008fc0 <HAL_UART_Init>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d001      	beq.n	8000e90 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000e8c:	f000 fbaa 	bl	80015e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e90:	2100      	movs	r1, #0
 8000e92:	480d      	ldr	r0, [pc, #52]	@ (8000ec8 <MX_USART3_UART_Init+0x90>)
 8000e94:	f009 f9f5 	bl	800a282 <HAL_UARTEx_SetTxFifoThreshold>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000e9e:	f000 fba1 	bl	80015e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	4808      	ldr	r0, [pc, #32]	@ (8000ec8 <MX_USART3_UART_Init+0x90>)
 8000ea6:	f009 fa2a 	bl	800a2fe <HAL_UARTEx_SetRxFifoThreshold>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d001      	beq.n	8000eb4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000eb0:	f000 fb98 	bl	80015e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000eb4:	4804      	ldr	r0, [pc, #16]	@ (8000ec8 <MX_USART3_UART_Init+0x90>)
 8000eb6:	f009 f9ab 	bl	800a210 <HAL_UARTEx_DisableFifoMode>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000ec0:	f000 fb90 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ec4:	bf00      	nop
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	20000328 	.word	0x20000328
 8000ecc:	40004800 	.word	0x40004800

08000ed0 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000ed4:	4b10      	ldr	r3, [pc, #64]	@ (8000f18 <MX_USB_PCD_Init+0x48>)
 8000ed6:	4a11      	ldr	r2, [pc, #68]	@ (8000f1c <MX_USB_PCD_Init+0x4c>)
 8000ed8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000eda:	4b0f      	ldr	r3, [pc, #60]	@ (8000f18 <MX_USB_PCD_Init+0x48>)
 8000edc:	2208      	movs	r2, #8
 8000ede:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000ee0:	4b0d      	ldr	r3, [pc, #52]	@ (8000f18 <MX_USB_PCD_Init+0x48>)
 8000ee2:	2202      	movs	r2, #2
 8000ee4:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000ee6:	4b0c      	ldr	r3, [pc, #48]	@ (8000f18 <MX_USB_PCD_Init+0x48>)
 8000ee8:	2202      	movs	r2, #2
 8000eea:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8000eec:	4b0a      	ldr	r3, [pc, #40]	@ (8000f18 <MX_USB_PCD_Init+0x48>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000ef2:	4b09      	ldr	r3, [pc, #36]	@ (8000f18 <MX_USB_PCD_Init+0x48>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000ef8:	4b07      	ldr	r3, [pc, #28]	@ (8000f18 <MX_USB_PCD_Init+0x48>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000efe:	4b06      	ldr	r3, [pc, #24]	@ (8000f18 <MX_USB_PCD_Init+0x48>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000f04:	4804      	ldr	r0, [pc, #16]	@ (8000f18 <MX_USB_PCD_Init+0x48>)
 8000f06:	f005 f987 	bl	8006218 <HAL_PCD_Init>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8000f10:	f000 fb68 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000f14:	bf00      	nop
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	200003bc 	.word	0x200003bc
 8000f1c:	40005c00 	.word	0x40005c00

08000f20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b08a      	sub	sp, #40	@ 0x28
 8000f24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f26:	f107 0314 	add.w	r3, r7, #20
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
 8000f2e:	605a      	str	r2, [r3, #4]
 8000f30:	609a      	str	r2, [r3, #8]
 8000f32:	60da      	str	r2, [r3, #12]
 8000f34:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f36:	4b77      	ldr	r3, [pc, #476]	@ (8001114 <MX_GPIO_Init+0x1f4>)
 8000f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f3a:	4a76      	ldr	r2, [pc, #472]	@ (8001114 <MX_GPIO_Init+0x1f4>)
 8000f3c:	f043 0304 	orr.w	r3, r3, #4
 8000f40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f42:	4b74      	ldr	r3, [pc, #464]	@ (8001114 <MX_GPIO_Init+0x1f4>)
 8000f44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f46:	f003 0304 	and.w	r3, r3, #4
 8000f4a:	613b      	str	r3, [r7, #16]
 8000f4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f4e:	4b71      	ldr	r3, [pc, #452]	@ (8001114 <MX_GPIO_Init+0x1f4>)
 8000f50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f52:	4a70      	ldr	r2, [pc, #448]	@ (8001114 <MX_GPIO_Init+0x1f4>)
 8000f54:	f043 0320 	orr.w	r3, r3, #32
 8000f58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f5a:	4b6e      	ldr	r3, [pc, #440]	@ (8001114 <MX_GPIO_Init+0x1f4>)
 8000f5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f5e:	f003 0320 	and.w	r3, r3, #32
 8000f62:	60fb      	str	r3, [r7, #12]
 8000f64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f66:	4b6b      	ldr	r3, [pc, #428]	@ (8001114 <MX_GPIO_Init+0x1f4>)
 8000f68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f6a:	4a6a      	ldr	r2, [pc, #424]	@ (8001114 <MX_GPIO_Init+0x1f4>)
 8000f6c:	f043 0301 	orr.w	r3, r3, #1
 8000f70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f72:	4b68      	ldr	r3, [pc, #416]	@ (8001114 <MX_GPIO_Init+0x1f4>)
 8000f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f76:	f003 0301 	and.w	r3, r3, #1
 8000f7a:	60bb      	str	r3, [r7, #8]
 8000f7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f7e:	4b65      	ldr	r3, [pc, #404]	@ (8001114 <MX_GPIO_Init+0x1f4>)
 8000f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f82:	4a64      	ldr	r2, [pc, #400]	@ (8001114 <MX_GPIO_Init+0x1f4>)
 8000f84:	f043 0302 	orr.w	r3, r3, #2
 8000f88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f8a:	4b62      	ldr	r3, [pc, #392]	@ (8001114 <MX_GPIO_Init+0x1f4>)
 8000f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f8e:	f003 0302 	and.w	r3, r3, #2
 8000f92:	607b      	str	r3, [r7, #4]
 8000f94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f96:	4b5f      	ldr	r3, [pc, #380]	@ (8001114 <MX_GPIO_Init+0x1f4>)
 8000f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f9a:	4a5e      	ldr	r2, [pc, #376]	@ (8001114 <MX_GPIO_Init+0x1f4>)
 8000f9c:	f043 0308 	orr.w	r3, r3, #8
 8000fa0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fa2:	4b5c      	ldr	r3, [pc, #368]	@ (8001114 <MX_GPIO_Init+0x1f4>)
 8000fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa6:	f003 0308 	and.w	r3, r3, #8
 8000faa:	603b      	str	r3, [r7, #0]
 8000fac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BUCKBOOST_LOAD_1_Pin|BUCKBOOST_LOAD_2_Pin|GPIO_PIN_0|GPIO_PIN_1
 8000fae:	2200      	movs	r2, #0
 8000fb0:	f24d 010b 	movw	r1, #53259	@ 0xd00b
 8000fb4:	4858      	ldr	r0, [pc, #352]	@ (8001118 <MX_GPIO_Init+0x1f8>)
 8000fb6:	f003 fe59 	bl	8004c6c <HAL_GPIO_WritePin>
                          |BUCKBOOST_USBPD_EN_Pin|USBPD_1A_PROTECT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	2103      	movs	r1, #3
 8000fbe:	4857      	ldr	r0, [pc, #348]	@ (800111c <MX_GPIO_Init+0x1fc>)
 8000fc0:	f003 fe54 	bl	8004c6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LD2_Pin, GPIO_PIN_RESET);
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	f248 0110 	movw	r1, #32784	@ 0x8010
 8000fca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fce:	f003 fe4d 	bl	8004c6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD5_Pin|GPIO_PIN_7|GPIO_PIN_8
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	f240 31a2 	movw	r1, #930	@ 0x3a2
 8000fd8:	4851      	ldr	r0, [pc, #324]	@ (8001120 <MX_GPIO_Init+0x200>)
 8000fda:	f003 fe47 	bl	8004c6c <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USBPD_550mA_PROTECT_GPIO_Port, USBPD_550mA_PROTECT_Pin, GPIO_PIN_RESET);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2104      	movs	r1, #4
 8000fe2:	4850      	ldr	r0, [pc, #320]	@ (8001124 <MX_GPIO_Init+0x204>)
 8000fe4:	f003 fe42 	bl	8004c6c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : JOYSTICK_SEL_Pin JOYSTICK_LEFT_Pin JOYSTICK_DOWN_Pin */
  GPIO_InitStruct.Pin = JOYSTICK_SEL_Pin|JOYSTICK_LEFT_Pin|JOYSTICK_DOWN_Pin;
 8000fe8:	f242 0330 	movw	r3, #8240	@ 0x2030
 8000fec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fee:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ff2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ff8:	f107 0314 	add.w	r3, r7, #20
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	4846      	ldr	r0, [pc, #280]	@ (8001118 <MX_GPIO_Init+0x1f8>)
 8001000:	f003 fc9a 	bl	8004938 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUCKBOOST_LOAD_1_Pin BUCKBOOST_LOAD_2_Pin PC0 PC1
                           BUCKBOOST_USBPD_EN_Pin USBPD_1A_PROTECT_Pin */
  GPIO_InitStruct.Pin = BUCKBOOST_LOAD_1_Pin|BUCKBOOST_LOAD_2_Pin|GPIO_PIN_0|GPIO_PIN_1
 8001004:	f24d 030b 	movw	r3, #53259	@ 0xd00b
 8001008:	617b      	str	r3, [r7, #20]
                          |BUCKBOOST_USBPD_EN_Pin|USBPD_1A_PROTECT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800100a:	2301      	movs	r3, #1
 800100c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	2300      	movs	r3, #0
 8001010:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001012:	2300      	movs	r3, #0
 8001014:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001016:	f107 0314 	add.w	r3, r7, #20
 800101a:	4619      	mov	r1, r3
 800101c:	483e      	ldr	r0, [pc, #248]	@ (8001118 <MX_GPIO_Init+0x1f8>)
 800101e:	f003 fc8b 	bl	8004938 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001022:	2303      	movs	r3, #3
 8001024:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001026:	2301      	movs	r3, #1
 8001028:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102a:	2300      	movs	r3, #0
 800102c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102e:	2300      	movs	r3, #0
 8001030:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001032:	f107 0314 	add.w	r3, r7, #20
 8001036:	4619      	mov	r1, r3
 8001038:	4838      	ldr	r0, [pc, #224]	@ (800111c <MX_GPIO_Init+0x1fc>)
 800103a:	f003 fc7d 	bl	8004938 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD2_Pin;
 800103e:	f248 0310 	movw	r3, #32784	@ 0x8010
 8001042:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001044:	2301      	movs	r3, #1
 8001046:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001048:	2300      	movs	r3, #0
 800104a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800104c:	2300      	movs	r3, #0
 800104e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001050:	f107 0314 	add.w	r3, r7, #20
 8001054:	4619      	mov	r1, r3
 8001056:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800105a:	f003 fc6d 	bl	8004938 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD5_Pin PB7 PB8
                           PB9 */
  GPIO_InitStruct.Pin = LD3_Pin|LD5_Pin|GPIO_PIN_7|GPIO_PIN_8
 800105e:	f240 33a2 	movw	r3, #930	@ 0x3a2
 8001062:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001064:	2301      	movs	r3, #1
 8001066:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001068:	2300      	movs	r3, #0
 800106a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106c:	2300      	movs	r3, #0
 800106e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001070:	f107 0314 	add.w	r3, r7, #20
 8001074:	4619      	mov	r1, r3
 8001076:	482a      	ldr	r0, [pc, #168]	@ (8001120 <MX_GPIO_Init+0x200>)
 8001078:	f003 fc5e 	bl	8004938 <HAL_GPIO_Init>

  /*Configure GPIO pins : JOYSTICK_RIGHT_Pin JOYSTICK_UP_Pin */
  GPIO_InitStruct.Pin = JOYSTICK_RIGHT_Pin|JOYSTICK_UP_Pin;
 800107c:	f240 4304 	movw	r3, #1028	@ 0x404
 8001080:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001082:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001086:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001088:	2301      	movs	r3, #1
 800108a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800108c:	f107 0314 	add.w	r3, r7, #20
 8001090:	4619      	mov	r1, r3
 8001092:	4823      	ldr	r0, [pc, #140]	@ (8001120 <MX_GPIO_Init+0x200>)
 8001094:	f003 fc50 	bl	8004938 <HAL_GPIO_Init>

  /*Configure GPIO pin : USBPD_550mA_PROTECT_Pin */
  GPIO_InitStruct.Pin = USBPD_550mA_PROTECT_Pin;
 8001098:	2304      	movs	r3, #4
 800109a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800109c:	2301      	movs	r3, #1
 800109e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a0:	2300      	movs	r3, #0
 80010a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a4:	2300      	movs	r3, #0
 80010a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USBPD_550mA_PROTECT_GPIO_Port, &GPIO_InitStruct);
 80010a8:	f107 0314 	add.w	r3, r7, #20
 80010ac:	4619      	mov	r1, r3
 80010ae:	481d      	ldr	r0, [pc, #116]	@ (8001124 <MX_GPIO_Init+0x204>)
 80010b0:	f003 fc42 	bl	8004938 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80010b4:	2310      	movs	r3, #16
 80010b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010b8:	2303      	movs	r3, #3
 80010ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010bc:	2300      	movs	r3, #0
 80010be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c0:	f107 0314 	add.w	r3, r7, #20
 80010c4:	4619      	mov	r1, r3
 80010c6:	4816      	ldr	r0, [pc, #88]	@ (8001120 <MX_GPIO_Init+0x200>)
 80010c8:	f003 fc36 	bl	8004938 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 80010cc:	2200      	movs	r2, #0
 80010ce:	2105      	movs	r1, #5
 80010d0:	2008      	movs	r0, #8
 80010d2:	f003 f96d 	bl	80043b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80010d6:	2008      	movs	r0, #8
 80010d8:	f003 f984 	bl	80043e4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 80010dc:	2200      	movs	r2, #0
 80010de:	2105      	movs	r1, #5
 80010e0:	200a      	movs	r0, #10
 80010e2:	f003 f965 	bl	80043b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80010e6:	200a      	movs	r0, #10
 80010e8:	f003 f97c 	bl	80043e4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80010ec:	2200      	movs	r2, #0
 80010ee:	2105      	movs	r1, #5
 80010f0:	2017      	movs	r0, #23
 80010f2:	f003 f95d 	bl	80043b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80010f6:	2017      	movs	r0, #23
 80010f8:	f003 f974 	bl	80043e4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80010fc:	2200      	movs	r2, #0
 80010fe:	2105      	movs	r1, #5
 8001100:	2028      	movs	r0, #40	@ 0x28
 8001102:	f003 f955 	bl	80043b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001106:	2028      	movs	r0, #40	@ 0x28
 8001108:	f003 f96c 	bl	80043e4 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800110c:	bf00      	nop
 800110e:	3728      	adds	r7, #40	@ 0x28
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	40021000 	.word	0x40021000
 8001118:	48000800 	.word	0x48000800
 800111c:	48001400 	.word	0x48001400
 8001120:	48000400 	.word	0x48000400
 8001124:	48000c00 	.word	0x48000c00

08001128 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  switch (state) {
 8001130:	4b95      	ldr	r3, [pc, #596]	@ (8001388 <StartDefaultTask+0x260>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d002      	beq.n	800113e <StartDefaultTask+0x16>
 8001138:	2b01      	cmp	r3, #1
 800113a:	d007      	beq.n	800114c <StartDefaultTask+0x24>
 800113c:	e010      	b.n	8001160 <StartDefaultTask+0x38>
	 	  	  	  case 0:
	 	  	  		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800113e:	2200      	movs	r2, #0
 8001140:	2110      	movs	r1, #16
 8001142:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001146:	f003 fd91 	bl	8004c6c <HAL_GPIO_WritePin>
	 	  	  		  break;
 800114a:	e010      	b.n	800116e <StartDefaultTask+0x46>
	 	  			case 1:
	 	  				HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 800114c:	2110      	movs	r1, #16
 800114e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001152:	f003 fda3 	bl	8004c9c <HAL_GPIO_TogglePin>
	 	  				HAL_Delay(500);
 8001156:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800115a:	f000 febd 	bl	8001ed8 <HAL_Delay>
	 	  				break;
 800115e:	e006      	b.n	800116e <StartDefaultTask+0x46>
	 	  			default:
	 	  				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001160:	2200      	movs	r2, #0
 8001162:	2110      	movs	r1, #16
 8001164:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001168:	f003 fd80 	bl	8004c6c <HAL_GPIO_WritePin>
	 	  				break;
 800116c:	bf00      	nop
	 	  		}
	  if(moveleft==1 && moveright==0 &&movedown==0&&moveup==0)
 800116e:	4b87      	ldr	r3, [pc, #540]	@ (800138c <StartDefaultTask+0x264>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	2b01      	cmp	r3, #1
 8001174:	d120      	bne.n	80011b8 <StartDefaultTask+0x90>
 8001176:	4b86      	ldr	r3, [pc, #536]	@ (8001390 <StartDefaultTask+0x268>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d11c      	bne.n	80011b8 <StartDefaultTask+0x90>
 800117e:	4b85      	ldr	r3, [pc, #532]	@ (8001394 <StartDefaultTask+0x26c>)
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d118      	bne.n	80011b8 <StartDefaultTask+0x90>
 8001186:	4b84      	ldr	r3, [pc, #528]	@ (8001398 <StartDefaultTask+0x270>)
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d114      	bne.n	80011b8 <StartDefaultTask+0x90>
	  {
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 1);
 800118e:	2201      	movs	r2, #1
 8001190:	2101      	movs	r1, #1
 8001192:	4882      	ldr	r0, [pc, #520]	@ (800139c <StartDefaultTask+0x274>)
 8001194:	f003 fd6a 	bl	8004c6c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 8001198:	2200      	movs	r2, #0
 800119a:	2102      	movs	r1, #2
 800119c:	487f      	ldr	r0, [pc, #508]	@ (800139c <StartDefaultTask+0x274>)
 800119e:	f003 fd65 	bl	8004c6c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 80011a2:	2201      	movs	r2, #1
 80011a4:	2101      	movs	r1, #1
 80011a6:	487e      	ldr	r0, [pc, #504]	@ (80013a0 <StartDefaultTask+0x278>)
 80011a8:	f003 fd60 	bl	8004c6c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 1);
 80011ac:	2201      	movs	r2, #1
 80011ae:	2102      	movs	r1, #2
 80011b0:	487b      	ldr	r0, [pc, #492]	@ (80013a0 <StartDefaultTask+0x278>)
 80011b2:	f003 fd5b 	bl	8004c6c <HAL_GPIO_WritePin>
 80011b6:	e01b      	b.n	80011f0 <StartDefaultTask+0xc8>
	  }
	  else if(moveleft==0 && moveright==0)
 80011b8:	4b74      	ldr	r3, [pc, #464]	@ (800138c <StartDefaultTask+0x264>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d117      	bne.n	80011f0 <StartDefaultTask+0xc8>
 80011c0:	4b73      	ldr	r3, [pc, #460]	@ (8001390 <StartDefaultTask+0x268>)
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d113      	bne.n	80011f0 <StartDefaultTask+0xc8>
	  {
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 1);
 80011c8:	2201      	movs	r2, #1
 80011ca:	2101      	movs	r1, #1
 80011cc:	4873      	ldr	r0, [pc, #460]	@ (800139c <StartDefaultTask+0x274>)
 80011ce:	f003 fd4d 	bl	8004c6c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 80011d2:	2200      	movs	r2, #0
 80011d4:	2102      	movs	r1, #2
 80011d6:	4871      	ldr	r0, [pc, #452]	@ (800139c <StartDefaultTask+0x274>)
 80011d8:	f003 fd48 	bl	8004c6c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 80011dc:	2201      	movs	r2, #1
 80011de:	2101      	movs	r1, #1
 80011e0:	486f      	ldr	r0, [pc, #444]	@ (80013a0 <StartDefaultTask+0x278>)
 80011e2:	f003 fd43 	bl	8004c6c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 80011e6:	2200      	movs	r2, #0
 80011e8:	2102      	movs	r1, #2
 80011ea:	486d      	ldr	r0, [pc, #436]	@ (80013a0 <StartDefaultTask+0x278>)
 80011ec:	f003 fd3e 	bl	8004c6c <HAL_GPIO_WritePin>
	  }
	  if(moveright==1&&moveleft==0&&movedown==0&&moveup==0)
 80011f0:	4b67      	ldr	r3, [pc, #412]	@ (8001390 <StartDefaultTask+0x268>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d120      	bne.n	800123a <StartDefaultTask+0x112>
 80011f8:	4b64      	ldr	r3, [pc, #400]	@ (800138c <StartDefaultTask+0x264>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d11c      	bne.n	800123a <StartDefaultTask+0x112>
 8001200:	4b64      	ldr	r3, [pc, #400]	@ (8001394 <StartDefaultTask+0x26c>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d118      	bne.n	800123a <StartDefaultTask+0x112>
 8001208:	4b63      	ldr	r3, [pc, #396]	@ (8001398 <StartDefaultTask+0x270>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d114      	bne.n	800123a <StartDefaultTask+0x112>
	  {
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 8001210:	2200      	movs	r2, #0
 8001212:	2101      	movs	r1, #1
 8001214:	4861      	ldr	r0, [pc, #388]	@ (800139c <StartDefaultTask+0x274>)
 8001216:	f003 fd29 	bl	8004c6c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 1);
 800121a:	2201      	movs	r2, #1
 800121c:	2102      	movs	r1, #2
 800121e:	485f      	ldr	r0, [pc, #380]	@ (800139c <StartDefaultTask+0x274>)
 8001220:	f003 fd24 	bl	8004c6c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 8001224:	2200      	movs	r2, #0
 8001226:	2101      	movs	r1, #1
 8001228:	485d      	ldr	r0, [pc, #372]	@ (80013a0 <StartDefaultTask+0x278>)
 800122a:	f003 fd1f 	bl	8004c6c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 1);
 800122e:	2201      	movs	r2, #1
 8001230:	2102      	movs	r1, #2
 8001232:	485b      	ldr	r0, [pc, #364]	@ (80013a0 <StartDefaultTask+0x278>)
 8001234:	f003 fd1a 	bl	8004c6c <HAL_GPIO_WritePin>
 8001238:	e031      	b.n	800129e <StartDefaultTask+0x176>
	  }
	  else if(moveright==0&&moveleft==0)
 800123a:	4b55      	ldr	r3, [pc, #340]	@ (8001390 <StartDefaultTask+0x268>)
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d12d      	bne.n	800129e <StartDefaultTask+0x176>
 8001242:	4b52      	ldr	r3, [pc, #328]	@ (800138c <StartDefaultTask+0x264>)
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d129      	bne.n	800129e <StartDefaultTask+0x176>
	  	  {
	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0);
 800124a:	2200      	movs	r2, #0
 800124c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001250:	4854      	ldr	r0, [pc, #336]	@ (80013a4 <StartDefaultTask+0x27c>)
 8001252:	f003 fd0b 	bl	8004c6c <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 8001256:	2200      	movs	r2, #0
 8001258:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800125c:	4851      	ldr	r0, [pc, #324]	@ (80013a4 <StartDefaultTask+0x27c>)
 800125e:	f003 fd05 	bl	8004c6c <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 8001262:	2200      	movs	r2, #0
 8001264:	2180      	movs	r1, #128	@ 0x80
 8001266:	484f      	ldr	r0, [pc, #316]	@ (80013a4 <StartDefaultTask+0x27c>)
 8001268:	f003 fd00 	bl	8004c6c <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 800126c:	2200      	movs	r2, #0
 800126e:	2120      	movs	r1, #32
 8001270:	484c      	ldr	r0, [pc, #304]	@ (80013a4 <StartDefaultTask+0x27c>)
 8001272:	f003 fcfb 	bl	8004c6c <HAL_GPIO_WritePin>
  		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 8001276:	2200      	movs	r2, #0
 8001278:	2101      	movs	r1, #1
 800127a:	4848      	ldr	r0, [pc, #288]	@ (800139c <StartDefaultTask+0x274>)
 800127c:	f003 fcf6 	bl	8004c6c <HAL_GPIO_WritePin>
  		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 8001280:	2200      	movs	r2, #0
 8001282:	2102      	movs	r1, #2
 8001284:	4845      	ldr	r0, [pc, #276]	@ (800139c <StartDefaultTask+0x274>)
 8001286:	f003 fcf1 	bl	8004c6c <HAL_GPIO_WritePin>
  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 800128a:	2200      	movs	r2, #0
 800128c:	2101      	movs	r1, #1
 800128e:	4844      	ldr	r0, [pc, #272]	@ (80013a0 <StartDefaultTask+0x278>)
 8001290:	f003 fcec 	bl	8004c6c <HAL_GPIO_WritePin>
  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 8001294:	2200      	movs	r2, #0
 8001296:	2102      	movs	r1, #2
 8001298:	4841      	ldr	r0, [pc, #260]	@ (80013a0 <StartDefaultTask+0x278>)
 800129a:	f003 fce7 	bl	8004c6c <HAL_GPIO_WritePin>
	  	  }
	  if(moveup==1 && movedown==0 && moveright==0&&moveleft==0)
 800129e:	4b3e      	ldr	r3, [pc, #248]	@ (8001398 <StartDefaultTask+0x270>)
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	2b01      	cmp	r3, #1
 80012a4:	d122      	bne.n	80012ec <StartDefaultTask+0x1c4>
 80012a6:	4b3b      	ldr	r3, [pc, #236]	@ (8001394 <StartDefaultTask+0x26c>)
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d11e      	bne.n	80012ec <StartDefaultTask+0x1c4>
 80012ae:	4b38      	ldr	r3, [pc, #224]	@ (8001390 <StartDefaultTask+0x268>)
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d11a      	bne.n	80012ec <StartDefaultTask+0x1c4>
 80012b6:	4b35      	ldr	r3, [pc, #212]	@ (800138c <StartDefaultTask+0x264>)
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d116      	bne.n	80012ec <StartDefaultTask+0x1c4>
	 	  {
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1);
 80012be:	2201      	movs	r2, #1
 80012c0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012c4:	4837      	ldr	r0, [pc, #220]	@ (80013a4 <StartDefaultTask+0x27c>)
 80012c6:	f003 fcd1 	bl	8004c6c <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 80012ca:	2200      	movs	r2, #0
 80012cc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012d0:	4834      	ldr	r0, [pc, #208]	@ (80013a4 <StartDefaultTask+0x27c>)
 80012d2:	f003 fccb 	bl	8004c6c <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 80012d6:	2201      	movs	r2, #1
 80012d8:	2180      	movs	r1, #128	@ 0x80
 80012da:	4832      	ldr	r0, [pc, #200]	@ (80013a4 <StartDefaultTask+0x27c>)
 80012dc:	f003 fcc6 	bl	8004c6c <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 80012e0:	2201      	movs	r2, #1
 80012e2:	2120      	movs	r1, #32
 80012e4:	482f      	ldr	r0, [pc, #188]	@ (80013a4 <StartDefaultTask+0x27c>)
 80012e6:	f003 fcc1 	bl	8004c6c <HAL_GPIO_WritePin>
 80012ea:	e025      	b.n	8001338 <StartDefaultTask+0x210>
	 	  }
	 	  else if(moveup==0 && movedown==0&& moveright==0&&moveleft==0)
 80012ec:	4b2a      	ldr	r3, [pc, #168]	@ (8001398 <StartDefaultTask+0x270>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d121      	bne.n	8001338 <StartDefaultTask+0x210>
 80012f4:	4b27      	ldr	r3, [pc, #156]	@ (8001394 <StartDefaultTask+0x26c>)
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d11d      	bne.n	8001338 <StartDefaultTask+0x210>
 80012fc:	4b24      	ldr	r3, [pc, #144]	@ (8001390 <StartDefaultTask+0x268>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d119      	bne.n	8001338 <StartDefaultTask+0x210>
 8001304:	4b21      	ldr	r3, [pc, #132]	@ (800138c <StartDefaultTask+0x264>)
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d115      	bne.n	8001338 <StartDefaultTask+0x210>
	 	  {
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1);
 800130c:	2201      	movs	r2, #1
 800130e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001312:	4824      	ldr	r0, [pc, #144]	@ (80013a4 <StartDefaultTask+0x27c>)
 8001314:	f003 fcaa 	bl	8004c6c <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 8001318:	2200      	movs	r2, #0
 800131a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800131e:	4821      	ldr	r0, [pc, #132]	@ (80013a4 <StartDefaultTask+0x27c>)
 8001320:	f003 fca4 	bl	8004c6c <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8001324:	2201      	movs	r2, #1
 8001326:	2180      	movs	r1, #128	@ 0x80
 8001328:	481e      	ldr	r0, [pc, #120]	@ (80013a4 <StartDefaultTask+0x27c>)
 800132a:	f003 fc9f 	bl	8004c6c <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 800132e:	2200      	movs	r2, #0
 8001330:	2120      	movs	r1, #32
 8001332:	481c      	ldr	r0, [pc, #112]	@ (80013a4 <StartDefaultTask+0x27c>)
 8001334:	f003 fc9a 	bl	8004c6c <HAL_GPIO_WritePin>
	 	  }
	 	  if(movedown==1&&moveup==0 && moveright==0&&moveleft==0)
 8001338:	4b16      	ldr	r3, [pc, #88]	@ (8001394 <StartDefaultTask+0x26c>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d133      	bne.n	80013a8 <StartDefaultTask+0x280>
 8001340:	4b15      	ldr	r3, [pc, #84]	@ (8001398 <StartDefaultTask+0x270>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d12f      	bne.n	80013a8 <StartDefaultTask+0x280>
 8001348:	4b11      	ldr	r3, [pc, #68]	@ (8001390 <StartDefaultTask+0x268>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d12b      	bne.n	80013a8 <StartDefaultTask+0x280>
 8001350:	4b0e      	ldr	r3, [pc, #56]	@ (800138c <StartDefaultTask+0x264>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d127      	bne.n	80013a8 <StartDefaultTask+0x280>
	 	  {
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0);
 8001358:	2200      	movs	r2, #0
 800135a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800135e:	4811      	ldr	r0, [pc, #68]	@ (80013a4 <StartDefaultTask+0x27c>)
 8001360:	f003 fc84 	bl	8004c6c <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 1);
 8001364:	2201      	movs	r2, #1
 8001366:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800136a:	480e      	ldr	r0, [pc, #56]	@ (80013a4 <StartDefaultTask+0x27c>)
 800136c:	f003 fc7e 	bl	8004c6c <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 8001370:	2200      	movs	r2, #0
 8001372:	2180      	movs	r1, #128	@ 0x80
 8001374:	480b      	ldr	r0, [pc, #44]	@ (80013a4 <StartDefaultTask+0x27c>)
 8001376:	f003 fc79 	bl	8004c6c <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 800137a:	2201      	movs	r2, #1
 800137c:	2120      	movs	r1, #32
 800137e:	4809      	ldr	r0, [pc, #36]	@ (80013a4 <StartDefaultTask+0x27c>)
 8001380:	f003 fc74 	bl	8004c6c <HAL_GPIO_WritePin>
 8001384:	e04a      	b.n	800141c <StartDefaultTask+0x2f4>
 8001386:	bf00      	nop
 8001388:	2000007c 	.word	0x2000007c
 800138c:	2000007d 	.word	0x2000007d
 8001390:	2000007e 	.word	0x2000007e
 8001394:	20000080 	.word	0x20000080
 8001398:	2000007f 	.word	0x2000007f
 800139c:	48001400 	.word	0x48001400
 80013a0:	48000800 	.word	0x48000800
 80013a4:	48000400 	.word	0x48000400
	 	  }
	 	  else if(movedown==0&&moveup==0&& moveright==0&&moveleft==0)
 80013a8:	4b1e      	ldr	r3, [pc, #120]	@ (8001424 <StartDefaultTask+0x2fc>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d135      	bne.n	800141c <StartDefaultTask+0x2f4>
 80013b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001428 <StartDefaultTask+0x300>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d131      	bne.n	800141c <StartDefaultTask+0x2f4>
 80013b8:	4b1c      	ldr	r3, [pc, #112]	@ (800142c <StartDefaultTask+0x304>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d12d      	bne.n	800141c <StartDefaultTask+0x2f4>
 80013c0:	4b1b      	ldr	r3, [pc, #108]	@ (8001430 <StartDefaultTask+0x308>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d129      	bne.n	800141c <StartDefaultTask+0x2f4>
	 	  	  {
	 	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0);
 80013c8:	2200      	movs	r2, #0
 80013ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013ce:	4819      	ldr	r0, [pc, #100]	@ (8001434 <StartDefaultTask+0x30c>)
 80013d0:	f003 fc4c 	bl	8004c6c <HAL_GPIO_WritePin>
	 	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 80013d4:	2200      	movs	r2, #0
 80013d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013da:	4816      	ldr	r0, [pc, #88]	@ (8001434 <StartDefaultTask+0x30c>)
 80013dc:	f003 fc46 	bl	8004c6c <HAL_GPIO_WritePin>
	 	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 80013e0:	2200      	movs	r2, #0
 80013e2:	2180      	movs	r1, #128	@ 0x80
 80013e4:	4813      	ldr	r0, [pc, #76]	@ (8001434 <StartDefaultTask+0x30c>)
 80013e6:	f003 fc41 	bl	8004c6c <HAL_GPIO_WritePin>
	 	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 80013ea:	2200      	movs	r2, #0
 80013ec:	2120      	movs	r1, #32
 80013ee:	4811      	ldr	r0, [pc, #68]	@ (8001434 <StartDefaultTask+0x30c>)
 80013f0:	f003 fc3c 	bl	8004c6c <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 80013f4:	2200      	movs	r2, #0
 80013f6:	2101      	movs	r1, #1
 80013f8:	480f      	ldr	r0, [pc, #60]	@ (8001438 <StartDefaultTask+0x310>)
 80013fa:	f003 fc37 	bl	8004c6c <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 80013fe:	2200      	movs	r2, #0
 8001400:	2102      	movs	r1, #2
 8001402:	480d      	ldr	r0, [pc, #52]	@ (8001438 <StartDefaultTask+0x310>)
 8001404:	f003 fc32 	bl	8004c6c <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 8001408:	2200      	movs	r2, #0
 800140a:	2101      	movs	r1, #1
 800140c:	480b      	ldr	r0, [pc, #44]	@ (800143c <StartDefaultTask+0x314>)
 800140e:	f003 fc2d 	bl	8004c6c <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 8001412:	2200      	movs	r2, #0
 8001414:	2102      	movs	r1, #2
 8001416:	4809      	ldr	r0, [pc, #36]	@ (800143c <StartDefaultTask+0x314>)
 8001418:	f003 fc28 	bl	8004c6c <HAL_GPIO_WritePin>
	 	  	  }
    osDelay(5);
 800141c:	2005      	movs	r0, #5
 800141e:	f009 ffb5 	bl	800b38c <osDelay>
	  switch (state) {
 8001422:	e685      	b.n	8001130 <StartDefaultTask+0x8>
 8001424:	20000080 	.word	0x20000080
 8001428:	2000007f 	.word	0x2000007f
 800142c:	2000007e 	.word	0x2000007e
 8001430:	2000007d 	.word	0x2000007d
 8001434:	48000400 	.word	0x48000400
 8001438:	48001400 	.word	0x48001400
 800143c:	48000800 	.word	0x48000800

08001440 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)==0) {
 8001448:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800144c:	4850      	ldr	r0, [pc, #320]	@ (8001590 <StartTask02+0x150>)
 800144e:	f003 fbf5 	bl	8004c3c <HAL_GPIO_ReadPin>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d113      	bne.n	8001480 <StartTask02+0x40>
		  debounceCounter[BUTTON_UP]++;
 8001458:	4b4e      	ldr	r3, [pc, #312]	@ (8001594 <StartTask02+0x154>)
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	3301      	adds	r3, #1
 800145e:	b2da      	uxtb	r2, r3
 8001460:	4b4c      	ldr	r3, [pc, #304]	@ (8001594 <StartTask02+0x154>)
 8001462:	701a      	strb	r2, [r3, #0]
		  if(debounceCounter[BUTTON_UP] == 4)
		  {
			// buttonState[BUTTON_UP] = TRUE;
		  }
	  		  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)==0) {
 8001464:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001468:	4849      	ldr	r0, [pc, #292]	@ (8001590 <StartTask02+0x150>)
 800146a:	f003 fbe7 	bl	8004c3c <HAL_GPIO_ReadPin>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d105      	bne.n	8001480 <StartTask02+0x40>

	  	  	  			  state++;
 8001474:	4b48      	ldr	r3, [pc, #288]	@ (8001598 <StartTask02+0x158>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	3301      	adds	r3, #1
 800147a:	b2da      	uxtb	r2, r3
 800147c:	4b46      	ldr	r3, [pc, #280]	@ (8001598 <StartTask02+0x158>)
 800147e:	701a      	strb	r2, [r3, #0]
	  		  }
	  	  	  	  }
	  	  	  	  if(state>1)
 8001480:	4b45      	ldr	r3, [pc, #276]	@ (8001598 <StartTask02+0x158>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	2b01      	cmp	r3, #1
 8001486:	d902      	bls.n	800148e <StartTask02+0x4e>
	  	  	  	  {
	  	  	  		  state=0;
 8001488:	4b43      	ldr	r3, [pc, #268]	@ (8001598 <StartTask02+0x158>)
 800148a:	2200      	movs	r2, #0
 800148c:	701a      	strb	r2, [r3, #0]
	  	  	  	  }
	  	  	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==0) {
 800148e:	2110      	movs	r1, #16
 8001490:	483f      	ldr	r0, [pc, #252]	@ (8001590 <StartTask02+0x150>)
 8001492:	f003 fbd3 	bl	8004c3c <HAL_GPIO_ReadPin>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d10e      	bne.n	80014ba <StartTask02+0x7a>

	  	  	 	  		  HAL_Delay(500);
 800149c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80014a0:	f000 fd1a 	bl	8001ed8 <HAL_Delay>
	  	  	 	  		  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==0) {
 80014a4:	2110      	movs	r1, #16
 80014a6:	483a      	ldr	r0, [pc, #232]	@ (8001590 <StartTask02+0x150>)
 80014a8:	f003 fbc8 	bl	8004c3c <HAL_GPIO_ReadPin>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d106      	bne.n	80014c0 <StartTask02+0x80>

	  	  	 	  	  	  			  moveleft=1;
 80014b2:	4b3a      	ldr	r3, [pc, #232]	@ (800159c <StartTask02+0x15c>)
 80014b4:	2201      	movs	r2, #1
 80014b6:	701a      	strb	r2, [r3, #0]
 80014b8:	e002      	b.n	80014c0 <StartTask02+0x80>
	  	  	 	  		  }
	  	  	 	  	  	  	  }
	  	  	  	  	  	  	  	  else
	  	  	 	  	  	  	  {
	  	  	  	  	  	  	  		  moveleft=0;
 80014ba:	4b38      	ldr	r3, [pc, #224]	@ (800159c <StartTask02+0x15c>)
 80014bc:	2200      	movs	r2, #0
 80014be:	701a      	strb	r2, [r3, #0]
	  	  	 	  	  	  	  }
	  	  	 	  	   if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==0) {
 80014c0:	2104      	movs	r1, #4
 80014c2:	4837      	ldr	r0, [pc, #220]	@ (80015a0 <StartTask02+0x160>)
 80014c4:	f003 fbba 	bl	8004c3c <HAL_GPIO_ReadPin>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d10e      	bne.n	80014ec <StartTask02+0xac>

	  	  	 	  	  	  		  HAL_Delay(500);
 80014ce:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80014d2:	f000 fd01 	bl	8001ed8 <HAL_Delay>
	  	  	 	  	  	  		  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==0) {
 80014d6:	2104      	movs	r1, #4
 80014d8:	4831      	ldr	r0, [pc, #196]	@ (80015a0 <StartTask02+0x160>)
 80014da:	f003 fbaf 	bl	8004c3c <HAL_GPIO_ReadPin>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d106      	bne.n	80014f2 <StartTask02+0xb2>

	  	  	 	  	  	  	  	  			  moveright=1;
 80014e4:	4b2f      	ldr	r3, [pc, #188]	@ (80015a4 <StartTask02+0x164>)
 80014e6:	2201      	movs	r2, #1
 80014e8:	701a      	strb	r2, [r3, #0]
 80014ea:	e002      	b.n	80014f2 <StartTask02+0xb2>
	  	  	 	  	  	  		  }
	  	  	 	  	  	  	  	  	  }
	  	  	 	  	   	   	   	   	  else
	  	  	 	  	  	  	  	  	  {
	  	  	 	  	  	  	  			moveright=0;
 80014ec:	4b2d      	ldr	r3, [pc, #180]	@ (80015a4 <StartTask02+0x164>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	701a      	strb	r2, [r3, #0]
	  	  	 	  	  	  	  	  	  }
	  	  	 	  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==0) {
 80014f2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014f6:	482a      	ldr	r0, [pc, #168]	@ (80015a0 <StartTask02+0x160>)
 80014f8:	f003 fba0 	bl	8004c3c <HAL_GPIO_ReadPin>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d10f      	bne.n	8001522 <StartTask02+0xe2>

	  	  	 		  	  	 	  		  HAL_Delay(500);
 8001502:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001506:	f000 fce7 	bl	8001ed8 <HAL_Delay>
	  	  	 		  	  	 	  		  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==0) {
 800150a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800150e:	4824      	ldr	r0, [pc, #144]	@ (80015a0 <StartTask02+0x160>)
 8001510:	f003 fb94 	bl	8004c3c <HAL_GPIO_ReadPin>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d106      	bne.n	8001528 <StartTask02+0xe8>

	  	  	 		  	  	 	  	  	  			  moveup=1;
 800151a:	4b23      	ldr	r3, [pc, #140]	@ (80015a8 <StartTask02+0x168>)
 800151c:	2201      	movs	r2, #1
 800151e:	701a      	strb	r2, [r3, #0]
 8001520:	e002      	b.n	8001528 <StartTask02+0xe8>
	  	  	 		  	  	 	  		  }
	  	  	 		  	  	 	  	  	  	  }
	  	  	 		  	  	  	  	  	  	  	  else
	  	  	 		  	  	 	  	  	  	  {
	  	  	 		  	  	  	  	  	moveup=0;
 8001522:	4b21      	ldr	r3, [pc, #132]	@ (80015a8 <StartTask02+0x168>)
 8001524:	2200      	movs	r2, #0
 8001526:	701a      	strb	r2, [r3, #0]
	  	  	 		  	  	 	  	  	  	  }
	  	  	 		  	  	 	  	   if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)==0) {
 8001528:	2120      	movs	r1, #32
 800152a:	4819      	ldr	r0, [pc, #100]	@ (8001590 <StartTask02+0x150>)
 800152c:	f003 fb86 	bl	8004c3c <HAL_GPIO_ReadPin>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d10e      	bne.n	8001554 <StartTask02+0x114>

	  	  	 		  	  	 	  	  	  		  HAL_Delay(500);
 8001536:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800153a:	f000 fccd 	bl	8001ed8 <HAL_Delay>
	  	  	 		  	  	 	  	  	  		  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)==0) {
 800153e:	2120      	movs	r1, #32
 8001540:	4813      	ldr	r0, [pc, #76]	@ (8001590 <StartTask02+0x150>)
 8001542:	f003 fb7b 	bl	8004c3c <HAL_GPIO_ReadPin>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d106      	bne.n	800155a <StartTask02+0x11a>

	  	  	 		  	  	 	  	  	  	  	  			  movedown=1;
 800154c:	4b17      	ldr	r3, [pc, #92]	@ (80015ac <StartTask02+0x16c>)
 800154e:	2201      	movs	r2, #1
 8001550:	701a      	strb	r2, [r3, #0]
 8001552:	e002      	b.n	800155a <StartTask02+0x11a>
	  	  	 		  	  	 	  	  	  		  }
	  	  	 		  	  	 	  	  	  	  	  	  }
	  	  	 		  	  	 	  	   	   	   	   	  else
	  	  	 		  	  	 	  	  	  	  	  	  {
	  	  	 		  	  	 	  	   	   movedown=0;
 8001554:	4b15      	ldr	r3, [pc, #84]	@ (80015ac <StartTask02+0x16c>)
 8001556:	2200      	movs	r2, #0
 8001558:	701a      	strb	r2, [r3, #0]
	  	  	 		  	  	 	  	  	  	  	  	  }

	  	  	 		  	  	 	  	   HAL_ADC_Start(&hadc2);
 800155a:	4815      	ldr	r0, [pc, #84]	@ (80015b0 <StartTask02+0x170>)
 800155c:	f001 f8da 	bl	8002714 <HAL_ADC_Start>
	  	  	 		  	  	 	  	   static uint32_t value1 = 0;
									   static uint32_t value2 = 0;
									   while(HAL_ADC_PollForConversion(&hadc2, 650000) != HAL_OK)
 8001560:	bf00      	nop
 8001562:	4914      	ldr	r1, [pc, #80]	@ (80015b4 <StartTask02+0x174>)
 8001564:	4812      	ldr	r0, [pc, #72]	@ (80015b0 <StartTask02+0x170>)
 8001566:	f001 f9b9 	bl	80028dc <HAL_ADC_PollForConversion>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d1f8      	bne.n	8001562 <StartTask02+0x122>
									   {

									   }
									   value1 = HAL_ADC_GetValue(&hadc2);
 8001570:	480f      	ldr	r0, [pc, #60]	@ (80015b0 <StartTask02+0x170>)
 8001572:	f001 fab9 	bl	8002ae8 <HAL_ADC_GetValue>
 8001576:	4603      	mov	r3, r0
 8001578:	4a0f      	ldr	r2, [pc, #60]	@ (80015b8 <StartTask02+0x178>)
 800157a:	6013      	str	r3, [r2, #0]
									   value2 = HAL_ADC_GetValue(&hadc2);
 800157c:	480c      	ldr	r0, [pc, #48]	@ (80015b0 <StartTask02+0x170>)
 800157e:	f001 fab3 	bl	8002ae8 <HAL_ADC_GetValue>
 8001582:	4603      	mov	r3, r0
 8001584:	4a0d      	ldr	r2, [pc, #52]	@ (80015bc <StartTask02+0x17c>)
 8001586:	6013      	str	r3, [r2, #0]


    osDelay(10);
 8001588:	200a      	movs	r0, #10
 800158a:	f009 feff 	bl	800b38c <osDelay>
  {
 800158e:	e75b      	b.n	8001448 <StartTask02+0x8>
 8001590:	48000800 	.word	0x48000800
 8001594:	20000084 	.word	0x20000084
 8001598:	2000007c 	.word	0x2000007c
 800159c:	2000007d 	.word	0x2000007d
 80015a0:	48000400 	.word	0x48000400
 80015a4:	2000007e 	.word	0x2000007e
 80015a8:	2000007f 	.word	0x2000007f
 80015ac:	20000080 	.word	0x20000080
 80015b0:	200000f4 	.word	0x200000f4
 80015b4:	0009eb10 	.word	0x0009eb10
 80015b8:	200006a0 	.word	0x200006a0
 80015bc:	200006a4 	.word	0x200006a4

080015c0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a04      	ldr	r2, [pc, #16]	@ (80015e0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d101      	bne.n	80015d6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80015d2:	f000 fc63 	bl	8001e9c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80015d6:	bf00      	nop
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	40012c00 	.word	0x40012c00

080015e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015e8:	b672      	cpsid	i
}
 80015ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015ec:	bf00      	nop
 80015ee:	e7fd      	b.n	80015ec <Error_Handler+0x8>

080015f0 <HAL_MspInit>:
void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef *hhrtim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015f6:	4b12      	ldr	r3, [pc, #72]	@ (8001640 <HAL_MspInit+0x50>)
 80015f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015fa:	4a11      	ldr	r2, [pc, #68]	@ (8001640 <HAL_MspInit+0x50>)
 80015fc:	f043 0301 	orr.w	r3, r3, #1
 8001600:	6613      	str	r3, [r2, #96]	@ 0x60
 8001602:	4b0f      	ldr	r3, [pc, #60]	@ (8001640 <HAL_MspInit+0x50>)
 8001604:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001606:	f003 0301 	and.w	r3, r3, #1
 800160a:	607b      	str	r3, [r7, #4]
 800160c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800160e:	4b0c      	ldr	r3, [pc, #48]	@ (8001640 <HAL_MspInit+0x50>)
 8001610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001612:	4a0b      	ldr	r2, [pc, #44]	@ (8001640 <HAL_MspInit+0x50>)
 8001614:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001618:	6593      	str	r3, [r2, #88]	@ 0x58
 800161a:	4b09      	ldr	r3, [pc, #36]	@ (8001640 <HAL_MspInit+0x50>)
 800161c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800161e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001622:	603b      	str	r3, [r7, #0]
 8001624:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001626:	2200      	movs	r2, #0
 8001628:	210f      	movs	r1, #15
 800162a:	f06f 0001 	mvn.w	r0, #1
 800162e:	f002 febf 	bl	80043b0 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001632:	f006 f9bb 	bl	80079ac <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001636:	bf00      	nop
 8001638:	3708      	adds	r7, #8
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	40021000 	.word	0x40021000

08001644 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b0a2      	sub	sp, #136	@ 0x88
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800164c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]
 8001654:	605a      	str	r2, [r3, #4]
 8001656:	609a      	str	r2, [r3, #8]
 8001658:	60da      	str	r2, [r3, #12]
 800165a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800165c:	f107 0320 	add.w	r3, r7, #32
 8001660:	2254      	movs	r2, #84	@ 0x54
 8001662:	2100      	movs	r1, #0
 8001664:	4618      	mov	r0, r3
 8001666:	f00c fb67 	bl	800dd38 <memset>
  if(hadc->Instance==ADC1)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001672:	d156      	bne.n	8001722 <HAL_ADC_MspInit+0xde>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001674:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001678:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800167a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800167e:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001680:	f107 0320 	add.w	r3, r7, #32
 8001684:	4618      	mov	r0, r3
 8001686:	f006 ff01 	bl	800848c <HAL_RCCEx_PeriphCLKConfig>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001690:	f7ff ffa8 	bl	80015e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001694:	4b46      	ldr	r3, [pc, #280]	@ (80017b0 <HAL_ADC_MspInit+0x16c>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	3301      	adds	r3, #1
 800169a:	4a45      	ldr	r2, [pc, #276]	@ (80017b0 <HAL_ADC_MspInit+0x16c>)
 800169c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800169e:	4b44      	ldr	r3, [pc, #272]	@ (80017b0 <HAL_ADC_MspInit+0x16c>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d10b      	bne.n	80016be <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80016a6:	4b43      	ldr	r3, [pc, #268]	@ (80017b4 <HAL_ADC_MspInit+0x170>)
 80016a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016aa:	4a42      	ldr	r2, [pc, #264]	@ (80017b4 <HAL_ADC_MspInit+0x170>)
 80016ac:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80016b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016b2:	4b40      	ldr	r3, [pc, #256]	@ (80017b4 <HAL_ADC_MspInit+0x170>)
 80016b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016ba:	61fb      	str	r3, [r7, #28]
 80016bc:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016be:	4b3d      	ldr	r3, [pc, #244]	@ (80017b4 <HAL_ADC_MspInit+0x170>)
 80016c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016c2:	4a3c      	ldr	r2, [pc, #240]	@ (80017b4 <HAL_ADC_MspInit+0x170>)
 80016c4:	f043 0304 	orr.w	r3, r3, #4
 80016c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016ca:	4b3a      	ldr	r3, [pc, #232]	@ (80017b4 <HAL_ADC_MspInit+0x170>)
 80016cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ce:	f003 0304 	and.w	r3, r3, #4
 80016d2:	61bb      	str	r3, [r7, #24]
 80016d4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d6:	4b37      	ldr	r3, [pc, #220]	@ (80017b4 <HAL_ADC_MspInit+0x170>)
 80016d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016da:	4a36      	ldr	r2, [pc, #216]	@ (80017b4 <HAL_ADC_MspInit+0x170>)
 80016dc:	f043 0301 	orr.w	r3, r3, #1
 80016e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016e2:	4b34      	ldr	r3, [pc, #208]	@ (80017b4 <HAL_ADC_MspInit+0x170>)
 80016e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e6:	f003 0301 	and.w	r3, r3, #1
 80016ea:	617b      	str	r3, [r7, #20]
 80016ec:	697b      	ldr	r3, [r7, #20]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = USBPD_VIN_Pin;
 80016ee:	2304      	movs	r3, #4
 80016f0:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016f2:	2303      	movs	r3, #3
 80016f4:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f6:	2300      	movs	r3, #0
 80016f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(USBPD_VIN_GPIO_Port, &GPIO_InitStruct);
 80016fa:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80016fe:	4619      	mov	r1, r3
 8001700:	482d      	ldr	r0, [pc, #180]	@ (80017b8 <HAL_ADC_MspInit+0x174>)
 8001702:	f003 f919 	bl	8004938 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCKBOOST_VIN_Pin|BUCKBOOST_I_IN_AVG_Pin|BUCKBOOST_VOUT_Pin;
 8001706:	230e      	movs	r3, #14
 8001708:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800170a:	2303      	movs	r3, #3
 800170c:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001712:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001716:	4619      	mov	r1, r3
 8001718:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800171c:	f003 f90c 	bl	8004938 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001720:	e042      	b.n	80017a8 <HAL_ADC_MspInit+0x164>
  else if(hadc->Instance==ADC2)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a25      	ldr	r2, [pc, #148]	@ (80017bc <HAL_ADC_MspInit+0x178>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d13d      	bne.n	80017a8 <HAL_ADC_MspInit+0x164>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800172c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001730:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001732:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001736:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001738:	f107 0320 	add.w	r3, r7, #32
 800173c:	4618      	mov	r0, r3
 800173e:	f006 fea5 	bl	800848c <HAL_RCCEx_PeriphCLKConfig>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <HAL_ADC_MspInit+0x108>
      Error_Handler();
 8001748:	f7ff ff4c 	bl	80015e4 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800174c:	4b18      	ldr	r3, [pc, #96]	@ (80017b0 <HAL_ADC_MspInit+0x16c>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	3301      	adds	r3, #1
 8001752:	4a17      	ldr	r2, [pc, #92]	@ (80017b0 <HAL_ADC_MspInit+0x16c>)
 8001754:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001756:	4b16      	ldr	r3, [pc, #88]	@ (80017b0 <HAL_ADC_MspInit+0x16c>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d10b      	bne.n	8001776 <HAL_ADC_MspInit+0x132>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800175e:	4b15      	ldr	r3, [pc, #84]	@ (80017b4 <HAL_ADC_MspInit+0x170>)
 8001760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001762:	4a14      	ldr	r2, [pc, #80]	@ (80017b4 <HAL_ADC_MspInit+0x170>)
 8001764:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001768:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800176a:	4b12      	ldr	r3, [pc, #72]	@ (80017b4 <HAL_ADC_MspInit+0x170>)
 800176c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800176e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001772:	613b      	str	r3, [r7, #16]
 8001774:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001776:	4b0f      	ldr	r3, [pc, #60]	@ (80017b4 <HAL_ADC_MspInit+0x170>)
 8001778:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177a:	4a0e      	ldr	r2, [pc, #56]	@ (80017b4 <HAL_ADC_MspInit+0x170>)
 800177c:	f043 0301 	orr.w	r3, r3, #1
 8001780:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001782:	4b0c      	ldr	r3, [pc, #48]	@ (80017b4 <HAL_ADC_MspInit+0x170>)
 8001784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001786:	f003 0301 	and.w	r3, r3, #1
 800178a:	60fb      	str	r3, [r7, #12]
 800178c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800178e:	2360      	movs	r3, #96	@ 0x60
 8001790:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001792:	2303      	movs	r3, #3
 8001794:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001796:	2300      	movs	r3, #0
 8001798:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800179a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800179e:	4619      	mov	r1, r3
 80017a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017a4:	f003 f8c8 	bl	8004938 <HAL_GPIO_Init>
}
 80017a8:	bf00      	nop
 80017aa:	3788      	adds	r7, #136	@ 0x88
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	200006a8 	.word	0x200006a8
 80017b4:	40021000 	.word	0x40021000
 80017b8:	48000800 	.word	0x48000800
 80017bc:	50000100 	.word	0x50000100

080017c0 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b08c      	sub	sp, #48	@ 0x30
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c8:	f107 031c 	add.w	r3, r7, #28
 80017cc:	2200      	movs	r2, #0
 80017ce:	601a      	str	r2, [r3, #0]
 80017d0:	605a      	str	r2, [r3, #4]
 80017d2:	609a      	str	r2, [r3, #8]
 80017d4:	60da      	str	r2, [r3, #12]
 80017d6:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP2)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a3d      	ldr	r2, [pc, #244]	@ (80018d4 <HAL_COMP_MspInit+0x114>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d119      	bne.n	8001816 <HAL_COMP_MspInit+0x56>
  {
  /* USER CODE BEGIN COMP2_MspInit 0 */

  /* USER CODE END COMP2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e2:	4b3d      	ldr	r3, [pc, #244]	@ (80018d8 <HAL_COMP_MspInit+0x118>)
 80017e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017e6:	4a3c      	ldr	r2, [pc, #240]	@ (80018d8 <HAL_COMP_MspInit+0x118>)
 80017e8:	f043 0301 	orr.w	r3, r3, #1
 80017ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ee:	4b3a      	ldr	r3, [pc, #232]	@ (80018d8 <HAL_COMP_MspInit+0x118>)
 80017f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f2:	f003 0301 	and.w	r3, r3, #1
 80017f6:	61bb      	str	r3, [r7, #24]
 80017f8:	69bb      	ldr	r3, [r7, #24]
    /**COMP2 GPIO Configuration
    PA7     ------> COMP2_INP
    */
    GPIO_InitStruct.Pin = BUCK_RED_SENSE_Pin;
 80017fa:	2380      	movs	r3, #128	@ 0x80
 80017fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017fe:	2303      	movs	r3, #3
 8001800:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001802:	2300      	movs	r3, #0
 8001804:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_RED_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001806:	f107 031c 	add.w	r3, r7, #28
 800180a:	4619      	mov	r1, r3
 800180c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001810:	f003 f892 	bl	8004938 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP6_MspInit 1 */

  /* USER CODE END COMP6_MspInit 1 */
  }

}
 8001814:	e05a      	b.n	80018cc <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP3)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a30      	ldr	r2, [pc, #192]	@ (80018dc <HAL_COMP_MspInit+0x11c>)
 800181c:	4293      	cmp	r3, r2
 800181e:	d119      	bne.n	8001854 <HAL_COMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001820:	4b2d      	ldr	r3, [pc, #180]	@ (80018d8 <HAL_COMP_MspInit+0x118>)
 8001822:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001824:	4a2c      	ldr	r2, [pc, #176]	@ (80018d8 <HAL_COMP_MspInit+0x118>)
 8001826:	f043 0301 	orr.w	r3, r3, #1
 800182a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800182c:	4b2a      	ldr	r3, [pc, #168]	@ (80018d8 <HAL_COMP_MspInit+0x118>)
 800182e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001830:	f003 0301 	and.w	r3, r3, #1
 8001834:	617b      	str	r3, [r7, #20]
 8001836:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = BUCK_GREEN_SENSE_Pin;
 8001838:	2301      	movs	r3, #1
 800183a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800183c:	2303      	movs	r3, #3
 800183e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001840:	2300      	movs	r3, #0
 8001842:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_GREEN_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001844:	f107 031c 	add.w	r3, r7, #28
 8001848:	4619      	mov	r1, r3
 800184a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800184e:	f003 f873 	bl	8004938 <HAL_GPIO_Init>
}
 8001852:	e03b      	b.n	80018cc <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP4)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a21      	ldr	r2, [pc, #132]	@ (80018e0 <HAL_COMP_MspInit+0x120>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d118      	bne.n	8001890 <HAL_COMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800185e:	4b1e      	ldr	r3, [pc, #120]	@ (80018d8 <HAL_COMP_MspInit+0x118>)
 8001860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001862:	4a1d      	ldr	r2, [pc, #116]	@ (80018d8 <HAL_COMP_MspInit+0x118>)
 8001864:	f043 0302 	orr.w	r3, r3, #2
 8001868:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800186a:	4b1b      	ldr	r3, [pc, #108]	@ (80018d8 <HAL_COMP_MspInit+0x118>)
 800186c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800186e:	f003 0302 	and.w	r3, r3, #2
 8001872:	613b      	str	r3, [r7, #16]
 8001874:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = BUCK_BLUE_SENSE_Pin;
 8001876:	2301      	movs	r3, #1
 8001878:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800187a:	2303      	movs	r3, #3
 800187c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187e:	2300      	movs	r3, #0
 8001880:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_BLUE_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001882:	f107 031c 	add.w	r3, r7, #28
 8001886:	4619      	mov	r1, r3
 8001888:	4816      	ldr	r0, [pc, #88]	@ (80018e4 <HAL_COMP_MspInit+0x124>)
 800188a:	f003 f855 	bl	8004938 <HAL_GPIO_Init>
}
 800188e:	e01d      	b.n	80018cc <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP6)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a14      	ldr	r2, [pc, #80]	@ (80018e8 <HAL_COMP_MspInit+0x128>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d118      	bne.n	80018cc <HAL_COMP_MspInit+0x10c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800189a:	4b0f      	ldr	r3, [pc, #60]	@ (80018d8 <HAL_COMP_MspInit+0x118>)
 800189c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800189e:	4a0e      	ldr	r2, [pc, #56]	@ (80018d8 <HAL_COMP_MspInit+0x118>)
 80018a0:	f043 0302 	orr.w	r3, r3, #2
 80018a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018a6:	4b0c      	ldr	r3, [pc, #48]	@ (80018d8 <HAL_COMP_MspInit+0x118>)
 80018a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018aa:	f003 0302 	and.w	r3, r3, #2
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BUCKBOOST_I_IN_SENSE_Pin;
 80018b2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80018b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018b8:	2303      	movs	r3, #3
 80018ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018bc:	2300      	movs	r3, #0
 80018be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCKBOOST_I_IN_SENSE_GPIO_Port, &GPIO_InitStruct);
 80018c0:	f107 031c 	add.w	r3, r7, #28
 80018c4:	4619      	mov	r1, r3
 80018c6:	4807      	ldr	r0, [pc, #28]	@ (80018e4 <HAL_COMP_MspInit+0x124>)
 80018c8:	f003 f836 	bl	8004938 <HAL_GPIO_Init>
}
 80018cc:	bf00      	nop
 80018ce:	3730      	adds	r7, #48	@ 0x30
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	40010204 	.word	0x40010204
 80018d8:	40021000 	.word	0x40021000
 80018dc:	40010208 	.word	0x40010208
 80018e0:	4001020c 	.word	0x4001020c
 80018e4:	48000400 	.word	0x48000400
 80018e8:	40010214 	.word	0x40010214

080018ec <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b087      	sub	sp, #28
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a1c      	ldr	r2, [pc, #112]	@ (800196c <HAL_DAC_MspInit+0x80>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d10c      	bne.n	8001918 <HAL_DAC_MspInit+0x2c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80018fe:	4b1c      	ldr	r3, [pc, #112]	@ (8001970 <HAL_DAC_MspInit+0x84>)
 8001900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001902:	4a1b      	ldr	r2, [pc, #108]	@ (8001970 <HAL_DAC_MspInit+0x84>)
 8001904:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001908:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800190a:	4b19      	ldr	r3, [pc, #100]	@ (8001970 <HAL_DAC_MspInit+0x84>)
 800190c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800190e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001912:	617b      	str	r3, [r7, #20]
 8001914:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN DAC3_MspInit 1 */

  /* USER CODE END DAC3_MspInit 1 */
  }

}
 8001916:	e022      	b.n	800195e <HAL_DAC_MspInit+0x72>
  else if(hdac->Instance==DAC2)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a15      	ldr	r2, [pc, #84]	@ (8001974 <HAL_DAC_MspInit+0x88>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d10c      	bne.n	800193c <HAL_DAC_MspInit+0x50>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8001922:	4b13      	ldr	r3, [pc, #76]	@ (8001970 <HAL_DAC_MspInit+0x84>)
 8001924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001926:	4a12      	ldr	r2, [pc, #72]	@ (8001970 <HAL_DAC_MspInit+0x84>)
 8001928:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800192c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800192e:	4b10      	ldr	r3, [pc, #64]	@ (8001970 <HAL_DAC_MspInit+0x84>)
 8001930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001932:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001936:	613b      	str	r3, [r7, #16]
 8001938:	693b      	ldr	r3, [r7, #16]
}
 800193a:	e010      	b.n	800195e <HAL_DAC_MspInit+0x72>
  else if(hdac->Instance==DAC3)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a0d      	ldr	r2, [pc, #52]	@ (8001978 <HAL_DAC_MspInit+0x8c>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d10b      	bne.n	800195e <HAL_DAC_MspInit+0x72>
    __HAL_RCC_DAC3_CLK_ENABLE();
 8001946:	4b0a      	ldr	r3, [pc, #40]	@ (8001970 <HAL_DAC_MspInit+0x84>)
 8001948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800194a:	4a09      	ldr	r2, [pc, #36]	@ (8001970 <HAL_DAC_MspInit+0x84>)
 800194c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001950:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001952:	4b07      	ldr	r3, [pc, #28]	@ (8001970 <HAL_DAC_MspInit+0x84>)
 8001954:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001956:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800195a:	60fb      	str	r3, [r7, #12]
 800195c:	68fb      	ldr	r3, [r7, #12]
}
 800195e:	bf00      	nop
 8001960:	371c      	adds	r7, #28
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	50000800 	.word	0x50000800
 8001970:	40021000 	.word	0x40021000
 8001974:	50000c00 	.word	0x50000c00
 8001978:	50001000 	.word	0x50001000

0800197c <HAL_HRTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hhrtim: HRTIM handle pointer
* @retval None
*/
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  if(hhrtim->Instance==HRTIM1)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a11      	ldr	r2, [pc, #68]	@ (80019d0 <HAL_HRTIM_MspInit+0x54>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d11b      	bne.n	80019c6 <HAL_HRTIM_MspInit+0x4a>
  {
  /* USER CODE BEGIN HRTIM1_MspInit 0 */

  /* USER CODE END HRTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 800198e:	4b11      	ldr	r3, [pc, #68]	@ (80019d4 <HAL_HRTIM_MspInit+0x58>)
 8001990:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001992:	4a10      	ldr	r2, [pc, #64]	@ (80019d4 <HAL_HRTIM_MspInit+0x58>)
 8001994:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001998:	6613      	str	r3, [r2, #96]	@ 0x60
 800199a:	4b0e      	ldr	r3, [pc, #56]	@ (80019d4 <HAL_HRTIM_MspInit+0x58>)
 800199c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800199e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80019a2:	60fb      	str	r3, [r7, #12]
 80019a4:	68fb      	ldr	r3, [r7, #12]
    /* HRTIM1 interrupt Init */
    HAL_NVIC_SetPriority(HRTIM1_Master_IRQn, 5, 0);
 80019a6:	2200      	movs	r2, #0
 80019a8:	2105      	movs	r1, #5
 80019aa:	2043      	movs	r0, #67	@ 0x43
 80019ac:	f002 fd00 	bl	80043b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_Master_IRQn);
 80019b0:	2043      	movs	r0, #67	@ 0x43
 80019b2:	f002 fd17 	bl	80043e4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(HRTIM1_TIMF_IRQn, 5, 0);
 80019b6:	2200      	movs	r2, #0
 80019b8:	2105      	movs	r1, #5
 80019ba:	204a      	movs	r0, #74	@ 0x4a
 80019bc:	f002 fcf8 	bl	80043b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_TIMF_IRQn);
 80019c0:	204a      	movs	r0, #74	@ 0x4a
 80019c2:	f002 fd0f 	bl	80043e4 <HAL_NVIC_EnableIRQ>

  /* USER CODE END HRTIM1_MspInit 1 */

  }

}
 80019c6:	bf00      	nop
 80019c8:	3710      	adds	r7, #16
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	40016800 	.word	0x40016800
 80019d4:	40021000 	.word	0x40021000

080019d8 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b08a      	sub	sp, #40	@ 0x28
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e0:	f107 0314 	add.w	r3, r7, #20
 80019e4:	2200      	movs	r2, #0
 80019e6:	601a      	str	r2, [r3, #0]
 80019e8:	605a      	str	r2, [r3, #4]
 80019ea:	609a      	str	r2, [r3, #8]
 80019ec:	60da      	str	r2, [r3, #12]
 80019ee:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a37      	ldr	r2, [pc, #220]	@ (8001ad4 <HAL_HRTIM_MspPostInit+0xfc>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d167      	bne.n	8001aca <HAL_HRTIM_MspPostInit+0xf2>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019fa:	4b37      	ldr	r3, [pc, #220]	@ (8001ad8 <HAL_HRTIM_MspPostInit+0x100>)
 80019fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019fe:	4a36      	ldr	r2, [pc, #216]	@ (8001ad8 <HAL_HRTIM_MspPostInit+0x100>)
 8001a00:	f043 0302 	orr.w	r3, r3, #2
 8001a04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a06:	4b34      	ldr	r3, [pc, #208]	@ (8001ad8 <HAL_HRTIM_MspPostInit+0x100>)
 8001a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a0a:	f003 0302 	and.w	r3, r3, #2
 8001a0e:	613b      	str	r3, [r7, #16]
 8001a10:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a12:	4b31      	ldr	r3, [pc, #196]	@ (8001ad8 <HAL_HRTIM_MspPostInit+0x100>)
 8001a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a16:	4a30      	ldr	r2, [pc, #192]	@ (8001ad8 <HAL_HRTIM_MspPostInit+0x100>)
 8001a18:	f043 0304 	orr.w	r3, r3, #4
 8001a1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a1e:	4b2e      	ldr	r3, [pc, #184]	@ (8001ad8 <HAL_HRTIM_MspPostInit+0x100>)
 8001a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a22:	f003 0304 	and.w	r3, r3, #4
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a2a:	4b2b      	ldr	r3, [pc, #172]	@ (8001ad8 <HAL_HRTIM_MspPostInit+0x100>)
 8001a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a2e:	4a2a      	ldr	r2, [pc, #168]	@ (8001ad8 <HAL_HRTIM_MspPostInit+0x100>)
 8001a30:	f043 0301 	orr.w	r3, r3, #1
 8001a34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a36:	4b28      	ldr	r3, [pc, #160]	@ (8001ad8 <HAL_HRTIM_MspPostInit+0x100>)
 8001a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a3a:	f003 0301 	and.w	r3, r3, #1
 8001a3e:	60bb      	str	r3, [r7, #8]
 8001a40:	68bb      	ldr	r3, [r7, #8]
    PC6     ------> HRTIM1_CHF1
    PC7     ------> HRTIM1_CHF2
    PC8     ------> HRTIM1_CHE1
    PA8     ------> HRTIM1_CHA1
    */
    GPIO_InitStruct.Pin = BUCKBOOST_P1_DRIVE_Pin|BUCKBOOST_N1_DRIVE_Pin|BUCKBOOST_N2_DRIVE_Pin|BUCKBOOST_P2_DRIVE_Pin;
 8001a42:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001a46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a48:	2302      	movs	r3, #2
 8001a4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a50:	2303      	movs	r3, #3
 8001a52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001a54:	230d      	movs	r3, #13
 8001a56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a58:	f107 0314 	add.w	r3, r7, #20
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	481f      	ldr	r0, [pc, #124]	@ (8001adc <HAL_HRTIM_MspPostInit+0x104>)
 8001a60:	f002 ff6a 	bl	8004938 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_RED_DRIVE_Pin|RC_TP4_Pin;
 8001a64:	23c0      	movs	r3, #192	@ 0xc0
 8001a66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a68:	2302      	movs	r3, #2
 8001a6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a70:	2303      	movs	r3, #3
 8001a72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001a74:	230d      	movs	r3, #13
 8001a76:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a78:	f107 0314 	add.w	r3, r7, #20
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	4818      	ldr	r0, [pc, #96]	@ (8001ae0 <HAL_HRTIM_MspPostInit+0x108>)
 8001a80:	f002 ff5a 	bl	8004938 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_GREEN_DRIVE_Pin;
 8001a84:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a92:	2303      	movs	r3, #3
 8001a94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_HRTIM1;
 8001a96:	2303      	movs	r3, #3
 8001a98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_GREEN_DRIVE_GPIO_Port, &GPIO_InitStruct);
 8001a9a:	f107 0314 	add.w	r3, r7, #20
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	480f      	ldr	r0, [pc, #60]	@ (8001ae0 <HAL_HRTIM_MspPostInit+0x108>)
 8001aa2:	f002 ff49 	bl	8004938 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_BLUE_DRIVE_Pin;
 8001aa6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001aaa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aac:	2302      	movs	r3, #2
 8001aae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001ab8:	230d      	movs	r3, #13
 8001aba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_BLUE_DRIVE_GPIO_Port, &GPIO_InitStruct);
 8001abc:	f107 0314 	add.w	r3, r7, #20
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ac6:	f002 ff37 	bl	8004938 <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 8001aca:	bf00      	nop
 8001acc:	3728      	adds	r7, #40	@ 0x28
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40016800 	.word	0x40016800
 8001ad8:	40021000 	.word	0x40021000
 8001adc:	48000400 	.word	0x48000400
 8001ae0:	48000800 	.word	0x48000800

08001ae4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b09e      	sub	sp, #120	@ 0x78
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aec:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001af0:	2200      	movs	r2, #0
 8001af2:	601a      	str	r2, [r3, #0]
 8001af4:	605a      	str	r2, [r3, #4]
 8001af6:	609a      	str	r2, [r3, #8]
 8001af8:	60da      	str	r2, [r3, #12]
 8001afa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001afc:	f107 0310 	add.w	r3, r7, #16
 8001b00:	2254      	movs	r2, #84	@ 0x54
 8001b02:	2100      	movs	r1, #0
 8001b04:	4618      	mov	r0, r3
 8001b06:	f00c f917 	bl	800dd38 <memset>
  if(huart->Instance==USART3)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a23      	ldr	r2, [pc, #140]	@ (8001b9c <HAL_UART_MspInit+0xb8>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d13e      	bne.n	8001b92 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001b14:	2304      	movs	r3, #4
 8001b16:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b1c:	f107 0310 	add.w	r3, r7, #16
 8001b20:	4618      	mov	r0, r3
 8001b22:	f006 fcb3 	bl	800848c <HAL_RCCEx_PeriphCLKConfig>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001b2c:	f7ff fd5a 	bl	80015e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b30:	4b1b      	ldr	r3, [pc, #108]	@ (8001ba0 <HAL_UART_MspInit+0xbc>)
 8001b32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b34:	4a1a      	ldr	r2, [pc, #104]	@ (8001ba0 <HAL_UART_MspInit+0xbc>)
 8001b36:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b3c:	4b18      	ldr	r3, [pc, #96]	@ (8001ba0 <HAL_UART_MspInit+0xbc>)
 8001b3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b40:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b44:	60fb      	str	r3, [r7, #12]
 8001b46:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b48:	4b15      	ldr	r3, [pc, #84]	@ (8001ba0 <HAL_UART_MspInit+0xbc>)
 8001b4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b4c:	4a14      	ldr	r2, [pc, #80]	@ (8001ba0 <HAL_UART_MspInit+0xbc>)
 8001b4e:	f043 0304 	orr.w	r3, r3, #4
 8001b52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b54:	4b12      	ldr	r3, [pc, #72]	@ (8001ba0 <HAL_UART_MspInit+0xbc>)
 8001b56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b58:	f003 0304 	and.w	r3, r3, #4
 8001b5c:	60bb      	str	r3, [r7, #8]
 8001b5e:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = USART3_TX_Pin|USART3_RX_Pin;
 8001b60:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001b64:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b66:	2302      	movs	r3, #2
 8001b68:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b72:	2307      	movs	r3, #7
 8001b74:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b76:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4809      	ldr	r0, [pc, #36]	@ (8001ba4 <HAL_UART_MspInit+0xc0>)
 8001b7e:	f002 fedb 	bl	8004938 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001b82:	2200      	movs	r2, #0
 8001b84:	2105      	movs	r1, #5
 8001b86:	2027      	movs	r0, #39	@ 0x27
 8001b88:	f002 fc12 	bl	80043b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001b8c:	2027      	movs	r0, #39	@ 0x27
 8001b8e:	f002 fc29 	bl	80043e4 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8001b92:	bf00      	nop
 8001b94:	3778      	adds	r7, #120	@ 0x78
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40004800 	.word	0x40004800
 8001ba0:	40021000 	.word	0x40021000
 8001ba4:	48000800 	.word	0x48000800

08001ba8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b098      	sub	sp, #96	@ 0x60
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bb0:	f107 030c 	add.w	r3, r7, #12
 8001bb4:	2254      	movs	r2, #84	@ 0x54
 8001bb6:	2100      	movs	r1, #0
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f00c f8bd 	bl	800dd38 <memset>
  if(hpcd->Instance==USB)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a15      	ldr	r2, [pc, #84]	@ (8001c18 <HAL_PCD_MspInit+0x70>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d122      	bne.n	8001c0e <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001bc8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001bcc:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bd2:	f107 030c 	add.w	r3, r7, #12
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f006 fc58 	bl	800848c <HAL_RCCEx_PeriphCLKConfig>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 8001be2:	f7ff fcff 	bl	80015e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001be6:	4b0d      	ldr	r3, [pc, #52]	@ (8001c1c <HAL_PCD_MspInit+0x74>)
 8001be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bea:	4a0c      	ldr	r2, [pc, #48]	@ (8001c1c <HAL_PCD_MspInit+0x74>)
 8001bec:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001bf0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bf2:	4b0a      	ldr	r3, [pc, #40]	@ (8001c1c <HAL_PCD_MspInit+0x74>)
 8001bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bf6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001bfa:	60bb      	str	r3, [r7, #8]
 8001bfc:	68bb      	ldr	r3, [r7, #8]
    /* USB interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_IRQn, 5, 0);
 8001bfe:	2200      	movs	r2, #0
 8001c00:	2105      	movs	r1, #5
 8001c02:	2013      	movs	r0, #19
 8001c04:	f002 fbd4 	bl	80043b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_IRQn);
 8001c08:	2013      	movs	r0, #19
 8001c0a:	f002 fbeb 	bl	80043e4 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USB_MspInit 1 */

  }

}
 8001c0e:	bf00      	nop
 8001c10:	3760      	adds	r7, #96	@ 0x60
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	40005c00 	.word	0x40005c00
 8001c1c:	40021000 	.word	0x40021000

08001c20 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08c      	sub	sp, #48	@ 0x30
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001c30:	4b2c      	ldr	r3, [pc, #176]	@ (8001ce4 <HAL_InitTick+0xc4>)
 8001c32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c34:	4a2b      	ldr	r2, [pc, #172]	@ (8001ce4 <HAL_InitTick+0xc4>)
 8001c36:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001c3a:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c3c:	4b29      	ldr	r3, [pc, #164]	@ (8001ce4 <HAL_InitTick+0xc4>)
 8001c3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c44:	60bb      	str	r3, [r7, #8]
 8001c46:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c48:	f107 020c 	add.w	r2, r7, #12
 8001c4c:	f107 0310 	add.w	r3, r7, #16
 8001c50:	4611      	mov	r1, r2
 8001c52:	4618      	mov	r0, r3
 8001c54:	f006 fba2 	bl	800839c <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001c58:	f006 fb8a 	bl	8008370 <HAL_RCC_GetPCLK2Freq>
 8001c5c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c60:	4a21      	ldr	r2, [pc, #132]	@ (8001ce8 <HAL_InitTick+0xc8>)
 8001c62:	fba2 2303 	umull	r2, r3, r2, r3
 8001c66:	0c9b      	lsrs	r3, r3, #18
 8001c68:	3b01      	subs	r3, #1
 8001c6a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001c6c:	4b1f      	ldr	r3, [pc, #124]	@ (8001cec <HAL_InitTick+0xcc>)
 8001c6e:	4a20      	ldr	r2, [pc, #128]	@ (8001cf0 <HAL_InitTick+0xd0>)
 8001c70:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001c72:	4b1e      	ldr	r3, [pc, #120]	@ (8001cec <HAL_InitTick+0xcc>)
 8001c74:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c78:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001c7a:	4a1c      	ldr	r2, [pc, #112]	@ (8001cec <HAL_InitTick+0xcc>)
 8001c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c7e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001c80:	4b1a      	ldr	r3, [pc, #104]	@ (8001cec <HAL_InitTick+0xcc>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c86:	4b19      	ldr	r3, [pc, #100]	@ (8001cec <HAL_InitTick+0xcc>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8001c8c:	4817      	ldr	r0, [pc, #92]	@ (8001cec <HAL_InitTick+0xcc>)
 8001c8e:	f006 fe4b 	bl	8008928 <HAL_TIM_Base_Init>
 8001c92:	4603      	mov	r3, r0
 8001c94:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001c98:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d11b      	bne.n	8001cd8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001ca0:	4812      	ldr	r0, [pc, #72]	@ (8001cec <HAL_InitTick+0xcc>)
 8001ca2:	f006 fea3 	bl	80089ec <HAL_TIM_Base_Start_IT>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001cac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d111      	bne.n	8001cd8 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001cb4:	2019      	movs	r0, #25
 8001cb6:	f002 fb95 	bl	80043e4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2b0f      	cmp	r3, #15
 8001cbe:	d808      	bhi.n	8001cd2 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	6879      	ldr	r1, [r7, #4]
 8001cc4:	2019      	movs	r0, #25
 8001cc6:	f002 fb73 	bl	80043b0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cca:	4a0a      	ldr	r2, [pc, #40]	@ (8001cf4 <HAL_InitTick+0xd4>)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6013      	str	r3, [r2, #0]
 8001cd0:	e002      	b.n	8001cd8 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001cd8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3730      	adds	r7, #48	@ 0x30
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	40021000 	.word	0x40021000
 8001ce8:	431bde83 	.word	0x431bde83
 8001cec:	200006ac 	.word	0x200006ac
 8001cf0:	40012c00 	.word	0x40012c00
 8001cf4:	20000004 	.word	0x20000004

08001cf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cfc:	bf00      	nop
 8001cfe:	e7fd      	b.n	8001cfc <NMI_Handler+0x4>

08001d00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d04:	bf00      	nop
 8001d06:	e7fd      	b.n	8001d04 <HardFault_Handler+0x4>

08001d08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d0c:	bf00      	nop
 8001d0e:	e7fd      	b.n	8001d0c <MemManage_Handler+0x4>

08001d10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d14:	bf00      	nop
 8001d16:	e7fd      	b.n	8001d14 <BusFault_Handler+0x4>

08001d18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d1c:	bf00      	nop
 8001d1e:	e7fd      	b.n	8001d1c <UsageFault_Handler+0x4>

08001d20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d24:	bf00      	nop
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr

08001d2e <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001d2e:	b580      	push	{r7, lr}
 8001d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_RIGHT_Pin);
 8001d32:	2004      	movs	r0, #4
 8001d34:	f002 ffcc 	bl	8004cd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001d38:	bf00      	nop
 8001d3a:	bd80      	pop	{r7, pc}

08001d3c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_LEFT_Pin);
 8001d40:	2010      	movs	r0, #16
 8001d42:	f002 ffc5 	bl	8004cd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001d46:	bf00      	nop
 8001d48:	bd80      	pop	{r7, pc}
	...

08001d4c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001d50:	4803      	ldr	r0, [pc, #12]	@ (8001d60 <ADC1_2_IRQHandler+0x14>)
 8001d52:	f000 fed7 	bl	8002b04 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001d56:	4803      	ldr	r0, [pc, #12]	@ (8001d64 <ADC1_2_IRQHandler+0x18>)
 8001d58:	f000 fed4 	bl	8002b04 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001d5c:	bf00      	nop
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	20000088 	.word	0x20000088
 8001d64:	200000f4 	.word	0x200000f4

08001d68 <USB_HP_IRQHandler>:

/**
  * @brief This function handles USB high priority interrupt remap.
  */
void USB_HP_IRQHandler(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_IRQn 0 */

  /* USER CODE END USB_HP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001d6c:	4802      	ldr	r0, [pc, #8]	@ (8001d78 <USB_HP_IRQHandler+0x10>)
 8001d6e:	f004 fb21 	bl	80063b4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_IRQn 1 */

  /* USER CODE END USB_HP_IRQn 1 */
}
 8001d72:	bf00      	nop
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	200003bc 	.word	0x200003bc

08001d7c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_DOWN_Pin);
 8001d80:	2020      	movs	r0, #32
 8001d82:	f002 ffa5 	bl	8004cd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001d86:	bf00      	nop
 8001d88:	bd80      	pop	{r7, pc}
	...

08001d8c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d90:	4802      	ldr	r0, [pc, #8]	@ (8001d9c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001d92:	f006 fea3 	bl	8008adc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001d96:	bf00      	nop
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	200006ac 	.word	0x200006ac

08001da0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001da4:	4802      	ldr	r0, [pc, #8]	@ (8001db0 <USART3_IRQHandler+0x10>)
 8001da6:	f007 f95b 	bl	8009060 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001daa:	bf00      	nop
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	20000328 	.word	0x20000328

08001db4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_UP_Pin);
 8001db8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001dbc:	f002 ff88 	bl	8004cd0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_SEL_Pin);
 8001dc0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001dc4:	f002 ff84 	bl	8004cd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001dc8:	bf00      	nop
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <HRTIM1_Master_IRQHandler>:

/**
  * @brief This function handles HRTIM master timer global interrupt.
  */
void HRTIM1_Master_IRQHandler(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_Master_IRQn 0 */

  /* USER CODE END HRTIM1_Master_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim1,HRTIM_TIMERINDEX_MASTER);
 8001dd0:	2106      	movs	r1, #6
 8001dd2:	4802      	ldr	r0, [pc, #8]	@ (8001ddc <HRTIM1_Master_IRQHandler+0x10>)
 8001dd4:	f003 fa15 	bl	8005202 <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_Master_IRQn 1 */

  /* USER CODE END HRTIM1_Master_IRQn 1 */
}
 8001dd8:	bf00      	nop
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	2000022c 	.word	0x2000022c

08001de0 <HRTIM1_TIMF_IRQHandler>:

/**
  * @brief This function handles HRTIM timer F global interrupt.
  */
void HRTIM1_TIMF_IRQHandler(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_TIMF_IRQn 0 */

  /* USER CODE END HRTIM1_TIMF_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim1,HRTIM_TIMERINDEX_TIMER_F);
 8001de4:	2105      	movs	r1, #5
 8001de6:	4802      	ldr	r0, [pc, #8]	@ (8001df0 <HRTIM1_TIMF_IRQHandler+0x10>)
 8001de8:	f003 fa0b 	bl	8005202 <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_TIMF_IRQn 1 */

  /* USER CODE END HRTIM1_TIMF_IRQn 1 */
}
 8001dec:	bf00      	nop
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	2000022c 	.word	0x2000022c

08001df4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001df8:	4b06      	ldr	r3, [pc, #24]	@ (8001e14 <SystemInit+0x20>)
 8001dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dfe:	4a05      	ldr	r2, [pc, #20]	@ (8001e14 <SystemInit+0x20>)
 8001e00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e08:	bf00      	nop
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	e000ed00 	.word	0xe000ed00

08001e18 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e18:	480d      	ldr	r0, [pc, #52]	@ (8001e50 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e1a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e1c:	f7ff ffea 	bl	8001df4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e20:	480c      	ldr	r0, [pc, #48]	@ (8001e54 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e22:	490d      	ldr	r1, [pc, #52]	@ (8001e58 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e24:	4a0d      	ldr	r2, [pc, #52]	@ (8001e5c <LoopForever+0xe>)
  movs r3, #0
 8001e26:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001e28:	e002      	b.n	8001e30 <LoopCopyDataInit>

08001e2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e2e:	3304      	adds	r3, #4

08001e30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e34:	d3f9      	bcc.n	8001e2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e36:	4a0a      	ldr	r2, [pc, #40]	@ (8001e60 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e38:	4c0a      	ldr	r4, [pc, #40]	@ (8001e64 <LoopForever+0x16>)
  movs r3, #0
 8001e3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e3c:	e001      	b.n	8001e42 <LoopFillZerobss>

08001e3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e40:	3204      	adds	r2, #4

08001e42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e44:	d3fb      	bcc.n	8001e3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e46:	f00b ffd5 	bl	800ddf4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e4a:	f7fe fb61 	bl	8000510 <main>

08001e4e <LoopForever>:

LoopForever:
    b LoopForever
 8001e4e:	e7fe      	b.n	8001e4e <LoopForever>
  ldr   r0, =_estack
 8001e50:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e58:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001e5c:	0800dfe8 	.word	0x0800dfe8
  ldr r2, =_sbss
 8001e60:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001e64:	20003d34 	.word	0x20003d34

08001e68 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e68:	e7fe      	b.n	8001e68 <ADC3_IRQHandler>

08001e6a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b082      	sub	sp, #8
 8001e6e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e70:	2300      	movs	r3, #0
 8001e72:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e74:	2003      	movs	r0, #3
 8001e76:	f002 fa90 	bl	800439a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e7a:	200f      	movs	r0, #15
 8001e7c:	f7ff fed0 	bl	8001c20 <HAL_InitTick>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d002      	beq.n	8001e8c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	71fb      	strb	r3, [r7, #7]
 8001e8a:	e001      	b.n	8001e90 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e8c:	f7ff fbb0 	bl	80015f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e90:	79fb      	ldrb	r3, [r7, #7]

}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
	...

08001e9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ea0:	4b05      	ldr	r3, [pc, #20]	@ (8001eb8 <HAL_IncTick+0x1c>)
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	4b05      	ldr	r3, [pc, #20]	@ (8001ebc <HAL_IncTick+0x20>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4413      	add	r3, r2
 8001eaa:	4a03      	ldr	r2, [pc, #12]	@ (8001eb8 <HAL_IncTick+0x1c>)
 8001eac:	6013      	str	r3, [r2, #0]
}
 8001eae:	bf00      	nop
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr
 8001eb8:	200006f8 	.word	0x200006f8
 8001ebc:	20000008 	.word	0x20000008

08001ec0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ec4:	4b03      	ldr	r3, [pc, #12]	@ (8001ed4 <HAL_GetTick+0x14>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop
 8001ed4:	200006f8 	.word	0x200006f8

08001ed8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ee0:	f7ff ffee 	bl	8001ec0 <HAL_GetTick>
 8001ee4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ef0:	d004      	beq.n	8001efc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ef2:	4b09      	ldr	r3, [pc, #36]	@ (8001f18 <HAL_Delay+0x40>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	68fa      	ldr	r2, [r7, #12]
 8001ef8:	4413      	add	r3, r2
 8001efa:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001efc:	bf00      	nop
 8001efe:	f7ff ffdf 	bl	8001ec0 <HAL_GetTick>
 8001f02:	4602      	mov	r2, r0
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	68fa      	ldr	r2, [r7, #12]
 8001f0a:	429a      	cmp	r2, r3
 8001f0c:	d8f7      	bhi.n	8001efe <HAL_Delay+0x26>
  {
  }
}
 8001f0e:	bf00      	nop
 8001f10:	bf00      	nop
 8001f12:	3710      	adds	r7, #16
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	20000008 	.word	0x20000008

08001f1c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	431a      	orrs	r2, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	609a      	str	r2, [r3, #8]
}
 8001f36:	bf00      	nop
 8001f38:	370c      	adds	r7, #12
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr

08001f42 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001f42:	b480      	push	{r7}
 8001f44:	b083      	sub	sp, #12
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
 8001f4a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	431a      	orrs	r2, r3
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	609a      	str	r2, [r3, #8]
}
 8001f5c:	bf00      	nop
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b087      	sub	sp, #28
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
 8001f90:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	3360      	adds	r3, #96	@ 0x60
 8001f96:	461a      	mov	r2, r3
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	4413      	add	r3, r2
 8001f9e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	4b08      	ldr	r3, [pc, #32]	@ (8001fc8 <LL_ADC_SetOffset+0x44>)
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	687a      	ldr	r2, [r7, #4]
 8001faa:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001fae:	683a      	ldr	r2, [r7, #0]
 8001fb0:	430a      	orrs	r2, r1
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001fbc:	bf00      	nop
 8001fbe:	371c      	adds	r7, #28
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr
 8001fc8:	03fff000 	.word	0x03fff000

08001fcc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	3360      	adds	r3, #96	@ 0x60
 8001fda:	461a      	mov	r2, r3
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	4413      	add	r3, r2
 8001fe2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3714      	adds	r7, #20
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b087      	sub	sp, #28
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	60f8      	str	r0, [r7, #12]
 8002000:	60b9      	str	r1, [r7, #8]
 8002002:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	3360      	adds	r3, #96	@ 0x60
 8002008:	461a      	mov	r2, r3
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	4413      	add	r3, r2
 8002010:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	431a      	orrs	r2, r3
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002022:	bf00      	nop
 8002024:	371c      	adds	r7, #28
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr

0800202e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800202e:	b480      	push	{r7}
 8002030:	b087      	sub	sp, #28
 8002032:	af00      	add	r7, sp, #0
 8002034:	60f8      	str	r0, [r7, #12]
 8002036:	60b9      	str	r1, [r7, #8]
 8002038:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	3360      	adds	r3, #96	@ 0x60
 800203e:	461a      	mov	r2, r3
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	4413      	add	r3, r2
 8002046:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	431a      	orrs	r2, r3
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002058:	bf00      	nop
 800205a:	371c      	adds	r7, #28
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr

08002064 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002064:	b480      	push	{r7}
 8002066:	b087      	sub	sp, #28
 8002068:	af00      	add	r7, sp, #0
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	3360      	adds	r3, #96	@ 0x60
 8002074:	461a      	mov	r2, r3
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	4413      	add	r3, r2
 800207c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	431a      	orrs	r2, r3
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800208e:	bf00      	nop
 8002090:	371c      	adds	r7, #28
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr

0800209a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800209a:	b480      	push	{r7}
 800209c:	b083      	sub	sp, #12
 800209e:	af00      	add	r7, sp, #0
 80020a0:	6078      	str	r0, [r7, #4]
 80020a2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	695b      	ldr	r3, [r3, #20]
 80020a8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	431a      	orrs	r2, r3
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	615a      	str	r2, [r3, #20]
}
 80020b4:	bf00      	nop
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d101      	bne.n	80020d8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80020d4:	2301      	movs	r3, #1
 80020d6:	e000      	b.n	80020da <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80020d8:	2300      	movs	r3, #0
}
 80020da:	4618      	mov	r0, r3
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80020e6:	b480      	push	{r7}
 80020e8:	b087      	sub	sp, #28
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	60f8      	str	r0, [r7, #12]
 80020ee:	60b9      	str	r1, [r7, #8]
 80020f0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	3330      	adds	r3, #48	@ 0x30
 80020f6:	461a      	mov	r2, r3
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	0a1b      	lsrs	r3, r3, #8
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	f003 030c 	and.w	r3, r3, #12
 8002102:	4413      	add	r3, r2
 8002104:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	f003 031f 	and.w	r3, r3, #31
 8002110:	211f      	movs	r1, #31
 8002112:	fa01 f303 	lsl.w	r3, r1, r3
 8002116:	43db      	mvns	r3, r3
 8002118:	401a      	ands	r2, r3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	0e9b      	lsrs	r3, r3, #26
 800211e:	f003 011f 	and.w	r1, r3, #31
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	f003 031f 	and.w	r3, r3, #31
 8002128:	fa01 f303 	lsl.w	r3, r1, r3
 800212c:	431a      	orrs	r2, r3
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002132:	bf00      	nop
 8002134:	371c      	adds	r7, #28
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr

0800213e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800213e:	b480      	push	{r7}
 8002140:	b083      	sub	sp, #12
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800214a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800214e:	2b00      	cmp	r3, #0
 8002150:	d101      	bne.n	8002156 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002152:	2301      	movs	r3, #1
 8002154:	e000      	b.n	8002158 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002156:	2300      	movs	r3, #0
}
 8002158:	4618      	mov	r0, r3
 800215a:	370c      	adds	r7, #12
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr

08002164 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002164:	b480      	push	{r7}
 8002166:	b087      	sub	sp, #28
 8002168:	af00      	add	r7, sp, #0
 800216a:	60f8      	str	r0, [r7, #12]
 800216c:	60b9      	str	r1, [r7, #8]
 800216e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	3314      	adds	r3, #20
 8002174:	461a      	mov	r2, r3
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	0e5b      	lsrs	r3, r3, #25
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	f003 0304 	and.w	r3, r3, #4
 8002180:	4413      	add	r3, r2
 8002182:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	0d1b      	lsrs	r3, r3, #20
 800218c:	f003 031f 	and.w	r3, r3, #31
 8002190:	2107      	movs	r1, #7
 8002192:	fa01 f303 	lsl.w	r3, r1, r3
 8002196:	43db      	mvns	r3, r3
 8002198:	401a      	ands	r2, r3
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	0d1b      	lsrs	r3, r3, #20
 800219e:	f003 031f 	and.w	r3, r3, #31
 80021a2:	6879      	ldr	r1, [r7, #4]
 80021a4:	fa01 f303 	lsl.w	r3, r1, r3
 80021a8:	431a      	orrs	r2, r3
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80021ae:	bf00      	nop
 80021b0:	371c      	adds	r7, #28
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr
	...

080021bc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80021bc:	b480      	push	{r7}
 80021be:	b085      	sub	sp, #20
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	60f8      	str	r0, [r7, #12]
 80021c4:	60b9      	str	r1, [r7, #8]
 80021c6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021d4:	43db      	mvns	r3, r3
 80021d6:	401a      	ands	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f003 0318 	and.w	r3, r3, #24
 80021de:	4908      	ldr	r1, [pc, #32]	@ (8002200 <LL_ADC_SetChannelSingleDiff+0x44>)
 80021e0:	40d9      	lsrs	r1, r3
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	400b      	ands	r3, r1
 80021e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021ea:	431a      	orrs	r2, r3
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80021f2:	bf00      	nop
 80021f4:	3714      	adds	r7, #20
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	0007ffff 	.word	0x0007ffff

08002204 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	f003 031f 	and.w	r3, r3, #31
}
 8002214:	4618      	mov	r0, r3
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002230:	4618      	mov	r0, r3
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800224c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002250:	687a      	ldr	r2, [r7, #4]
 8002252:	6093      	str	r3, [r2, #8]
}
 8002254:	bf00      	nop
 8002256:	370c      	adds	r7, #12
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002270:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002274:	d101      	bne.n	800227a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002276:	2301      	movs	r3, #1
 8002278:	e000      	b.n	800227c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800227a:	2300      	movs	r3, #0
}
 800227c:	4618      	mov	r0, r3
 800227e:	370c      	adds	r7, #12
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr

08002288 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002298:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800229c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80022a4:	bf00      	nop
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80022c4:	d101      	bne.n	80022ca <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80022c6:	2301      	movs	r3, #1
 80022c8:	e000      	b.n	80022cc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80022ca:	2300      	movs	r3, #0
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80022e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80022ec:	f043 0201 	orr.w	r2, r3, #1
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80022f4:	bf00      	nop
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	f003 0301 	and.w	r3, r3, #1
 8002310:	2b01      	cmp	r3, #1
 8002312:	d101      	bne.n	8002318 <LL_ADC_IsEnabled+0x18>
 8002314:	2301      	movs	r3, #1
 8002316:	e000      	b.n	800231a <LL_ADC_IsEnabled+0x1a>
 8002318:	2300      	movs	r3, #0
}
 800231a:	4618      	mov	r0, r3
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr

08002326 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002326:	b480      	push	{r7}
 8002328:	b083      	sub	sp, #12
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002336:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800233a:	f043 0204 	orr.w	r2, r3, #4
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002342:	bf00      	nop
 8002344:	370c      	adds	r7, #12
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr

0800234e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800234e:	b480      	push	{r7}
 8002350:	b083      	sub	sp, #12
 8002352:	af00      	add	r7, sp, #0
 8002354:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	f003 0304 	and.w	r3, r3, #4
 800235e:	2b04      	cmp	r3, #4
 8002360:	d101      	bne.n	8002366 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002362:	2301      	movs	r3, #1
 8002364:	e000      	b.n	8002368 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002366:	2300      	movs	r3, #0
}
 8002368:	4618      	mov	r0, r3
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	f003 0308 	and.w	r3, r3, #8
 8002384:	2b08      	cmp	r3, #8
 8002386:	d101      	bne.n	800238c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002388:	2301      	movs	r3, #1
 800238a:	e000      	b.n	800238e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
	...

0800239c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800239c:	b590      	push	{r4, r7, lr}
 800239e:	b089      	sub	sp, #36	@ 0x24
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023a4:	2300      	movs	r3, #0
 80023a6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80023a8:	2300      	movs	r3, #0
 80023aa:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e1a9      	b.n	800270a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	695b      	ldr	r3, [r3, #20]
 80023ba:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d109      	bne.n	80023d8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f7ff f93d 	bl	8001644 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2200      	movs	r2, #0
 80023d4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4618      	mov	r0, r3
 80023de:	f7ff ff3f 	bl	8002260 <LL_ADC_IsDeepPowerDownEnabled>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d004      	beq.n	80023f2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7ff ff25 	bl	800223c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff ff5a 	bl	80022b0 <LL_ADC_IsInternalRegulatorEnabled>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d115      	bne.n	800242e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4618      	mov	r0, r3
 8002408:	f7ff ff3e 	bl	8002288 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800240c:	4b9c      	ldr	r3, [pc, #624]	@ (8002680 <HAL_ADC_Init+0x2e4>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	099b      	lsrs	r3, r3, #6
 8002412:	4a9c      	ldr	r2, [pc, #624]	@ (8002684 <HAL_ADC_Init+0x2e8>)
 8002414:	fba2 2303 	umull	r2, r3, r2, r3
 8002418:	099b      	lsrs	r3, r3, #6
 800241a:	3301      	adds	r3, #1
 800241c:	005b      	lsls	r3, r3, #1
 800241e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002420:	e002      	b.n	8002428 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	3b01      	subs	r3, #1
 8002426:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1f9      	bne.n	8002422 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4618      	mov	r0, r3
 8002434:	f7ff ff3c 	bl	80022b0 <LL_ADC_IsInternalRegulatorEnabled>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d10d      	bne.n	800245a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002442:	f043 0210 	orr.w	r2, r3, #16
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800244e:	f043 0201 	orr.w	r2, r3, #1
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4618      	mov	r0, r3
 8002460:	f7ff ff75 	bl	800234e <LL_ADC_REG_IsConversionOngoing>
 8002464:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800246a:	f003 0310 	and.w	r3, r3, #16
 800246e:	2b00      	cmp	r3, #0
 8002470:	f040 8142 	bne.w	80026f8 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	2b00      	cmp	r3, #0
 8002478:	f040 813e 	bne.w	80026f8 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002480:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002484:	f043 0202 	orr.w	r2, r3, #2
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4618      	mov	r0, r3
 8002492:	f7ff ff35 	bl	8002300 <LL_ADC_IsEnabled>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d141      	bne.n	8002520 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80024a4:	d004      	beq.n	80024b0 <HAL_ADC_Init+0x114>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a77      	ldr	r2, [pc, #476]	@ (8002688 <HAL_ADC_Init+0x2ec>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d10f      	bne.n	80024d0 <HAL_ADC_Init+0x134>
 80024b0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80024b4:	f7ff ff24 	bl	8002300 <LL_ADC_IsEnabled>
 80024b8:	4604      	mov	r4, r0
 80024ba:	4873      	ldr	r0, [pc, #460]	@ (8002688 <HAL_ADC_Init+0x2ec>)
 80024bc:	f7ff ff20 	bl	8002300 <LL_ADC_IsEnabled>
 80024c0:	4603      	mov	r3, r0
 80024c2:	4323      	orrs	r3, r4
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	bf0c      	ite	eq
 80024c8:	2301      	moveq	r3, #1
 80024ca:	2300      	movne	r3, #0
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	e012      	b.n	80024f6 <HAL_ADC_Init+0x15a>
 80024d0:	486e      	ldr	r0, [pc, #440]	@ (800268c <HAL_ADC_Init+0x2f0>)
 80024d2:	f7ff ff15 	bl	8002300 <LL_ADC_IsEnabled>
 80024d6:	4604      	mov	r4, r0
 80024d8:	486d      	ldr	r0, [pc, #436]	@ (8002690 <HAL_ADC_Init+0x2f4>)
 80024da:	f7ff ff11 	bl	8002300 <LL_ADC_IsEnabled>
 80024de:	4603      	mov	r3, r0
 80024e0:	431c      	orrs	r4, r3
 80024e2:	486c      	ldr	r0, [pc, #432]	@ (8002694 <HAL_ADC_Init+0x2f8>)
 80024e4:	f7ff ff0c 	bl	8002300 <LL_ADC_IsEnabled>
 80024e8:	4603      	mov	r3, r0
 80024ea:	4323      	orrs	r3, r4
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	bf0c      	ite	eq
 80024f0:	2301      	moveq	r3, #1
 80024f2:	2300      	movne	r3, #0
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d012      	beq.n	8002520 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002502:	d004      	beq.n	800250e <HAL_ADC_Init+0x172>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a5f      	ldr	r2, [pc, #380]	@ (8002688 <HAL_ADC_Init+0x2ec>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d101      	bne.n	8002512 <HAL_ADC_Init+0x176>
 800250e:	4a62      	ldr	r2, [pc, #392]	@ (8002698 <HAL_ADC_Init+0x2fc>)
 8002510:	e000      	b.n	8002514 <HAL_ADC_Init+0x178>
 8002512:	4a62      	ldr	r2, [pc, #392]	@ (800269c <HAL_ADC_Init+0x300>)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	4619      	mov	r1, r3
 800251a:	4610      	mov	r0, r2
 800251c:	f7ff fcfe 	bl	8001f1c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	7f5b      	ldrb	r3, [r3, #29]
 8002524:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800252a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002530:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002536:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800253e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002540:	4313      	orrs	r3, r2
 8002542:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800254a:	2b01      	cmp	r3, #1
 800254c:	d106      	bne.n	800255c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002552:	3b01      	subs	r3, #1
 8002554:	045b      	lsls	r3, r3, #17
 8002556:	69ba      	ldr	r2, [r7, #24]
 8002558:	4313      	orrs	r3, r2
 800255a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002560:	2b00      	cmp	r3, #0
 8002562:	d009      	beq.n	8002578 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002568:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002570:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002572:	69ba      	ldr	r2, [r7, #24]
 8002574:	4313      	orrs	r3, r2
 8002576:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	68da      	ldr	r2, [r3, #12]
 800257e:	4b48      	ldr	r3, [pc, #288]	@ (80026a0 <HAL_ADC_Init+0x304>)
 8002580:	4013      	ands	r3, r2
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	6812      	ldr	r2, [r2, #0]
 8002586:	69b9      	ldr	r1, [r7, #24]
 8002588:	430b      	orrs	r3, r1
 800258a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	691b      	ldr	r3, [r3, #16]
 8002592:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	430a      	orrs	r2, r1
 80025a0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7ff fee4 	bl	8002374 <LL_ADC_INJ_IsConversionOngoing>
 80025ac:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d17f      	bne.n	80026b4 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d17c      	bne.n	80026b4 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80025be:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80025c6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80025c8:	4313      	orrs	r3, r2
 80025ca:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	68db      	ldr	r3, [r3, #12]
 80025d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80025d6:	f023 0302 	bic.w	r3, r3, #2
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	6812      	ldr	r2, [r2, #0]
 80025de:	69b9      	ldr	r1, [r7, #24]
 80025e0:	430b      	orrs	r3, r1
 80025e2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	691b      	ldr	r3, [r3, #16]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d017      	beq.n	800261c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	691a      	ldr	r2, [r3, #16]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80025fa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002604:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002608:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	6911      	ldr	r1, [r2, #16]
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	6812      	ldr	r2, [r2, #0]
 8002614:	430b      	orrs	r3, r1
 8002616:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800261a:	e013      	b.n	8002644 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	691a      	ldr	r2, [r3, #16]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800262a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	6812      	ldr	r2, [r2, #0]
 8002638:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800263c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002640:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800264a:	2b01      	cmp	r3, #1
 800264c:	d12a      	bne.n	80026a4 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	691b      	ldr	r3, [r3, #16]
 8002654:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002658:	f023 0304 	bic.w	r3, r3, #4
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002660:	687a      	ldr	r2, [r7, #4]
 8002662:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002664:	4311      	orrs	r1, r2
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800266a:	4311      	orrs	r1, r2
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002670:	430a      	orrs	r2, r1
 8002672:	431a      	orrs	r2, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f042 0201 	orr.w	r2, r2, #1
 800267c:	611a      	str	r2, [r3, #16]
 800267e:	e019      	b.n	80026b4 <HAL_ADC_Init+0x318>
 8002680:	20000000 	.word	0x20000000
 8002684:	053e2d63 	.word	0x053e2d63
 8002688:	50000100 	.word	0x50000100
 800268c:	50000400 	.word	0x50000400
 8002690:	50000500 	.word	0x50000500
 8002694:	50000600 	.word	0x50000600
 8002698:	50000300 	.word	0x50000300
 800269c:	50000700 	.word	0x50000700
 80026a0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	691a      	ldr	r2, [r3, #16]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f022 0201 	bic.w	r2, r2, #1
 80026b2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	695b      	ldr	r3, [r3, #20]
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d10c      	bne.n	80026d6 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c2:	f023 010f 	bic.w	r1, r3, #15
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a1b      	ldr	r3, [r3, #32]
 80026ca:	1e5a      	subs	r2, r3, #1
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	430a      	orrs	r2, r1
 80026d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80026d4:	e007      	b.n	80026e6 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f022 020f 	bic.w	r2, r2, #15
 80026e4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026ea:	f023 0303 	bic.w	r3, r3, #3
 80026ee:	f043 0201 	orr.w	r2, r3, #1
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80026f6:	e007      	b.n	8002708 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026fc:	f043 0210 	orr.w	r2, r3, #16
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002708:	7ffb      	ldrb	r3, [r7, #31]
}
 800270a:	4618      	mov	r0, r3
 800270c:	3724      	adds	r7, #36	@ 0x24
 800270e:	46bd      	mov	sp, r7
 8002710:	bd90      	pop	{r4, r7, pc}
 8002712:	bf00      	nop

08002714 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b086      	sub	sp, #24
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002724:	d004      	beq.n	8002730 <HAL_ADC_Start+0x1c>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a67      	ldr	r2, [pc, #412]	@ (80028c8 <HAL_ADC_Start+0x1b4>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d101      	bne.n	8002734 <HAL_ADC_Start+0x20>
 8002730:	4b66      	ldr	r3, [pc, #408]	@ (80028cc <HAL_ADC_Start+0x1b8>)
 8002732:	e000      	b.n	8002736 <HAL_ADC_Start+0x22>
 8002734:	4b66      	ldr	r3, [pc, #408]	@ (80028d0 <HAL_ADC_Start+0x1bc>)
 8002736:	4618      	mov	r0, r3
 8002738:	f7ff fd64 	bl	8002204 <LL_ADC_GetMultimode>
 800273c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4618      	mov	r0, r3
 8002744:	f7ff fe03 	bl	800234e <LL_ADC_REG_IsConversionOngoing>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	f040 80b4 	bne.w	80028b8 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002756:	2b01      	cmp	r3, #1
 8002758:	d101      	bne.n	800275e <HAL_ADC_Start+0x4a>
 800275a:	2302      	movs	r3, #2
 800275c:	e0af      	b.n	80028be <HAL_ADC_Start+0x1aa>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2201      	movs	r2, #1
 8002762:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f001 f88a 	bl	8003880 <ADC_Enable>
 800276c:	4603      	mov	r3, r0
 800276e:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002770:	7dfb      	ldrb	r3, [r7, #23]
 8002772:	2b00      	cmp	r3, #0
 8002774:	f040 809b 	bne.w	80028ae <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800277c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002780:	f023 0301 	bic.w	r3, r3, #1
 8002784:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a4d      	ldr	r2, [pc, #308]	@ (80028c8 <HAL_ADC_Start+0x1b4>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d009      	beq.n	80027aa <HAL_ADC_Start+0x96>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a4e      	ldr	r2, [pc, #312]	@ (80028d4 <HAL_ADC_Start+0x1c0>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d002      	beq.n	80027a6 <HAL_ADC_Start+0x92>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	e003      	b.n	80027ae <HAL_ADC_Start+0x9a>
 80027a6:	4b4c      	ldr	r3, [pc, #304]	@ (80028d8 <HAL_ADC_Start+0x1c4>)
 80027a8:	e001      	b.n	80027ae <HAL_ADC_Start+0x9a>
 80027aa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	6812      	ldr	r2, [r2, #0]
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d002      	beq.n	80027bc <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d105      	bne.n	80027c8 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027c0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027d4:	d106      	bne.n	80027e4 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027da:	f023 0206 	bic.w	r2, r3, #6
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	661a      	str	r2, [r3, #96]	@ 0x60
 80027e2:	e002      	b.n	80027ea <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2200      	movs	r2, #0
 80027e8:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	221c      	movs	r2, #28
 80027f0:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a32      	ldr	r2, [pc, #200]	@ (80028c8 <HAL_ADC_Start+0x1b4>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d009      	beq.n	8002818 <HAL_ADC_Start+0x104>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a32      	ldr	r2, [pc, #200]	@ (80028d4 <HAL_ADC_Start+0x1c0>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d002      	beq.n	8002814 <HAL_ADC_Start+0x100>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	e003      	b.n	800281c <HAL_ADC_Start+0x108>
 8002814:	4b30      	ldr	r3, [pc, #192]	@ (80028d8 <HAL_ADC_Start+0x1c4>)
 8002816:	e001      	b.n	800281c <HAL_ADC_Start+0x108>
 8002818:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	6812      	ldr	r2, [r2, #0]
 8002820:	4293      	cmp	r3, r2
 8002822:	d008      	beq.n	8002836 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d005      	beq.n	8002836 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	2b05      	cmp	r3, #5
 800282e:	d002      	beq.n	8002836 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	2b09      	cmp	r3, #9
 8002834:	d114      	bne.n	8002860 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002840:	2b00      	cmp	r3, #0
 8002842:	d007      	beq.n	8002854 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002848:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800284c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4618      	mov	r0, r3
 800285a:	f7ff fd64 	bl	8002326 <LL_ADC_REG_StartConversion>
 800285e:	e02d      	b.n	80028bc <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002864:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a15      	ldr	r2, [pc, #84]	@ (80028c8 <HAL_ADC_Start+0x1b4>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d009      	beq.n	800288a <HAL_ADC_Start+0x176>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a16      	ldr	r2, [pc, #88]	@ (80028d4 <HAL_ADC_Start+0x1c0>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d002      	beq.n	8002886 <HAL_ADC_Start+0x172>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	e003      	b.n	800288e <HAL_ADC_Start+0x17a>
 8002886:	4b14      	ldr	r3, [pc, #80]	@ (80028d8 <HAL_ADC_Start+0x1c4>)
 8002888:	e001      	b.n	800288e <HAL_ADC_Start+0x17a>
 800288a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800288e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002898:	2b00      	cmp	r3, #0
 800289a:	d00f      	beq.n	80028bc <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028a0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80028a4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80028ac:	e006      	b.n	80028bc <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2200      	movs	r2, #0
 80028b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80028b6:	e001      	b.n	80028bc <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80028b8:	2302      	movs	r3, #2
 80028ba:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80028bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80028be:	4618      	mov	r0, r3
 80028c0:	3718      	adds	r7, #24
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	50000100 	.word	0x50000100
 80028cc:	50000300 	.word	0x50000300
 80028d0:	50000700 	.word	0x50000700
 80028d4:	50000500 	.word	0x50000500
 80028d8:	50000400 	.word	0x50000400

080028dc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b088      	sub	sp, #32
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80028ee:	d004      	beq.n	80028fa <HAL_ADC_PollForConversion+0x1e>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a77      	ldr	r2, [pc, #476]	@ (8002ad4 <HAL_ADC_PollForConversion+0x1f8>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d101      	bne.n	80028fe <HAL_ADC_PollForConversion+0x22>
 80028fa:	4b77      	ldr	r3, [pc, #476]	@ (8002ad8 <HAL_ADC_PollForConversion+0x1fc>)
 80028fc:	e000      	b.n	8002900 <HAL_ADC_PollForConversion+0x24>
 80028fe:	4b77      	ldr	r3, [pc, #476]	@ (8002adc <HAL_ADC_PollForConversion+0x200>)
 8002900:	4618      	mov	r0, r3
 8002902:	f7ff fc7f 	bl	8002204 <LL_ADC_GetMultimode>
 8002906:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	699b      	ldr	r3, [r3, #24]
 800290c:	2b08      	cmp	r3, #8
 800290e:	d102      	bne.n	8002916 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002910:	2308      	movs	r3, #8
 8002912:	61fb      	str	r3, [r7, #28]
 8002914:	e037      	b.n	8002986 <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d005      	beq.n	8002928 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	2b05      	cmp	r3, #5
 8002920:	d002      	beq.n	8002928 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	2b09      	cmp	r3, #9
 8002926:	d111      	bne.n	800294c <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	f003 0301 	and.w	r3, r3, #1
 8002932:	2b00      	cmp	r3, #0
 8002934:	d007      	beq.n	8002946 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800293a:	f043 0220 	orr.w	r2, r3, #32
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e0c1      	b.n	8002aca <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002946:	2304      	movs	r3, #4
 8002948:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800294a:	e01c      	b.n	8002986 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002954:	d004      	beq.n	8002960 <HAL_ADC_PollForConversion+0x84>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a5e      	ldr	r2, [pc, #376]	@ (8002ad4 <HAL_ADC_PollForConversion+0x1f8>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d101      	bne.n	8002964 <HAL_ADC_PollForConversion+0x88>
 8002960:	4b5d      	ldr	r3, [pc, #372]	@ (8002ad8 <HAL_ADC_PollForConversion+0x1fc>)
 8002962:	e000      	b.n	8002966 <HAL_ADC_PollForConversion+0x8a>
 8002964:	4b5d      	ldr	r3, [pc, #372]	@ (8002adc <HAL_ADC_PollForConversion+0x200>)
 8002966:	4618      	mov	r0, r3
 8002968:	f7ff fc5a 	bl	8002220 <LL_ADC_GetMultiDMATransfer>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d007      	beq.n	8002982 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002976:	f043 0220 	orr.w	r2, r3, #32
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e0a3      	b.n	8002aca <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002982:	2304      	movs	r3, #4
 8002984:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002986:	f7ff fa9b 	bl	8001ec0 <HAL_GetTick>
 800298a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800298c:	e021      	b.n	80029d2 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002994:	d01d      	beq.n	80029d2 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002996:	f7ff fa93 	bl	8001ec0 <HAL_GetTick>
 800299a:	4602      	mov	r2, r0
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	1ad3      	subs	r3, r2, r3
 80029a0:	683a      	ldr	r2, [r7, #0]
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d302      	bcc.n	80029ac <HAL_ADC_PollForConversion+0xd0>
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d112      	bne.n	80029d2 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	4013      	ands	r3, r2
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d10b      	bne.n	80029d2 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029be:	f043 0204 	orr.w	r2, r3, #4
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 80029ce:	2303      	movs	r3, #3
 80029d0:	e07b      	b.n	8002aca <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	4013      	ands	r3, r2
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d0d6      	beq.n	800298e <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029e4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7ff fb65 	bl	80020c0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d01c      	beq.n	8002a36 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	7f5b      	ldrb	r3, [r3, #29]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d118      	bne.n	8002a36 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 0308 	and.w	r3, r3, #8
 8002a0e:	2b08      	cmp	r3, #8
 8002a10:	d111      	bne.n	8002a36 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a16:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a22:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d105      	bne.n	8002a36 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a2e:	f043 0201 	orr.w	r2, r3, #1
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a26      	ldr	r2, [pc, #152]	@ (8002ad4 <HAL_ADC_PollForConversion+0x1f8>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d009      	beq.n	8002a54 <HAL_ADC_PollForConversion+0x178>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a26      	ldr	r2, [pc, #152]	@ (8002ae0 <HAL_ADC_PollForConversion+0x204>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d002      	beq.n	8002a50 <HAL_ADC_PollForConversion+0x174>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	e003      	b.n	8002a58 <HAL_ADC_PollForConversion+0x17c>
 8002a50:	4b24      	ldr	r3, [pc, #144]	@ (8002ae4 <HAL_ADC_PollForConversion+0x208>)
 8002a52:	e001      	b.n	8002a58 <HAL_ADC_PollForConversion+0x17c>
 8002a54:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002a58:	687a      	ldr	r2, [r7, #4]
 8002a5a:	6812      	ldr	r2, [r2, #0]
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d008      	beq.n	8002a72 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d005      	beq.n	8002a72 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	2b05      	cmp	r3, #5
 8002a6a:	d002      	beq.n	8002a72 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	2b09      	cmp	r3, #9
 8002a70:	d104      	bne.n	8002a7c <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	61bb      	str	r3, [r7, #24]
 8002a7a:	e014      	b.n	8002aa6 <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a14      	ldr	r2, [pc, #80]	@ (8002ad4 <HAL_ADC_PollForConversion+0x1f8>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d009      	beq.n	8002a9a <HAL_ADC_PollForConversion+0x1be>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a15      	ldr	r2, [pc, #84]	@ (8002ae0 <HAL_ADC_PollForConversion+0x204>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d002      	beq.n	8002a96 <HAL_ADC_PollForConversion+0x1ba>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	e003      	b.n	8002a9e <HAL_ADC_PollForConversion+0x1c2>
 8002a96:	4b13      	ldr	r3, [pc, #76]	@ (8002ae4 <HAL_ADC_PollForConversion+0x208>)
 8002a98:	e001      	b.n	8002a9e <HAL_ADC_PollForConversion+0x1c2>
 8002a9a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002a9e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	2b08      	cmp	r3, #8
 8002aaa:	d104      	bne.n	8002ab6 <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2208      	movs	r2, #8
 8002ab2:	601a      	str	r2, [r3, #0]
 8002ab4:	e008      	b.n	8002ac8 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d103      	bne.n	8002ac8 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	220c      	movs	r2, #12
 8002ac6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3720      	adds	r7, #32
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	50000100 	.word	0x50000100
 8002ad8:	50000300 	.word	0x50000300
 8002adc:	50000700 	.word	0x50000700
 8002ae0:	50000500 	.word	0x50000500
 8002ae4:	50000400 	.word	0x50000400

08002ae8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	370c      	adds	r7, #12
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
	...

08002b04 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b08a      	sub	sp, #40	@ 0x28
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b28:	d004      	beq.n	8002b34 <HAL_ADC_IRQHandler+0x30>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a8e      	ldr	r2, [pc, #568]	@ (8002d68 <HAL_ADC_IRQHandler+0x264>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d101      	bne.n	8002b38 <HAL_ADC_IRQHandler+0x34>
 8002b34:	4b8d      	ldr	r3, [pc, #564]	@ (8002d6c <HAL_ADC_IRQHandler+0x268>)
 8002b36:	e000      	b.n	8002b3a <HAL_ADC_IRQHandler+0x36>
 8002b38:	4b8d      	ldr	r3, [pc, #564]	@ (8002d70 <HAL_ADC_IRQHandler+0x26c>)
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7ff fb62 	bl	8002204 <LL_ADC_GetMultimode>
 8002b40:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	f003 0302 	and.w	r3, r3, #2
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d017      	beq.n	8002b7c <HAL_ADC_IRQHandler+0x78>
 8002b4c:	69bb      	ldr	r3, [r7, #24]
 8002b4e:	f003 0302 	and.w	r3, r3, #2
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d012      	beq.n	8002b7c <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b5a:	f003 0310 	and.w	r3, r3, #16
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d105      	bne.n	8002b6e <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b66:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	f000 ff6a 	bl	8003a48 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2202      	movs	r2, #2
 8002b7a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	f003 0304 	and.w	r3, r3, #4
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d004      	beq.n	8002b90 <HAL_ADC_IRQHandler+0x8c>
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	f003 0304 	and.w	r3, r3, #4
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d10b      	bne.n	8002ba8 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	f000 8094 	beq.w	8002cc4 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002b9c:	69bb      	ldr	r3, [r7, #24]
 8002b9e:	f003 0308 	and.w	r3, r3, #8
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	f000 808e 	beq.w	8002cc4 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bac:	f003 0310 	and.w	r3, r3, #16
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d105      	bne.n	8002bc0 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bb8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f7ff fa7b 	bl	80020c0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d072      	beq.n	8002cb6 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a64      	ldr	r2, [pc, #400]	@ (8002d68 <HAL_ADC_IRQHandler+0x264>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d009      	beq.n	8002bee <HAL_ADC_IRQHandler+0xea>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a65      	ldr	r2, [pc, #404]	@ (8002d74 <HAL_ADC_IRQHandler+0x270>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d002      	beq.n	8002bea <HAL_ADC_IRQHandler+0xe6>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	e003      	b.n	8002bf2 <HAL_ADC_IRQHandler+0xee>
 8002bea:	4b63      	ldr	r3, [pc, #396]	@ (8002d78 <HAL_ADC_IRQHandler+0x274>)
 8002bec:	e001      	b.n	8002bf2 <HAL_ADC_IRQHandler+0xee>
 8002bee:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	6812      	ldr	r2, [r2, #0]
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d008      	beq.n	8002c0c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d005      	beq.n	8002c0c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	2b05      	cmp	r3, #5
 8002c04:	d002      	beq.n	8002c0c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	2b09      	cmp	r3, #9
 8002c0a:	d104      	bne.n	8002c16 <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	68db      	ldr	r3, [r3, #12]
 8002c12:	623b      	str	r3, [r7, #32]
 8002c14:	e014      	b.n	8002c40 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a53      	ldr	r2, [pc, #332]	@ (8002d68 <HAL_ADC_IRQHandler+0x264>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d009      	beq.n	8002c34 <HAL_ADC_IRQHandler+0x130>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a53      	ldr	r2, [pc, #332]	@ (8002d74 <HAL_ADC_IRQHandler+0x270>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d002      	beq.n	8002c30 <HAL_ADC_IRQHandler+0x12c>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	e003      	b.n	8002c38 <HAL_ADC_IRQHandler+0x134>
 8002c30:	4b51      	ldr	r3, [pc, #324]	@ (8002d78 <HAL_ADC_IRQHandler+0x274>)
 8002c32:	e001      	b.n	8002c38 <HAL_ADC_IRQHandler+0x134>
 8002c34:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002c38:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	68db      	ldr	r3, [r3, #12]
 8002c3e:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002c40:	6a3b      	ldr	r3, [r7, #32]
 8002c42:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d135      	bne.n	8002cb6 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 0308 	and.w	r3, r3, #8
 8002c54:	2b08      	cmp	r3, #8
 8002c56:	d12e      	bne.n	8002cb6 <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f7ff fb76 	bl	800234e <LL_ADC_REG_IsConversionOngoing>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d11a      	bne.n	8002c9e <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	685a      	ldr	r2, [r3, #4]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f022 020c 	bic.w	r2, r2, #12
 8002c76:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c7c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d112      	bne.n	8002cb6 <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c94:	f043 0201 	orr.w	r2, r3, #1
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002c9c:	e00b      	b.n	8002cb6 <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ca2:	f043 0210 	orr.w	r2, r3, #16
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cae:	f043 0201 	orr.w	r2, r3, #1
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f000 f984 	bl	8002fc4 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	220c      	movs	r2, #12
 8002cc2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	f003 0320 	and.w	r3, r3, #32
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d004      	beq.n	8002cd8 <HAL_ADC_IRQHandler+0x1d4>
 8002cce:	69bb      	ldr	r3, [r7, #24]
 8002cd0:	f003 0320 	and.w	r3, r3, #32
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d10b      	bne.n	8002cf0 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	f000 80b3 	beq.w	8002e4a <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002ce4:	69bb      	ldr	r3, [r7, #24]
 8002ce6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	f000 80ad 	beq.w	8002e4a <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cf4:	f003 0310 	and.w	r3, r3, #16
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d105      	bne.n	8002d08 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d00:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7ff fa16 	bl	800213e <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002d12:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7ff f9d1 	bl	80020c0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002d1e:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a10      	ldr	r2, [pc, #64]	@ (8002d68 <HAL_ADC_IRQHandler+0x264>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d009      	beq.n	8002d3e <HAL_ADC_IRQHandler+0x23a>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a11      	ldr	r2, [pc, #68]	@ (8002d74 <HAL_ADC_IRQHandler+0x270>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d002      	beq.n	8002d3a <HAL_ADC_IRQHandler+0x236>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	e003      	b.n	8002d42 <HAL_ADC_IRQHandler+0x23e>
 8002d3a:	4b0f      	ldr	r3, [pc, #60]	@ (8002d78 <HAL_ADC_IRQHandler+0x274>)
 8002d3c:	e001      	b.n	8002d42 <HAL_ADC_IRQHandler+0x23e>
 8002d3e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	6812      	ldr	r2, [r2, #0]
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d008      	beq.n	8002d5c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d005      	beq.n	8002d5c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	2b06      	cmp	r3, #6
 8002d54:	d002      	beq.n	8002d5c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	2b07      	cmp	r3, #7
 8002d5a:	d10f      	bne.n	8002d7c <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	68db      	ldr	r3, [r3, #12]
 8002d62:	623b      	str	r3, [r7, #32]
 8002d64:	e01f      	b.n	8002da6 <HAL_ADC_IRQHandler+0x2a2>
 8002d66:	bf00      	nop
 8002d68:	50000100 	.word	0x50000100
 8002d6c:	50000300 	.word	0x50000300
 8002d70:	50000700 	.word	0x50000700
 8002d74:	50000500 	.word	0x50000500
 8002d78:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a8b      	ldr	r2, [pc, #556]	@ (8002fb0 <HAL_ADC_IRQHandler+0x4ac>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d009      	beq.n	8002d9a <HAL_ADC_IRQHandler+0x296>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a8a      	ldr	r2, [pc, #552]	@ (8002fb4 <HAL_ADC_IRQHandler+0x4b0>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d002      	beq.n	8002d96 <HAL_ADC_IRQHandler+0x292>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	e003      	b.n	8002d9e <HAL_ADC_IRQHandler+0x29a>
 8002d96:	4b88      	ldr	r3, [pc, #544]	@ (8002fb8 <HAL_ADC_IRQHandler+0x4b4>)
 8002d98:	e001      	b.n	8002d9e <HAL_ADC_IRQHandler+0x29a>
 8002d9a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002d9e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d047      	beq.n	8002e3c <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002dac:	6a3b      	ldr	r3, [r7, #32]
 8002dae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d007      	beq.n	8002dc6 <HAL_ADC_IRQHandler+0x2c2>
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d03f      	beq.n	8002e3c <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002dbc:	6a3b      	ldr	r3, [r7, #32]
 8002dbe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d13a      	bne.n	8002e3c <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dd0:	2b40      	cmp	r3, #64	@ 0x40
 8002dd2:	d133      	bne.n	8002e3c <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002dd4:	6a3b      	ldr	r3, [r7, #32]
 8002dd6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d12e      	bne.n	8002e3c <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4618      	mov	r0, r3
 8002de4:	f7ff fac6 	bl	8002374 <LL_ADC_INJ_IsConversionOngoing>
 8002de8:	4603      	mov	r3, r0
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d11a      	bne.n	8002e24 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	685a      	ldr	r2, [r3, #4]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002dfc:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e02:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d112      	bne.n	8002e3c <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e1a:	f043 0201 	orr.w	r2, r3, #1
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002e22:	e00b      	b.n	8002e3c <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e28:	f043 0210 	orr.w	r2, r3, #16
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e34:	f043 0201 	orr.w	r2, r3, #1
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002e3c:	6878      	ldr	r0, [r7, #4]
 8002e3e:	f000 fddb 	bl	80039f8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	2260      	movs	r2, #96	@ 0x60
 8002e48:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d011      	beq.n	8002e78 <HAL_ADC_IRQHandler+0x374>
 8002e54:	69bb      	ldr	r3, [r7, #24]
 8002e56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d00c      	beq.n	8002e78 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e62:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f000 f8b4 	bl	8002fd8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2280      	movs	r2, #128	@ 0x80
 8002e76:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d012      	beq.n	8002ea8 <HAL_ADC_IRQHandler+0x3a4>
 8002e82:	69bb      	ldr	r3, [r7, #24]
 8002e84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d00d      	beq.n	8002ea8 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e90:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	f000 fdc1 	bl	8003a20 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ea6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d012      	beq.n	8002ed8 <HAL_ADC_IRQHandler+0x3d4>
 8002eb2:	69bb      	ldr	r3, [r7, #24]
 8002eb4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d00d      	beq.n	8002ed8 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ec0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	f000 fdb3 	bl	8003a34 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ed6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	f003 0310 	and.w	r3, r3, #16
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d043      	beq.n	8002f6a <HAL_ADC_IRQHandler+0x466>
 8002ee2:	69bb      	ldr	r3, [r7, #24]
 8002ee4:	f003 0310 	and.w	r3, r3, #16
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d03e      	beq.n	8002f6a <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d102      	bne.n	8002efa <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ef8:	e021      	b.n	8002f3e <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d015      	beq.n	8002f2c <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f08:	d004      	beq.n	8002f14 <HAL_ADC_IRQHandler+0x410>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a28      	ldr	r2, [pc, #160]	@ (8002fb0 <HAL_ADC_IRQHandler+0x4ac>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d101      	bne.n	8002f18 <HAL_ADC_IRQHandler+0x414>
 8002f14:	4b29      	ldr	r3, [pc, #164]	@ (8002fbc <HAL_ADC_IRQHandler+0x4b8>)
 8002f16:	e000      	b.n	8002f1a <HAL_ADC_IRQHandler+0x416>
 8002f18:	4b29      	ldr	r3, [pc, #164]	@ (8002fc0 <HAL_ADC_IRQHandler+0x4bc>)
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f7ff f980 	bl	8002220 <LL_ADC_GetMultiDMATransfer>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d00b      	beq.n	8002f3e <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8002f26:	2301      	movs	r3, #1
 8002f28:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f2a:	e008      	b.n	8002f3e <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	68db      	ldr	r3, [r3, #12]
 8002f32:	f003 0301 	and.w	r3, r3, #1
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d001      	beq.n	8002f3e <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d10e      	bne.n	8002f62 <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f48:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f54:	f043 0202 	orr.w	r2, r3, #2
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	f000 f845 	bl	8002fec <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	2210      	movs	r2, #16
 8002f68:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d018      	beq.n	8002fa6 <HAL_ADC_IRQHandler+0x4a2>
 8002f74:	69bb      	ldr	r3, [r7, #24]
 8002f76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d013      	beq.n	8002fa6 <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f82:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f8e:	f043 0208 	orr.w	r2, r3, #8
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f9e:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f000 fd33 	bl	8003a0c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002fa6:	bf00      	nop
 8002fa8:	3728      	adds	r7, #40	@ 0x28
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	50000100 	.word	0x50000100
 8002fb4:	50000500 	.word	0x50000500
 8002fb8:	50000400 	.word	0x50000400
 8002fbc:	50000300 	.word	0x50000300
 8002fc0:	50000700 	.word	0x50000700

08002fc4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b083      	sub	sp, #12
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002fcc:	bf00      	nop
 8002fce:	370c      	adds	r7, #12
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr

08002fd8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b083      	sub	sp, #12
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002fe0:	bf00      	nop
 8002fe2:	370c      	adds	r7, #12
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr

08002fec <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002ff4:	bf00      	nop
 8002ff6:	370c      	adds	r7, #12
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr

08003000 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b0b6      	sub	sp, #216	@ 0xd8
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800300a:	2300      	movs	r3, #0
 800300c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003010:	2300      	movs	r3, #0
 8003012:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800301a:	2b01      	cmp	r3, #1
 800301c:	d102      	bne.n	8003024 <HAL_ADC_ConfigChannel+0x24>
 800301e:	2302      	movs	r3, #2
 8003020:	f000 bc13 	b.w	800384a <HAL_ADC_ConfigChannel+0x84a>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2201      	movs	r2, #1
 8003028:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4618      	mov	r0, r3
 8003032:	f7ff f98c 	bl	800234e <LL_ADC_REG_IsConversionOngoing>
 8003036:	4603      	mov	r3, r0
 8003038:	2b00      	cmp	r3, #0
 800303a:	f040 83f3 	bne.w	8003824 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6818      	ldr	r0, [r3, #0]
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	6859      	ldr	r1, [r3, #4]
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	461a      	mov	r2, r3
 800304c:	f7ff f84b 	bl	80020e6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4618      	mov	r0, r3
 8003056:	f7ff f97a 	bl	800234e <LL_ADC_REG_IsConversionOngoing>
 800305a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4618      	mov	r0, r3
 8003064:	f7ff f986 	bl	8002374 <LL_ADC_INJ_IsConversionOngoing>
 8003068:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800306c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003070:	2b00      	cmp	r3, #0
 8003072:	f040 81d9 	bne.w	8003428 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003076:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800307a:	2b00      	cmp	r3, #0
 800307c:	f040 81d4 	bne.w	8003428 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003088:	d10f      	bne.n	80030aa <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6818      	ldr	r0, [r3, #0]
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	2200      	movs	r2, #0
 8003094:	4619      	mov	r1, r3
 8003096:	f7ff f865 	bl	8002164 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7fe fff9 	bl	800209a <LL_ADC_SetSamplingTimeCommonConfig>
 80030a8:	e00e      	b.n	80030c8 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6818      	ldr	r0, [r3, #0]
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	6819      	ldr	r1, [r3, #0]
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	461a      	mov	r2, r3
 80030b8:	f7ff f854 	bl	8002164 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2100      	movs	r1, #0
 80030c2:	4618      	mov	r0, r3
 80030c4:	f7fe ffe9 	bl	800209a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	695a      	ldr	r2, [r3, #20]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	08db      	lsrs	r3, r3, #3
 80030d4:	f003 0303 	and.w	r3, r3, #3
 80030d8:	005b      	lsls	r3, r3, #1
 80030da:	fa02 f303 	lsl.w	r3, r2, r3
 80030de:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	691b      	ldr	r3, [r3, #16]
 80030e6:	2b04      	cmp	r3, #4
 80030e8:	d022      	beq.n	8003130 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6818      	ldr	r0, [r3, #0]
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	6919      	ldr	r1, [r3, #16]
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80030fa:	f7fe ff43 	bl	8001f84 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6818      	ldr	r0, [r3, #0]
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	6919      	ldr	r1, [r3, #16]
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	699b      	ldr	r3, [r3, #24]
 800310a:	461a      	mov	r2, r3
 800310c:	f7fe ff8f 	bl	800202e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6818      	ldr	r0, [r3, #0]
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800311c:	2b01      	cmp	r3, #1
 800311e:	d102      	bne.n	8003126 <HAL_ADC_ConfigChannel+0x126>
 8003120:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003124:	e000      	b.n	8003128 <HAL_ADC_ConfigChannel+0x128>
 8003126:	2300      	movs	r3, #0
 8003128:	461a      	mov	r2, r3
 800312a:	f7fe ff9b 	bl	8002064 <LL_ADC_SetOffsetSaturation>
 800312e:	e17b      	b.n	8003428 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	2100      	movs	r1, #0
 8003136:	4618      	mov	r0, r3
 8003138:	f7fe ff48 	bl	8001fcc <LL_ADC_GetOffsetChannel>
 800313c:	4603      	mov	r3, r0
 800313e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003142:	2b00      	cmp	r3, #0
 8003144:	d10a      	bne.n	800315c <HAL_ADC_ConfigChannel+0x15c>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	2100      	movs	r1, #0
 800314c:	4618      	mov	r0, r3
 800314e:	f7fe ff3d 	bl	8001fcc <LL_ADC_GetOffsetChannel>
 8003152:	4603      	mov	r3, r0
 8003154:	0e9b      	lsrs	r3, r3, #26
 8003156:	f003 021f 	and.w	r2, r3, #31
 800315a:	e01e      	b.n	800319a <HAL_ADC_ConfigChannel+0x19a>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2100      	movs	r1, #0
 8003162:	4618      	mov	r0, r3
 8003164:	f7fe ff32 	bl	8001fcc <LL_ADC_GetOffsetChannel>
 8003168:	4603      	mov	r3, r0
 800316a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800316e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003172:	fa93 f3a3 	rbit	r3, r3
 8003176:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800317a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800317e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003182:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d101      	bne.n	800318e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800318a:	2320      	movs	r3, #32
 800318c:	e004      	b.n	8003198 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800318e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003192:	fab3 f383 	clz	r3, r3
 8003196:	b2db      	uxtb	r3, r3
 8003198:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d105      	bne.n	80031b2 <HAL_ADC_ConfigChannel+0x1b2>
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	0e9b      	lsrs	r3, r3, #26
 80031ac:	f003 031f 	and.w	r3, r3, #31
 80031b0:	e018      	b.n	80031e4 <HAL_ADC_ConfigChannel+0x1e4>
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80031be:	fa93 f3a3 	rbit	r3, r3
 80031c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80031c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80031ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80031ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d101      	bne.n	80031da <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80031d6:	2320      	movs	r3, #32
 80031d8:	e004      	b.n	80031e4 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80031da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80031de:	fab3 f383 	clz	r3, r3
 80031e2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d106      	bne.n	80031f6 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	2200      	movs	r2, #0
 80031ee:	2100      	movs	r1, #0
 80031f0:	4618      	mov	r0, r3
 80031f2:	f7fe ff01 	bl	8001ff8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	2101      	movs	r1, #1
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7fe fee5 	bl	8001fcc <LL_ADC_GetOffsetChannel>
 8003202:	4603      	mov	r3, r0
 8003204:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003208:	2b00      	cmp	r3, #0
 800320a:	d10a      	bne.n	8003222 <HAL_ADC_ConfigChannel+0x222>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	2101      	movs	r1, #1
 8003212:	4618      	mov	r0, r3
 8003214:	f7fe feda 	bl	8001fcc <LL_ADC_GetOffsetChannel>
 8003218:	4603      	mov	r3, r0
 800321a:	0e9b      	lsrs	r3, r3, #26
 800321c:	f003 021f 	and.w	r2, r3, #31
 8003220:	e01e      	b.n	8003260 <HAL_ADC_ConfigChannel+0x260>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	2101      	movs	r1, #1
 8003228:	4618      	mov	r0, r3
 800322a:	f7fe fecf 	bl	8001fcc <LL_ADC_GetOffsetChannel>
 800322e:	4603      	mov	r3, r0
 8003230:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003234:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003238:	fa93 f3a3 	rbit	r3, r3
 800323c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003240:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003244:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003248:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800324c:	2b00      	cmp	r3, #0
 800324e:	d101      	bne.n	8003254 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003250:	2320      	movs	r3, #32
 8003252:	e004      	b.n	800325e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003254:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003258:	fab3 f383 	clz	r3, r3
 800325c:	b2db      	uxtb	r3, r3
 800325e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003268:	2b00      	cmp	r3, #0
 800326a:	d105      	bne.n	8003278 <HAL_ADC_ConfigChannel+0x278>
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	0e9b      	lsrs	r3, r3, #26
 8003272:	f003 031f 	and.w	r3, r3, #31
 8003276:	e018      	b.n	80032aa <HAL_ADC_ConfigChannel+0x2aa>
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003280:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003284:	fa93 f3a3 	rbit	r3, r3
 8003288:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800328c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003290:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003294:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003298:	2b00      	cmp	r3, #0
 800329a:	d101      	bne.n	80032a0 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800329c:	2320      	movs	r3, #32
 800329e:	e004      	b.n	80032aa <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80032a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80032a4:	fab3 f383 	clz	r3, r3
 80032a8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d106      	bne.n	80032bc <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2200      	movs	r2, #0
 80032b4:	2101      	movs	r1, #1
 80032b6:	4618      	mov	r0, r3
 80032b8:	f7fe fe9e 	bl	8001ff8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	2102      	movs	r1, #2
 80032c2:	4618      	mov	r0, r3
 80032c4:	f7fe fe82 	bl	8001fcc <LL_ADC_GetOffsetChannel>
 80032c8:	4603      	mov	r3, r0
 80032ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d10a      	bne.n	80032e8 <HAL_ADC_ConfigChannel+0x2e8>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	2102      	movs	r1, #2
 80032d8:	4618      	mov	r0, r3
 80032da:	f7fe fe77 	bl	8001fcc <LL_ADC_GetOffsetChannel>
 80032de:	4603      	mov	r3, r0
 80032e0:	0e9b      	lsrs	r3, r3, #26
 80032e2:	f003 021f 	and.w	r2, r3, #31
 80032e6:	e01e      	b.n	8003326 <HAL_ADC_ConfigChannel+0x326>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2102      	movs	r1, #2
 80032ee:	4618      	mov	r0, r3
 80032f0:	f7fe fe6c 	bl	8001fcc <LL_ADC_GetOffsetChannel>
 80032f4:	4603      	mov	r3, r0
 80032f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032fe:	fa93 f3a3 	rbit	r3, r3
 8003302:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003306:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800330a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800330e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003312:	2b00      	cmp	r3, #0
 8003314:	d101      	bne.n	800331a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003316:	2320      	movs	r3, #32
 8003318:	e004      	b.n	8003324 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800331a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800331e:	fab3 f383 	clz	r3, r3
 8003322:	b2db      	uxtb	r3, r3
 8003324:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800332e:	2b00      	cmp	r3, #0
 8003330:	d105      	bne.n	800333e <HAL_ADC_ConfigChannel+0x33e>
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	0e9b      	lsrs	r3, r3, #26
 8003338:	f003 031f 	and.w	r3, r3, #31
 800333c:	e016      	b.n	800336c <HAL_ADC_ConfigChannel+0x36c>
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003346:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800334a:	fa93 f3a3 	rbit	r3, r3
 800334e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003350:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003352:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003356:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800335e:	2320      	movs	r3, #32
 8003360:	e004      	b.n	800336c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003362:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003366:	fab3 f383 	clz	r3, r3
 800336a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800336c:	429a      	cmp	r2, r3
 800336e:	d106      	bne.n	800337e <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	2200      	movs	r2, #0
 8003376:	2102      	movs	r1, #2
 8003378:	4618      	mov	r0, r3
 800337a:	f7fe fe3d 	bl	8001ff8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	2103      	movs	r1, #3
 8003384:	4618      	mov	r0, r3
 8003386:	f7fe fe21 	bl	8001fcc <LL_ADC_GetOffsetChannel>
 800338a:	4603      	mov	r3, r0
 800338c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003390:	2b00      	cmp	r3, #0
 8003392:	d10a      	bne.n	80033aa <HAL_ADC_ConfigChannel+0x3aa>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2103      	movs	r1, #3
 800339a:	4618      	mov	r0, r3
 800339c:	f7fe fe16 	bl	8001fcc <LL_ADC_GetOffsetChannel>
 80033a0:	4603      	mov	r3, r0
 80033a2:	0e9b      	lsrs	r3, r3, #26
 80033a4:	f003 021f 	and.w	r2, r3, #31
 80033a8:	e017      	b.n	80033da <HAL_ADC_ConfigChannel+0x3da>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	2103      	movs	r1, #3
 80033b0:	4618      	mov	r0, r3
 80033b2:	f7fe fe0b 	bl	8001fcc <LL_ADC_GetOffsetChannel>
 80033b6:	4603      	mov	r3, r0
 80033b8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033bc:	fa93 f3a3 	rbit	r3, r3
 80033c0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80033c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80033c4:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80033c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d101      	bne.n	80033d0 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80033cc:	2320      	movs	r3, #32
 80033ce:	e003      	b.n	80033d8 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80033d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80033d2:	fab3 f383 	clz	r3, r3
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d105      	bne.n	80033f2 <HAL_ADC_ConfigChannel+0x3f2>
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	0e9b      	lsrs	r3, r3, #26
 80033ec:	f003 031f 	and.w	r3, r3, #31
 80033f0:	e011      	b.n	8003416 <HAL_ADC_ConfigChannel+0x416>
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80033fa:	fa93 f3a3 	rbit	r3, r3
 80033fe:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003400:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003402:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003404:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003406:	2b00      	cmp	r3, #0
 8003408:	d101      	bne.n	800340e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800340a:	2320      	movs	r3, #32
 800340c:	e003      	b.n	8003416 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800340e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003410:	fab3 f383 	clz	r3, r3
 8003414:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003416:	429a      	cmp	r2, r3
 8003418:	d106      	bne.n	8003428 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	2200      	movs	r2, #0
 8003420:	2103      	movs	r1, #3
 8003422:	4618      	mov	r0, r3
 8003424:	f7fe fde8 	bl	8001ff8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4618      	mov	r0, r3
 800342e:	f7fe ff67 	bl	8002300 <LL_ADC_IsEnabled>
 8003432:	4603      	mov	r3, r0
 8003434:	2b00      	cmp	r3, #0
 8003436:	f040 813d 	bne.w	80036b4 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6818      	ldr	r0, [r3, #0]
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	6819      	ldr	r1, [r3, #0]
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	461a      	mov	r2, r3
 8003448:	f7fe feb8 	bl	80021bc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	4aa2      	ldr	r2, [pc, #648]	@ (80036dc <HAL_ADC_ConfigChannel+0x6dc>)
 8003452:	4293      	cmp	r3, r2
 8003454:	f040 812e 	bne.w	80036b4 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003464:	2b00      	cmp	r3, #0
 8003466:	d10b      	bne.n	8003480 <HAL_ADC_ConfigChannel+0x480>
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	0e9b      	lsrs	r3, r3, #26
 800346e:	3301      	adds	r3, #1
 8003470:	f003 031f 	and.w	r3, r3, #31
 8003474:	2b09      	cmp	r3, #9
 8003476:	bf94      	ite	ls
 8003478:	2301      	movls	r3, #1
 800347a:	2300      	movhi	r3, #0
 800347c:	b2db      	uxtb	r3, r3
 800347e:	e019      	b.n	80034b4 <HAL_ADC_ConfigChannel+0x4b4>
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003486:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003488:	fa93 f3a3 	rbit	r3, r3
 800348c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800348e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003490:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003492:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003494:	2b00      	cmp	r3, #0
 8003496:	d101      	bne.n	800349c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003498:	2320      	movs	r3, #32
 800349a:	e003      	b.n	80034a4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800349c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800349e:	fab3 f383 	clz	r3, r3
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	3301      	adds	r3, #1
 80034a6:	f003 031f 	and.w	r3, r3, #31
 80034aa:	2b09      	cmp	r3, #9
 80034ac:	bf94      	ite	ls
 80034ae:	2301      	movls	r3, #1
 80034b0:	2300      	movhi	r3, #0
 80034b2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d079      	beq.n	80035ac <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d107      	bne.n	80034d4 <HAL_ADC_ConfigChannel+0x4d4>
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	0e9b      	lsrs	r3, r3, #26
 80034ca:	3301      	adds	r3, #1
 80034cc:	069b      	lsls	r3, r3, #26
 80034ce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80034d2:	e015      	b.n	8003500 <HAL_ADC_ConfigChannel+0x500>
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80034dc:	fa93 f3a3 	rbit	r3, r3
 80034e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80034e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80034e4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80034e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d101      	bne.n	80034f0 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80034ec:	2320      	movs	r3, #32
 80034ee:	e003      	b.n	80034f8 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80034f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034f2:	fab3 f383 	clz	r3, r3
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	3301      	adds	r3, #1
 80034fa:	069b      	lsls	r3, r3, #26
 80034fc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003508:	2b00      	cmp	r3, #0
 800350a:	d109      	bne.n	8003520 <HAL_ADC_ConfigChannel+0x520>
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	0e9b      	lsrs	r3, r3, #26
 8003512:	3301      	adds	r3, #1
 8003514:	f003 031f 	and.w	r3, r3, #31
 8003518:	2101      	movs	r1, #1
 800351a:	fa01 f303 	lsl.w	r3, r1, r3
 800351e:	e017      	b.n	8003550 <HAL_ADC_ConfigChannel+0x550>
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003526:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003528:	fa93 f3a3 	rbit	r3, r3
 800352c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800352e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003530:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003532:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003534:	2b00      	cmp	r3, #0
 8003536:	d101      	bne.n	800353c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003538:	2320      	movs	r3, #32
 800353a:	e003      	b.n	8003544 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800353c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800353e:	fab3 f383 	clz	r3, r3
 8003542:	b2db      	uxtb	r3, r3
 8003544:	3301      	adds	r3, #1
 8003546:	f003 031f 	and.w	r3, r3, #31
 800354a:	2101      	movs	r1, #1
 800354c:	fa01 f303 	lsl.w	r3, r1, r3
 8003550:	ea42 0103 	orr.w	r1, r2, r3
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800355c:	2b00      	cmp	r3, #0
 800355e:	d10a      	bne.n	8003576 <HAL_ADC_ConfigChannel+0x576>
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	0e9b      	lsrs	r3, r3, #26
 8003566:	3301      	adds	r3, #1
 8003568:	f003 021f 	and.w	r2, r3, #31
 800356c:	4613      	mov	r3, r2
 800356e:	005b      	lsls	r3, r3, #1
 8003570:	4413      	add	r3, r2
 8003572:	051b      	lsls	r3, r3, #20
 8003574:	e018      	b.n	80035a8 <HAL_ADC_ConfigChannel+0x5a8>
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800357c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800357e:	fa93 f3a3 	rbit	r3, r3
 8003582:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003586:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003588:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800358a:	2b00      	cmp	r3, #0
 800358c:	d101      	bne.n	8003592 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800358e:	2320      	movs	r3, #32
 8003590:	e003      	b.n	800359a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8003592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003594:	fab3 f383 	clz	r3, r3
 8003598:	b2db      	uxtb	r3, r3
 800359a:	3301      	adds	r3, #1
 800359c:	f003 021f 	and.w	r2, r3, #31
 80035a0:	4613      	mov	r3, r2
 80035a2:	005b      	lsls	r3, r3, #1
 80035a4:	4413      	add	r3, r2
 80035a6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035a8:	430b      	orrs	r3, r1
 80035aa:	e07e      	b.n	80036aa <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d107      	bne.n	80035c8 <HAL_ADC_ConfigChannel+0x5c8>
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	0e9b      	lsrs	r3, r3, #26
 80035be:	3301      	adds	r3, #1
 80035c0:	069b      	lsls	r3, r3, #26
 80035c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80035c6:	e015      	b.n	80035f4 <HAL_ADC_ConfigChannel+0x5f4>
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035d0:	fa93 f3a3 	rbit	r3, r3
 80035d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80035d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035d8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80035da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d101      	bne.n	80035e4 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80035e0:	2320      	movs	r3, #32
 80035e2:	e003      	b.n	80035ec <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80035e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035e6:	fab3 f383 	clz	r3, r3
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	3301      	adds	r3, #1
 80035ee:	069b      	lsls	r3, r3, #26
 80035f0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d109      	bne.n	8003614 <HAL_ADC_ConfigChannel+0x614>
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	0e9b      	lsrs	r3, r3, #26
 8003606:	3301      	adds	r3, #1
 8003608:	f003 031f 	and.w	r3, r3, #31
 800360c:	2101      	movs	r1, #1
 800360e:	fa01 f303 	lsl.w	r3, r1, r3
 8003612:	e017      	b.n	8003644 <HAL_ADC_ConfigChannel+0x644>
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800361a:	6a3b      	ldr	r3, [r7, #32]
 800361c:	fa93 f3a3 	rbit	r3, r3
 8003620:	61fb      	str	r3, [r7, #28]
  return result;
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003628:	2b00      	cmp	r3, #0
 800362a:	d101      	bne.n	8003630 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800362c:	2320      	movs	r3, #32
 800362e:	e003      	b.n	8003638 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003632:	fab3 f383 	clz	r3, r3
 8003636:	b2db      	uxtb	r3, r3
 8003638:	3301      	adds	r3, #1
 800363a:	f003 031f 	and.w	r3, r3, #31
 800363e:	2101      	movs	r1, #1
 8003640:	fa01 f303 	lsl.w	r3, r1, r3
 8003644:	ea42 0103 	orr.w	r1, r2, r3
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003650:	2b00      	cmp	r3, #0
 8003652:	d10d      	bne.n	8003670 <HAL_ADC_ConfigChannel+0x670>
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	0e9b      	lsrs	r3, r3, #26
 800365a:	3301      	adds	r3, #1
 800365c:	f003 021f 	and.w	r2, r3, #31
 8003660:	4613      	mov	r3, r2
 8003662:	005b      	lsls	r3, r3, #1
 8003664:	4413      	add	r3, r2
 8003666:	3b1e      	subs	r3, #30
 8003668:	051b      	lsls	r3, r3, #20
 800366a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800366e:	e01b      	b.n	80036a8 <HAL_ADC_ConfigChannel+0x6a8>
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	fa93 f3a3 	rbit	r3, r3
 800367c:	613b      	str	r3, [r7, #16]
  return result;
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003682:	69bb      	ldr	r3, [r7, #24]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d101      	bne.n	800368c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003688:	2320      	movs	r3, #32
 800368a:	e003      	b.n	8003694 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800368c:	69bb      	ldr	r3, [r7, #24]
 800368e:	fab3 f383 	clz	r3, r3
 8003692:	b2db      	uxtb	r3, r3
 8003694:	3301      	adds	r3, #1
 8003696:	f003 021f 	and.w	r2, r3, #31
 800369a:	4613      	mov	r3, r2
 800369c:	005b      	lsls	r3, r3, #1
 800369e:	4413      	add	r3, r2
 80036a0:	3b1e      	subs	r3, #30
 80036a2:	051b      	lsls	r3, r3, #20
 80036a4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036a8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80036aa:	683a      	ldr	r2, [r7, #0]
 80036ac:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036ae:	4619      	mov	r1, r3
 80036b0:	f7fe fd58 	bl	8002164 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	4b09      	ldr	r3, [pc, #36]	@ (80036e0 <HAL_ADC_ConfigChannel+0x6e0>)
 80036ba:	4013      	ands	r3, r2
 80036bc:	2b00      	cmp	r3, #0
 80036be:	f000 80be 	beq.w	800383e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036ca:	d004      	beq.n	80036d6 <HAL_ADC_ConfigChannel+0x6d6>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a04      	ldr	r2, [pc, #16]	@ (80036e4 <HAL_ADC_ConfigChannel+0x6e4>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d10a      	bne.n	80036ec <HAL_ADC_ConfigChannel+0x6ec>
 80036d6:	4b04      	ldr	r3, [pc, #16]	@ (80036e8 <HAL_ADC_ConfigChannel+0x6e8>)
 80036d8:	e009      	b.n	80036ee <HAL_ADC_ConfigChannel+0x6ee>
 80036da:	bf00      	nop
 80036dc:	407f0000 	.word	0x407f0000
 80036e0:	80080000 	.word	0x80080000
 80036e4:	50000100 	.word	0x50000100
 80036e8:	50000300 	.word	0x50000300
 80036ec:	4b59      	ldr	r3, [pc, #356]	@ (8003854 <HAL_ADC_ConfigChannel+0x854>)
 80036ee:	4618      	mov	r0, r3
 80036f0:	f7fe fc3a 	bl	8001f68 <LL_ADC_GetCommonPathInternalCh>
 80036f4:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a56      	ldr	r2, [pc, #344]	@ (8003858 <HAL_ADC_ConfigChannel+0x858>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d004      	beq.n	800370c <HAL_ADC_ConfigChannel+0x70c>
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a55      	ldr	r2, [pc, #340]	@ (800385c <HAL_ADC_ConfigChannel+0x85c>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d13a      	bne.n	8003782 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800370c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003710:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d134      	bne.n	8003782 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003720:	d005      	beq.n	800372e <HAL_ADC_ConfigChannel+0x72e>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a4e      	ldr	r2, [pc, #312]	@ (8003860 <HAL_ADC_ConfigChannel+0x860>)
 8003728:	4293      	cmp	r3, r2
 800372a:	f040 8085 	bne.w	8003838 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003736:	d004      	beq.n	8003742 <HAL_ADC_ConfigChannel+0x742>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a49      	ldr	r2, [pc, #292]	@ (8003864 <HAL_ADC_ConfigChannel+0x864>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d101      	bne.n	8003746 <HAL_ADC_ConfigChannel+0x746>
 8003742:	4a49      	ldr	r2, [pc, #292]	@ (8003868 <HAL_ADC_ConfigChannel+0x868>)
 8003744:	e000      	b.n	8003748 <HAL_ADC_ConfigChannel+0x748>
 8003746:	4a43      	ldr	r2, [pc, #268]	@ (8003854 <HAL_ADC_ConfigChannel+0x854>)
 8003748:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800374c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003750:	4619      	mov	r1, r3
 8003752:	4610      	mov	r0, r2
 8003754:	f7fe fbf5 	bl	8001f42 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003758:	4b44      	ldr	r3, [pc, #272]	@ (800386c <HAL_ADC_ConfigChannel+0x86c>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	099b      	lsrs	r3, r3, #6
 800375e:	4a44      	ldr	r2, [pc, #272]	@ (8003870 <HAL_ADC_ConfigChannel+0x870>)
 8003760:	fba2 2303 	umull	r2, r3, r2, r3
 8003764:	099b      	lsrs	r3, r3, #6
 8003766:	1c5a      	adds	r2, r3, #1
 8003768:	4613      	mov	r3, r2
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	4413      	add	r3, r2
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003772:	e002      	b.n	800377a <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	3b01      	subs	r3, #1
 8003778:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d1f9      	bne.n	8003774 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003780:	e05a      	b.n	8003838 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a3b      	ldr	r2, [pc, #236]	@ (8003874 <HAL_ADC_ConfigChannel+0x874>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d125      	bne.n	80037d8 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800378c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003790:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003794:	2b00      	cmp	r3, #0
 8003796:	d11f      	bne.n	80037d8 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a31      	ldr	r2, [pc, #196]	@ (8003864 <HAL_ADC_ConfigChannel+0x864>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d104      	bne.n	80037ac <HAL_ADC_ConfigChannel+0x7ac>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a34      	ldr	r2, [pc, #208]	@ (8003878 <HAL_ADC_ConfigChannel+0x878>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d047      	beq.n	800383c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037b4:	d004      	beq.n	80037c0 <HAL_ADC_ConfigChannel+0x7c0>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a2a      	ldr	r2, [pc, #168]	@ (8003864 <HAL_ADC_ConfigChannel+0x864>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d101      	bne.n	80037c4 <HAL_ADC_ConfigChannel+0x7c4>
 80037c0:	4a29      	ldr	r2, [pc, #164]	@ (8003868 <HAL_ADC_ConfigChannel+0x868>)
 80037c2:	e000      	b.n	80037c6 <HAL_ADC_ConfigChannel+0x7c6>
 80037c4:	4a23      	ldr	r2, [pc, #140]	@ (8003854 <HAL_ADC_ConfigChannel+0x854>)
 80037c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037ce:	4619      	mov	r1, r3
 80037d0:	4610      	mov	r0, r2
 80037d2:	f7fe fbb6 	bl	8001f42 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80037d6:	e031      	b.n	800383c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a27      	ldr	r2, [pc, #156]	@ (800387c <HAL_ADC_ConfigChannel+0x87c>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d12d      	bne.n	800383e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80037e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d127      	bne.n	800383e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a1c      	ldr	r2, [pc, #112]	@ (8003864 <HAL_ADC_ConfigChannel+0x864>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d022      	beq.n	800383e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003800:	d004      	beq.n	800380c <HAL_ADC_ConfigChannel+0x80c>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a17      	ldr	r2, [pc, #92]	@ (8003864 <HAL_ADC_ConfigChannel+0x864>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d101      	bne.n	8003810 <HAL_ADC_ConfigChannel+0x810>
 800380c:	4a16      	ldr	r2, [pc, #88]	@ (8003868 <HAL_ADC_ConfigChannel+0x868>)
 800380e:	e000      	b.n	8003812 <HAL_ADC_ConfigChannel+0x812>
 8003810:	4a10      	ldr	r2, [pc, #64]	@ (8003854 <HAL_ADC_ConfigChannel+0x854>)
 8003812:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003816:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800381a:	4619      	mov	r1, r3
 800381c:	4610      	mov	r0, r2
 800381e:	f7fe fb90 	bl	8001f42 <LL_ADC_SetCommonPathInternalCh>
 8003822:	e00c      	b.n	800383e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003828:	f043 0220 	orr.w	r2, r3, #32
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003836:	e002      	b.n	800383e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003838:	bf00      	nop
 800383a:	e000      	b.n	800383e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800383c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003846:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800384a:	4618      	mov	r0, r3
 800384c:	37d8      	adds	r7, #216	@ 0xd8
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}
 8003852:	bf00      	nop
 8003854:	50000700 	.word	0x50000700
 8003858:	c3210000 	.word	0xc3210000
 800385c:	90c00010 	.word	0x90c00010
 8003860:	50000600 	.word	0x50000600
 8003864:	50000100 	.word	0x50000100
 8003868:	50000300 	.word	0x50000300
 800386c:	20000000 	.word	0x20000000
 8003870:	053e2d63 	.word	0x053e2d63
 8003874:	c7520000 	.word	0xc7520000
 8003878:	50000500 	.word	0x50000500
 800387c:	cb840000 	.word	0xcb840000

08003880 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003888:	2300      	movs	r3, #0
 800388a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4618      	mov	r0, r3
 8003892:	f7fe fd35 	bl	8002300 <LL_ADC_IsEnabled>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d176      	bne.n	800398a <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	689a      	ldr	r2, [r3, #8]
 80038a2:	4b3c      	ldr	r3, [pc, #240]	@ (8003994 <ADC_Enable+0x114>)
 80038a4:	4013      	ands	r3, r2
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d00d      	beq.n	80038c6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ae:	f043 0210 	orr.w	r2, r3, #16
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038ba:	f043 0201 	orr.w	r2, r3, #1
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e062      	b.n	800398c <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7fe fd04 	bl	80022d8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038d8:	d004      	beq.n	80038e4 <ADC_Enable+0x64>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a2e      	ldr	r2, [pc, #184]	@ (8003998 <ADC_Enable+0x118>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d101      	bne.n	80038e8 <ADC_Enable+0x68>
 80038e4:	4b2d      	ldr	r3, [pc, #180]	@ (800399c <ADC_Enable+0x11c>)
 80038e6:	e000      	b.n	80038ea <ADC_Enable+0x6a>
 80038e8:	4b2d      	ldr	r3, [pc, #180]	@ (80039a0 <ADC_Enable+0x120>)
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7fe fb3c 	bl	8001f68 <LL_ADC_GetCommonPathInternalCh>
 80038f0:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80038f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d013      	beq.n	8003922 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80038fa:	4b2a      	ldr	r3, [pc, #168]	@ (80039a4 <ADC_Enable+0x124>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	099b      	lsrs	r3, r3, #6
 8003900:	4a29      	ldr	r2, [pc, #164]	@ (80039a8 <ADC_Enable+0x128>)
 8003902:	fba2 2303 	umull	r2, r3, r2, r3
 8003906:	099b      	lsrs	r3, r3, #6
 8003908:	1c5a      	adds	r2, r3, #1
 800390a:	4613      	mov	r3, r2
 800390c:	005b      	lsls	r3, r3, #1
 800390e:	4413      	add	r3, r2
 8003910:	009b      	lsls	r3, r3, #2
 8003912:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003914:	e002      	b.n	800391c <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	3b01      	subs	r3, #1
 800391a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d1f9      	bne.n	8003916 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003922:	f7fe facd 	bl	8001ec0 <HAL_GetTick>
 8003926:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003928:	e028      	b.n	800397c <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4618      	mov	r0, r3
 8003930:	f7fe fce6 	bl	8002300 <LL_ADC_IsEnabled>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d104      	bne.n	8003944 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4618      	mov	r0, r3
 8003940:	f7fe fcca 	bl	80022d8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003944:	f7fe fabc 	bl	8001ec0 <HAL_GetTick>
 8003948:	4602      	mov	r2, r0
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	2b02      	cmp	r3, #2
 8003950:	d914      	bls.n	800397c <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0301 	and.w	r3, r3, #1
 800395c:	2b01      	cmp	r3, #1
 800395e:	d00d      	beq.n	800397c <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003964:	f043 0210 	orr.w	r2, r3, #16
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003970:	f043 0201 	orr.w	r2, r3, #1
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e007      	b.n	800398c <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0301 	and.w	r3, r3, #1
 8003986:	2b01      	cmp	r3, #1
 8003988:	d1cf      	bne.n	800392a <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800398a:	2300      	movs	r3, #0
}
 800398c:	4618      	mov	r0, r3
 800398e:	3710      	adds	r7, #16
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}
 8003994:	8000003f 	.word	0x8000003f
 8003998:	50000100 	.word	0x50000100
 800399c:	50000300 	.word	0x50000300
 80039a0:	50000700 	.word	0x50000700
 80039a4:	20000000 	.word	0x20000000
 80039a8:	053e2d63 	.word	0x053e2d63

080039ac <LL_ADC_IsEnabled>:
{
 80039ac:	b480      	push	{r7}
 80039ae:	b083      	sub	sp, #12
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	f003 0301 	and.w	r3, r3, #1
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d101      	bne.n	80039c4 <LL_ADC_IsEnabled+0x18>
 80039c0:	2301      	movs	r3, #1
 80039c2:	e000      	b.n	80039c6 <LL_ADC_IsEnabled+0x1a>
 80039c4:	2300      	movs	r3, #0
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	370c      	adds	r7, #12
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr

080039d2 <LL_ADC_REG_IsConversionOngoing>:
{
 80039d2:	b480      	push	{r7}
 80039d4:	b083      	sub	sp, #12
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	f003 0304 	and.w	r3, r3, #4
 80039e2:	2b04      	cmp	r3, #4
 80039e4:	d101      	bne.n	80039ea <LL_ADC_REG_IsConversionOngoing+0x18>
 80039e6:	2301      	movs	r3, #1
 80039e8:	e000      	b.n	80039ec <LL_ADC_REG_IsConversionOngoing+0x1a>
 80039ea:	2300      	movs	r3, #0
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	370c      	adds	r7, #12
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr

080039f8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b083      	sub	sp, #12
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003a00:	bf00      	nop
 8003a02:	370c      	adds	r7, #12
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr

08003a0c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003a14:	bf00      	nop
 8003a16:	370c      	adds	r7, #12
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr

08003a20 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003a28:	bf00      	nop
 8003a2a:	370c      	adds	r7, #12
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr

08003a34 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b083      	sub	sp, #12
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003a3c:	bf00      	nop
 8003a3e:	370c      	adds	r7, #12
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr

08003a48 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b083      	sub	sp, #12
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003a50:	bf00      	nop
 8003a52:	370c      	adds	r7, #12
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr

08003a5c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003a5c:	b590      	push	{r4, r7, lr}
 8003a5e:	b0a1      	sub	sp, #132	@ 0x84
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
 8003a64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a66:	2300      	movs	r3, #0
 8003a68:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d101      	bne.n	8003a7a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003a76:	2302      	movs	r3, #2
 8003a78:	e0e7      	b.n	8003c4a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003a82:	2300      	movs	r3, #0
 8003a84:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003a86:	2300      	movs	r3, #0
 8003a88:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a92:	d102      	bne.n	8003a9a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003a94:	4b6f      	ldr	r3, [pc, #444]	@ (8003c54 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003a96:	60bb      	str	r3, [r7, #8]
 8003a98:	e009      	b.n	8003aae <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a6e      	ldr	r2, [pc, #440]	@ (8003c58 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d102      	bne.n	8003aaa <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003aa4:	4b6d      	ldr	r3, [pc, #436]	@ (8003c5c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003aa6:	60bb      	str	r3, [r7, #8]
 8003aa8:	e001      	b.n	8003aae <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003aaa:	2300      	movs	r3, #0
 8003aac:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d10b      	bne.n	8003acc <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ab8:	f043 0220 	orr.w	r2, r3, #32
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e0be      	b.n	8003c4a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7ff ff7f 	bl	80039d2 <LL_ADC_REG_IsConversionOngoing>
 8003ad4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4618      	mov	r0, r3
 8003adc:	f7ff ff79 	bl	80039d2 <LL_ADC_REG_IsConversionOngoing>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	f040 80a0 	bne.w	8003c28 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003ae8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	f040 809c 	bne.w	8003c28 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003af8:	d004      	beq.n	8003b04 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a55      	ldr	r2, [pc, #340]	@ (8003c54 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d101      	bne.n	8003b08 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003b04:	4b56      	ldr	r3, [pc, #344]	@ (8003c60 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8003b06:	e000      	b.n	8003b0a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003b08:	4b56      	ldr	r3, [pc, #344]	@ (8003c64 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003b0a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d04b      	beq.n	8003bac <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003b14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	6859      	ldr	r1, [r3, #4]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003b26:	035b      	lsls	r3, r3, #13
 8003b28:	430b      	orrs	r3, r1
 8003b2a:	431a      	orrs	r2, r3
 8003b2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b2e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b38:	d004      	beq.n	8003b44 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a45      	ldr	r2, [pc, #276]	@ (8003c54 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d10f      	bne.n	8003b64 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003b44:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003b48:	f7ff ff30 	bl	80039ac <LL_ADC_IsEnabled>
 8003b4c:	4604      	mov	r4, r0
 8003b4e:	4841      	ldr	r0, [pc, #260]	@ (8003c54 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003b50:	f7ff ff2c 	bl	80039ac <LL_ADC_IsEnabled>
 8003b54:	4603      	mov	r3, r0
 8003b56:	4323      	orrs	r3, r4
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	bf0c      	ite	eq
 8003b5c:	2301      	moveq	r3, #1
 8003b5e:	2300      	movne	r3, #0
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	e012      	b.n	8003b8a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003b64:	483c      	ldr	r0, [pc, #240]	@ (8003c58 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003b66:	f7ff ff21 	bl	80039ac <LL_ADC_IsEnabled>
 8003b6a:	4604      	mov	r4, r0
 8003b6c:	483b      	ldr	r0, [pc, #236]	@ (8003c5c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003b6e:	f7ff ff1d 	bl	80039ac <LL_ADC_IsEnabled>
 8003b72:	4603      	mov	r3, r0
 8003b74:	431c      	orrs	r4, r3
 8003b76:	483c      	ldr	r0, [pc, #240]	@ (8003c68 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003b78:	f7ff ff18 	bl	80039ac <LL_ADC_IsEnabled>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	4323      	orrs	r3, r4
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	bf0c      	ite	eq
 8003b84:	2301      	moveq	r3, #1
 8003b86:	2300      	movne	r3, #0
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d056      	beq.n	8003c3c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003b8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003b96:	f023 030f 	bic.w	r3, r3, #15
 8003b9a:	683a      	ldr	r2, [r7, #0]
 8003b9c:	6811      	ldr	r1, [r2, #0]
 8003b9e:	683a      	ldr	r2, [r7, #0]
 8003ba0:	6892      	ldr	r2, [r2, #8]
 8003ba2:	430a      	orrs	r2, r1
 8003ba4:	431a      	orrs	r2, r3
 8003ba6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ba8:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003baa:	e047      	b.n	8003c3c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003bac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003bb4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003bb6:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003bc0:	d004      	beq.n	8003bcc <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a23      	ldr	r2, [pc, #140]	@ (8003c54 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d10f      	bne.n	8003bec <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003bcc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003bd0:	f7ff feec 	bl	80039ac <LL_ADC_IsEnabled>
 8003bd4:	4604      	mov	r4, r0
 8003bd6:	481f      	ldr	r0, [pc, #124]	@ (8003c54 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003bd8:	f7ff fee8 	bl	80039ac <LL_ADC_IsEnabled>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	4323      	orrs	r3, r4
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	bf0c      	ite	eq
 8003be4:	2301      	moveq	r3, #1
 8003be6:	2300      	movne	r3, #0
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	e012      	b.n	8003c12 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003bec:	481a      	ldr	r0, [pc, #104]	@ (8003c58 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003bee:	f7ff fedd 	bl	80039ac <LL_ADC_IsEnabled>
 8003bf2:	4604      	mov	r4, r0
 8003bf4:	4819      	ldr	r0, [pc, #100]	@ (8003c5c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003bf6:	f7ff fed9 	bl	80039ac <LL_ADC_IsEnabled>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	431c      	orrs	r4, r3
 8003bfe:	481a      	ldr	r0, [pc, #104]	@ (8003c68 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003c00:	f7ff fed4 	bl	80039ac <LL_ADC_IsEnabled>
 8003c04:	4603      	mov	r3, r0
 8003c06:	4323      	orrs	r3, r4
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	bf0c      	ite	eq
 8003c0c:	2301      	moveq	r3, #1
 8003c0e:	2300      	movne	r3, #0
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d012      	beq.n	8003c3c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003c16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003c1e:	f023 030f 	bic.w	r3, r3, #15
 8003c22:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003c24:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003c26:	e009      	b.n	8003c3c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c2c:	f043 0220 	orr.w	r2, r3, #32
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003c3a:	e000      	b.n	8003c3e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003c3c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003c46:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3784      	adds	r7, #132	@ 0x84
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd90      	pop	{r4, r7, pc}
 8003c52:	bf00      	nop
 8003c54:	50000100 	.word	0x50000100
 8003c58:	50000400 	.word	0x50000400
 8003c5c:	50000500 	.word	0x50000500
 8003c60:	50000300 	.word	0x50000300
 8003c64:	50000700 	.word	0x50000700
 8003c68:	50000600 	.word	0x50000600

08003c6c <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b083      	sub	sp, #12
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8003c74:	4b05      	ldr	r3, [pc, #20]	@ (8003c8c <LL_EXTI_EnableIT_0_31+0x20>)
 8003c76:	681a      	ldr	r2, [r3, #0]
 8003c78:	4904      	ldr	r1, [pc, #16]	@ (8003c8c <LL_EXTI_EnableIT_0_31+0x20>)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	600b      	str	r3, [r1, #0]
}
 8003c80:	bf00      	nop
 8003c82:	370c      	adds	r7, #12
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr
 8003c8c:	40010400 	.word	0x40010400

08003c90 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8003c98:	4b05      	ldr	r3, [pc, #20]	@ (8003cb0 <LL_EXTI_EnableIT_32_63+0x20>)
 8003c9a:	6a1a      	ldr	r2, [r3, #32]
 8003c9c:	4904      	ldr	r1, [pc, #16]	@ (8003cb0 <LL_EXTI_EnableIT_32_63+0x20>)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	620b      	str	r3, [r1, #32]
}
 8003ca4:	bf00      	nop
 8003ca6:	370c      	adds	r7, #12
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr
 8003cb0:	40010400 	.word	0x40010400

08003cb4 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8003cbc:	4b06      	ldr	r3, [pc, #24]	@ (8003cd8 <LL_EXTI_DisableIT_0_31+0x24>)
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	43db      	mvns	r3, r3
 8003cc4:	4904      	ldr	r1, [pc, #16]	@ (8003cd8 <LL_EXTI_DisableIT_0_31+0x24>)
 8003cc6:	4013      	ands	r3, r2
 8003cc8:	600b      	str	r3, [r1, #0]
}
 8003cca:	bf00      	nop
 8003ccc:	370c      	adds	r7, #12
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr
 8003cd6:	bf00      	nop
 8003cd8:	40010400 	.word	0x40010400

08003cdc <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8003ce4:	4b06      	ldr	r3, [pc, #24]	@ (8003d00 <LL_EXTI_DisableIT_32_63+0x24>)
 8003ce6:	6a1a      	ldr	r2, [r3, #32]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	43db      	mvns	r3, r3
 8003cec:	4904      	ldr	r1, [pc, #16]	@ (8003d00 <LL_EXTI_DisableIT_32_63+0x24>)
 8003cee:	4013      	ands	r3, r2
 8003cf0:	620b      	str	r3, [r1, #32]
}
 8003cf2:	bf00      	nop
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop
 8003d00:	40010400 	.word	0x40010400

08003d04 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8003d0c:	4b05      	ldr	r3, [pc, #20]	@ (8003d24 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003d0e:	685a      	ldr	r2, [r3, #4]
 8003d10:	4904      	ldr	r1, [pc, #16]	@ (8003d24 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4313      	orrs	r3, r2
 8003d16:	604b      	str	r3, [r1, #4]

}
 8003d18:	bf00      	nop
 8003d1a:	370c      	adds	r7, #12
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr
 8003d24:	40010400 	.word	0x40010400

08003d28 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8003d30:	4b05      	ldr	r3, [pc, #20]	@ (8003d48 <LL_EXTI_EnableEvent_32_63+0x20>)
 8003d32:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d34:	4904      	ldr	r1, [pc, #16]	@ (8003d48 <LL_EXTI_EnableEvent_32_63+0x20>)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003d3c:	bf00      	nop
 8003d3e:	370c      	adds	r7, #12
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr
 8003d48:	40010400 	.word	0x40010400

08003d4c <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b083      	sub	sp, #12
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8003d54:	4b06      	ldr	r3, [pc, #24]	@ (8003d70 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003d56:	685a      	ldr	r2, [r3, #4]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	43db      	mvns	r3, r3
 8003d5c:	4904      	ldr	r1, [pc, #16]	@ (8003d70 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003d5e:	4013      	ands	r3, r2
 8003d60:	604b      	str	r3, [r1, #4]
}
 8003d62:	bf00      	nop
 8003d64:	370c      	adds	r7, #12
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop
 8003d70:	40010400 	.word	0x40010400

08003d74 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b083      	sub	sp, #12
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8003d7c:	4b06      	ldr	r3, [pc, #24]	@ (8003d98 <LL_EXTI_DisableEvent_32_63+0x24>)
 8003d7e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	43db      	mvns	r3, r3
 8003d84:	4904      	ldr	r1, [pc, #16]	@ (8003d98 <LL_EXTI_DisableEvent_32_63+0x24>)
 8003d86:	4013      	ands	r3, r2
 8003d88:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003d8a:	bf00      	nop
 8003d8c:	370c      	adds	r7, #12
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d94:	4770      	bx	lr
 8003d96:	bf00      	nop
 8003d98:	40010400 	.word	0x40010400

08003d9c <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b083      	sub	sp, #12
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8003da4:	4b05      	ldr	r3, [pc, #20]	@ (8003dbc <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003da6:	689a      	ldr	r2, [r3, #8]
 8003da8:	4904      	ldr	r1, [pc, #16]	@ (8003dbc <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4313      	orrs	r3, r2
 8003dae:	608b      	str	r3, [r1, #8]

}
 8003db0:	bf00      	nop
 8003db2:	370c      	adds	r7, #12
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr
 8003dbc:	40010400 	.word	0x40010400

08003dc0 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b083      	sub	sp, #12
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8003dc8:	4b05      	ldr	r3, [pc, #20]	@ (8003de0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8003dca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003dcc:	4904      	ldr	r1, [pc, #16]	@ (8003de0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8003dd4:	bf00      	nop
 8003dd6:	370c      	adds	r7, #12
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dde:	4770      	bx	lr
 8003de0:	40010400 	.word	0x40010400

08003de4 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b083      	sub	sp, #12
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8003dec:	4b06      	ldr	r3, [pc, #24]	@ (8003e08 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003dee:	689a      	ldr	r2, [r3, #8]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	43db      	mvns	r3, r3
 8003df4:	4904      	ldr	r1, [pc, #16]	@ (8003e08 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003df6:	4013      	ands	r3, r2
 8003df8:	608b      	str	r3, [r1, #8]

}
 8003dfa:	bf00      	nop
 8003dfc:	370c      	adds	r7, #12
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr
 8003e06:	bf00      	nop
 8003e08:	40010400 	.word	0x40010400

08003e0c <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8003e14:	4b06      	ldr	r3, [pc, #24]	@ (8003e30 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8003e16:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	43db      	mvns	r3, r3
 8003e1c:	4904      	ldr	r1, [pc, #16]	@ (8003e30 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8003e1e:	4013      	ands	r3, r2
 8003e20:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8003e22:	bf00      	nop
 8003e24:	370c      	adds	r7, #12
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr
 8003e2e:	bf00      	nop
 8003e30:	40010400 	.word	0x40010400

08003e34 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8003e3c:	4b05      	ldr	r3, [pc, #20]	@ (8003e54 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003e3e:	68da      	ldr	r2, [r3, #12]
 8003e40:	4904      	ldr	r1, [pc, #16]	@ (8003e54 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	60cb      	str	r3, [r1, #12]
}
 8003e48:	bf00      	nop
 8003e4a:	370c      	adds	r7, #12
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr
 8003e54:	40010400 	.word	0x40010400

08003e58 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8003e60:	4b05      	ldr	r3, [pc, #20]	@ (8003e78 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003e62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e64:	4904      	ldr	r1, [pc, #16]	@ (8003e78 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8003e6c:	bf00      	nop
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr
 8003e78:	40010400 	.word	0x40010400

08003e7c <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b083      	sub	sp, #12
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8003e84:	4b06      	ldr	r3, [pc, #24]	@ (8003ea0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003e86:	68da      	ldr	r2, [r3, #12]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	43db      	mvns	r3, r3
 8003e8c:	4904      	ldr	r1, [pc, #16]	@ (8003ea0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003e8e:	4013      	ands	r3, r2
 8003e90:	60cb      	str	r3, [r1, #12]
}
 8003e92:	bf00      	nop
 8003e94:	370c      	adds	r7, #12
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr
 8003e9e:	bf00      	nop
 8003ea0:	40010400 	.word	0x40010400

08003ea4 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b083      	sub	sp, #12
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8003eac:	4b06      	ldr	r3, [pc, #24]	@ (8003ec8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8003eae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	43db      	mvns	r3, r3
 8003eb4:	4904      	ldr	r1, [pc, #16]	@ (8003ec8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8003eba:	bf00      	nop
 8003ebc:	370c      	adds	r7, #12
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr
 8003ec6:	bf00      	nop
 8003ec8:	40010400 	.word	0x40010400

08003ecc <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003ed4:	4a04      	ldr	r2, [pc, #16]	@ (8003ee8 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6153      	str	r3, [r2, #20]
}
 8003eda:	bf00      	nop
 8003edc:	370c      	adds	r7, #12
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr
 8003ee6:	bf00      	nop
 8003ee8:	40010400 	.word	0x40010400

08003eec <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 8003ef4:	4a04      	ldr	r2, [pc, #16]	@ (8003f08 <LL_EXTI_ClearFlag_32_63+0x1c>)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8003efa:	bf00      	nop
 8003efc:	370c      	adds	r7, #12
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop
 8003f08:	40010400 	.word	0x40010400

08003f0c <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b088      	sub	sp, #32
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8003f14:	2300      	movs	r3, #0
 8003f16:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d102      	bne.n	8003f28 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	77fb      	strb	r3, [r7, #31]
 8003f26:	e181      	b.n	800422c <HAL_COMP_Init+0x320>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003f32:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003f36:	d102      	bne.n	8003f3e <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	77fb      	strb	r3, [r7, #31]
 8003f3c:	e176      	b.n	800422c <HAL_COMP_Init+0x320>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	7f5b      	ldrb	r3, [r3, #29]
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d108      	bne.n	8003f5a <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8003f54:	6878      	ldr	r0, [r7, #4]
 8003f56:	f7fd fc33 	bl	80017c0 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f64:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	695b      	ldr	r3, [r3, #20]
 8003f74:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 8003f80:	4313      	orrs	r3, r2
 8003f82:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	4b90      	ldr	r3, [pc, #576]	@ (80041cc <HAL_COMP_Init+0x2c0>)
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	6812      	ldr	r2, [r2, #0]
 8003f92:	6979      	ldr	r1, [r7, #20]
 8003f94:	430b      	orrs	r3, r1
 8003f96:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d016      	beq.n	8003fd4 <HAL_COMP_Init+0xc8>
 8003fa6:	69bb      	ldr	r3, [r7, #24]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d113      	bne.n	8003fd4 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003fac:	4b88      	ldr	r3, [pc, #544]	@ (80041d0 <HAL_COMP_Init+0x2c4>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	099b      	lsrs	r3, r3, #6
 8003fb2:	4a88      	ldr	r2, [pc, #544]	@ (80041d4 <HAL_COMP_Init+0x2c8>)
 8003fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8003fb8:	099b      	lsrs	r3, r3, #6
 8003fba:	1c5a      	adds	r2, r3, #1
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	4413      	add	r3, r2
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003fc6:	e002      	b.n	8003fce <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	3b01      	subs	r3, #1
 8003fcc:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d1f9      	bne.n	8003fc8 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a7f      	ldr	r2, [pc, #508]	@ (80041d8 <HAL_COMP_Init+0x2cc>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d028      	beq.n	8004030 <HAL_COMP_Init+0x124>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a7e      	ldr	r2, [pc, #504]	@ (80041dc <HAL_COMP_Init+0x2d0>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d020      	beq.n	800402a <HAL_COMP_Init+0x11e>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a7c      	ldr	r2, [pc, #496]	@ (80041e0 <HAL_COMP_Init+0x2d4>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d018      	beq.n	8004024 <HAL_COMP_Init+0x118>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a7b      	ldr	r2, [pc, #492]	@ (80041e4 <HAL_COMP_Init+0x2d8>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d010      	beq.n	800401e <HAL_COMP_Init+0x112>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a79      	ldr	r2, [pc, #484]	@ (80041e8 <HAL_COMP_Init+0x2dc>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d008      	beq.n	8004018 <HAL_COMP_Init+0x10c>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a78      	ldr	r2, [pc, #480]	@ (80041ec <HAL_COMP_Init+0x2e0>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d101      	bne.n	8004014 <HAL_COMP_Init+0x108>
 8004010:	2301      	movs	r3, #1
 8004012:	e00f      	b.n	8004034 <HAL_COMP_Init+0x128>
 8004014:	2302      	movs	r3, #2
 8004016:	e00d      	b.n	8004034 <HAL_COMP_Init+0x128>
 8004018:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800401c:	e00a      	b.n	8004034 <HAL_COMP_Init+0x128>
 800401e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004022:	e007      	b.n	8004034 <HAL_COMP_Init+0x128>
 8004024:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004028:	e004      	b.n	8004034 <HAL_COMP_Init+0x128>
 800402a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800402e:	e001      	b.n	8004034 <HAL_COMP_Init+0x128>
 8004030:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004034:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	699b      	ldr	r3, [r3, #24]
 800403a:	f003 0303 	and.w	r3, r3, #3
 800403e:	2b00      	cmp	r3, #0
 8004040:	f000 80b6 	beq.w	80041b0 <HAL_COMP_Init+0x2a4>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	699b      	ldr	r3, [r3, #24]
 8004048:	f003 0310 	and.w	r3, r3, #16
 800404c:	2b00      	cmp	r3, #0
 800404e:	d011      	beq.n	8004074 <HAL_COMP_Init+0x168>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a65      	ldr	r2, [pc, #404]	@ (80041ec <HAL_COMP_Init+0x2e0>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d004      	beq.n	8004064 <HAL_COMP_Init+0x158>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a64      	ldr	r2, [pc, #400]	@ (80041f0 <HAL_COMP_Init+0x2e4>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d103      	bne.n	800406c <HAL_COMP_Init+0x160>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 8004064:	6938      	ldr	r0, [r7, #16]
 8004066:	f7ff feab 	bl	8003dc0 <LL_EXTI_EnableRisingTrig_32_63>
 800406a:	e014      	b.n	8004096 <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 800406c:	6938      	ldr	r0, [r7, #16]
 800406e:	f7ff fe95 	bl	8003d9c <LL_EXTI_EnableRisingTrig_0_31>
 8004072:	e010      	b.n	8004096 <HAL_COMP_Init+0x18a>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a5c      	ldr	r2, [pc, #368]	@ (80041ec <HAL_COMP_Init+0x2e0>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d004      	beq.n	8004088 <HAL_COMP_Init+0x17c>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a5b      	ldr	r2, [pc, #364]	@ (80041f0 <HAL_COMP_Init+0x2e4>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d103      	bne.n	8004090 <HAL_COMP_Init+0x184>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8004088:	6938      	ldr	r0, [r7, #16]
 800408a:	f7ff febf 	bl	8003e0c <LL_EXTI_DisableRisingTrig_32_63>
 800408e:	e002      	b.n	8004096 <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8004090:	6938      	ldr	r0, [r7, #16]
 8004092:	f7ff fea7 	bl	8003de4 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	f003 0320 	and.w	r3, r3, #32
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d011      	beq.n	80040c6 <HAL_COMP_Init+0x1ba>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a51      	ldr	r2, [pc, #324]	@ (80041ec <HAL_COMP_Init+0x2e0>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d004      	beq.n	80040b6 <HAL_COMP_Init+0x1aa>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a4f      	ldr	r2, [pc, #316]	@ (80041f0 <HAL_COMP_Init+0x2e4>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d103      	bne.n	80040be <HAL_COMP_Init+0x1b2>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 80040b6:	6938      	ldr	r0, [r7, #16]
 80040b8:	f7ff fece 	bl	8003e58 <LL_EXTI_EnableFallingTrig_32_63>
 80040bc:	e014      	b.n	80040e8 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 80040be:	6938      	ldr	r0, [r7, #16]
 80040c0:	f7ff feb8 	bl	8003e34 <LL_EXTI_EnableFallingTrig_0_31>
 80040c4:	e010      	b.n	80040e8 <HAL_COMP_Init+0x1dc>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a48      	ldr	r2, [pc, #288]	@ (80041ec <HAL_COMP_Init+0x2e0>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d004      	beq.n	80040da <HAL_COMP_Init+0x1ce>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a46      	ldr	r2, [pc, #280]	@ (80041f0 <HAL_COMP_Init+0x2e4>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d103      	bne.n	80040e2 <HAL_COMP_Init+0x1d6>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 80040da:	6938      	ldr	r0, [r7, #16]
 80040dc:	f7ff fee2 	bl	8003ea4 <LL_EXTI_DisableFallingTrig_32_63>
 80040e0:	e002      	b.n	80040e8 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 80040e2:	6938      	ldr	r0, [r7, #16]
 80040e4:	f7ff feca 	bl	8003e7c <LL_EXTI_DisableFallingTrig_0_31>
#endif /* COMP7 */
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a3f      	ldr	r2, [pc, #252]	@ (80041ec <HAL_COMP_Init+0x2e0>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d004      	beq.n	80040fc <HAL_COMP_Init+0x1f0>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a3e      	ldr	r2, [pc, #248]	@ (80041f0 <HAL_COMP_Init+0x2e4>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d103      	bne.n	8004104 <HAL_COMP_Init+0x1f8>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 80040fc:	6938      	ldr	r0, [r7, #16]
 80040fe:	f7ff fef5 	bl	8003eec <LL_EXTI_ClearFlag_32_63>
 8004102:	e002      	b.n	800410a <HAL_COMP_Init+0x1fe>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 8004104:	6938      	ldr	r0, [r7, #16]
 8004106:	f7ff fee1 	bl	8003ecc <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	699b      	ldr	r3, [r3, #24]
 800410e:	f003 0302 	and.w	r3, r3, #2
 8004112:	2b00      	cmp	r3, #0
 8004114:	d011      	beq.n	800413a <HAL_COMP_Init+0x22e>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a34      	ldr	r2, [pc, #208]	@ (80041ec <HAL_COMP_Init+0x2e0>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d004      	beq.n	800412a <HAL_COMP_Init+0x21e>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a32      	ldr	r2, [pc, #200]	@ (80041f0 <HAL_COMP_Init+0x2e4>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d103      	bne.n	8004132 <HAL_COMP_Init+0x226>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 800412a:	6938      	ldr	r0, [r7, #16]
 800412c:	f7ff fdfc 	bl	8003d28 <LL_EXTI_EnableEvent_32_63>
 8004130:	e014      	b.n	800415c <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 8004132:	6938      	ldr	r0, [r7, #16]
 8004134:	f7ff fde6 	bl	8003d04 <LL_EXTI_EnableEvent_0_31>
 8004138:	e010      	b.n	800415c <HAL_COMP_Init+0x250>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a2b      	ldr	r2, [pc, #172]	@ (80041ec <HAL_COMP_Init+0x2e0>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d004      	beq.n	800414e <HAL_COMP_Init+0x242>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a29      	ldr	r2, [pc, #164]	@ (80041f0 <HAL_COMP_Init+0x2e4>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d103      	bne.n	8004156 <HAL_COMP_Init+0x24a>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 800414e:	6938      	ldr	r0, [r7, #16]
 8004150:	f7ff fe10 	bl	8003d74 <LL_EXTI_DisableEvent_32_63>
 8004154:	e002      	b.n	800415c <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 8004156:	6938      	ldr	r0, [r7, #16]
 8004158:	f7ff fdf8 	bl	8003d4c <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	699b      	ldr	r3, [r3, #24]
 8004160:	f003 0301 	and.w	r3, r3, #1
 8004164:	2b00      	cmp	r3, #0
 8004166:	d011      	beq.n	800418c <HAL_COMP_Init+0x280>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a1f      	ldr	r2, [pc, #124]	@ (80041ec <HAL_COMP_Init+0x2e0>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d004      	beq.n	800417c <HAL_COMP_Init+0x270>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a1e      	ldr	r2, [pc, #120]	@ (80041f0 <HAL_COMP_Init+0x2e4>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d103      	bne.n	8004184 <HAL_COMP_Init+0x278>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 800417c:	6938      	ldr	r0, [r7, #16]
 800417e:	f7ff fd87 	bl	8003c90 <LL_EXTI_EnableIT_32_63>
 8004182:	e04b      	b.n	800421c <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 8004184:	6938      	ldr	r0, [r7, #16]
 8004186:	f7ff fd71 	bl	8003c6c <LL_EXTI_EnableIT_0_31>
 800418a:	e047      	b.n	800421c <HAL_COMP_Init+0x310>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a16      	ldr	r2, [pc, #88]	@ (80041ec <HAL_COMP_Init+0x2e0>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d004      	beq.n	80041a0 <HAL_COMP_Init+0x294>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a15      	ldr	r2, [pc, #84]	@ (80041f0 <HAL_COMP_Init+0x2e4>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d103      	bne.n	80041a8 <HAL_COMP_Init+0x29c>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 80041a0:	6938      	ldr	r0, [r7, #16]
 80041a2:	f7ff fd9b 	bl	8003cdc <LL_EXTI_DisableIT_32_63>
 80041a6:	e039      	b.n	800421c <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 80041a8:	6938      	ldr	r0, [r7, #16]
 80041aa:	f7ff fd83 	bl	8003cb4 <LL_EXTI_DisableIT_0_31>
 80041ae:	e035      	b.n	800421c <HAL_COMP_Init+0x310>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a0d      	ldr	r2, [pc, #52]	@ (80041ec <HAL_COMP_Init+0x2e0>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d004      	beq.n	80041c4 <HAL_COMP_Init+0x2b8>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a0c      	ldr	r2, [pc, #48]	@ (80041f0 <HAL_COMP_Init+0x2e4>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d117      	bne.n	80041f4 <HAL_COMP_Init+0x2e8>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 80041c4:	6938      	ldr	r0, [r7, #16]
 80041c6:	f7ff fdd5 	bl	8003d74 <LL_EXTI_DisableEvent_32_63>
 80041ca:	e016      	b.n	80041fa <HAL_COMP_Init+0x2ee>
 80041cc:	ff007e0f 	.word	0xff007e0f
 80041d0:	20000000 	.word	0x20000000
 80041d4:	053e2d63 	.word	0x053e2d63
 80041d8:	40010200 	.word	0x40010200
 80041dc:	40010204 	.word	0x40010204
 80041e0:	40010208 	.word	0x40010208
 80041e4:	4001020c 	.word	0x4001020c
 80041e8:	40010210 	.word	0x40010210
 80041ec:	40010214 	.word	0x40010214
 80041f0:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 80041f4:	6938      	ldr	r0, [r7, #16]
 80041f6:	f7ff fda9 	bl	8003d4c <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */

      /* Disable EXTI interrupt mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a0e      	ldr	r2, [pc, #56]	@ (8004238 <HAL_COMP_Init+0x32c>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d004      	beq.n	800420e <HAL_COMP_Init+0x302>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a0c      	ldr	r2, [pc, #48]	@ (800423c <HAL_COMP_Init+0x330>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d103      	bne.n	8004216 <HAL_COMP_Init+0x30a>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 800420e:	6938      	ldr	r0, [r7, #16]
 8004210:	f7ff fd64 	bl	8003cdc <LL_EXTI_DisableIT_32_63>
 8004214:	e002      	b.n	800421c <HAL_COMP_Init+0x310>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8004216:	6938      	ldr	r0, [r7, #16]
 8004218:	f7ff fd4c 	bl	8003cb4 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	7f5b      	ldrb	r3, [r3, #29]
 8004220:	b2db      	uxtb	r3, r3
 8004222:	2b00      	cmp	r3, #0
 8004224:	d102      	bne.n	800422c <HAL_COMP_Init+0x320>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2201      	movs	r2, #1
 800422a:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 800422c:	7ffb      	ldrb	r3, [r7, #31]
}
 800422e:	4618      	mov	r0, r3
 8004230:	3720      	adds	r7, #32
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop
 8004238:	40010214 	.word	0x40010214
 800423c:	40010218 	.word	0x40010218

08004240 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004240:	b480      	push	{r7}
 8004242:	b085      	sub	sp, #20
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	f003 0307 	and.w	r3, r3, #7
 800424e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004250:	4b0c      	ldr	r3, [pc, #48]	@ (8004284 <__NVIC_SetPriorityGrouping+0x44>)
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004256:	68ba      	ldr	r2, [r7, #8]
 8004258:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800425c:	4013      	ands	r3, r2
 800425e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004268:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800426c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004270:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004272:	4a04      	ldr	r2, [pc, #16]	@ (8004284 <__NVIC_SetPriorityGrouping+0x44>)
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	60d3      	str	r3, [r2, #12]
}
 8004278:	bf00      	nop
 800427a:	3714      	adds	r7, #20
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr
 8004284:	e000ed00 	.word	0xe000ed00

08004288 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004288:	b480      	push	{r7}
 800428a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800428c:	4b04      	ldr	r3, [pc, #16]	@ (80042a0 <__NVIC_GetPriorityGrouping+0x18>)
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	0a1b      	lsrs	r3, r3, #8
 8004292:	f003 0307 	and.w	r3, r3, #7
}
 8004296:	4618      	mov	r0, r3
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr
 80042a0:	e000ed00 	.word	0xe000ed00

080042a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	4603      	mov	r3, r0
 80042ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	db0b      	blt.n	80042ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042b6:	79fb      	ldrb	r3, [r7, #7]
 80042b8:	f003 021f 	and.w	r2, r3, #31
 80042bc:	4907      	ldr	r1, [pc, #28]	@ (80042dc <__NVIC_EnableIRQ+0x38>)
 80042be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042c2:	095b      	lsrs	r3, r3, #5
 80042c4:	2001      	movs	r0, #1
 80042c6:	fa00 f202 	lsl.w	r2, r0, r2
 80042ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80042ce:	bf00      	nop
 80042d0:	370c      	adds	r7, #12
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	e000e100 	.word	0xe000e100

080042e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	4603      	mov	r3, r0
 80042e8:	6039      	str	r1, [r7, #0]
 80042ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	db0a      	blt.n	800430a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	b2da      	uxtb	r2, r3
 80042f8:	490c      	ldr	r1, [pc, #48]	@ (800432c <__NVIC_SetPriority+0x4c>)
 80042fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042fe:	0112      	lsls	r2, r2, #4
 8004300:	b2d2      	uxtb	r2, r2
 8004302:	440b      	add	r3, r1
 8004304:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004308:	e00a      	b.n	8004320 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	b2da      	uxtb	r2, r3
 800430e:	4908      	ldr	r1, [pc, #32]	@ (8004330 <__NVIC_SetPriority+0x50>)
 8004310:	79fb      	ldrb	r3, [r7, #7]
 8004312:	f003 030f 	and.w	r3, r3, #15
 8004316:	3b04      	subs	r3, #4
 8004318:	0112      	lsls	r2, r2, #4
 800431a:	b2d2      	uxtb	r2, r2
 800431c:	440b      	add	r3, r1
 800431e:	761a      	strb	r2, [r3, #24]
}
 8004320:	bf00      	nop
 8004322:	370c      	adds	r7, #12
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr
 800432c:	e000e100 	.word	0xe000e100
 8004330:	e000ed00 	.word	0xe000ed00

08004334 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004334:	b480      	push	{r7}
 8004336:	b089      	sub	sp, #36	@ 0x24
 8004338:	af00      	add	r7, sp, #0
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f003 0307 	and.w	r3, r3, #7
 8004346:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004348:	69fb      	ldr	r3, [r7, #28]
 800434a:	f1c3 0307 	rsb	r3, r3, #7
 800434e:	2b04      	cmp	r3, #4
 8004350:	bf28      	it	cs
 8004352:	2304      	movcs	r3, #4
 8004354:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	3304      	adds	r3, #4
 800435a:	2b06      	cmp	r3, #6
 800435c:	d902      	bls.n	8004364 <NVIC_EncodePriority+0x30>
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	3b03      	subs	r3, #3
 8004362:	e000      	b.n	8004366 <NVIC_EncodePriority+0x32>
 8004364:	2300      	movs	r3, #0
 8004366:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004368:	f04f 32ff 	mov.w	r2, #4294967295
 800436c:	69bb      	ldr	r3, [r7, #24]
 800436e:	fa02 f303 	lsl.w	r3, r2, r3
 8004372:	43da      	mvns	r2, r3
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	401a      	ands	r2, r3
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800437c:	f04f 31ff 	mov.w	r1, #4294967295
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	fa01 f303 	lsl.w	r3, r1, r3
 8004386:	43d9      	mvns	r1, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800438c:	4313      	orrs	r3, r2
         );
}
 800438e:	4618      	mov	r0, r3
 8004390:	3724      	adds	r7, #36	@ 0x24
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr

0800439a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800439a:	b580      	push	{r7, lr}
 800439c:	b082      	sub	sp, #8
 800439e:	af00      	add	r7, sp, #0
 80043a0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f7ff ff4c 	bl	8004240 <__NVIC_SetPriorityGrouping>
}
 80043a8:	bf00      	nop
 80043aa:	3708      	adds	r7, #8
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b086      	sub	sp, #24
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	4603      	mov	r3, r0
 80043b8:	60b9      	str	r1, [r7, #8]
 80043ba:	607a      	str	r2, [r7, #4]
 80043bc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80043be:	f7ff ff63 	bl	8004288 <__NVIC_GetPriorityGrouping>
 80043c2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043c4:	687a      	ldr	r2, [r7, #4]
 80043c6:	68b9      	ldr	r1, [r7, #8]
 80043c8:	6978      	ldr	r0, [r7, #20]
 80043ca:	f7ff ffb3 	bl	8004334 <NVIC_EncodePriority>
 80043ce:	4602      	mov	r2, r0
 80043d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043d4:	4611      	mov	r1, r2
 80043d6:	4618      	mov	r0, r3
 80043d8:	f7ff ff82 	bl	80042e0 <__NVIC_SetPriority>
}
 80043dc:	bf00      	nop
 80043de:	3718      	adds	r7, #24
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}

080043e4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b082      	sub	sp, #8
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	4603      	mov	r3, r0
 80043ec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80043ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043f2:	4618      	mov	r0, r3
 80043f4:	f7ff ff56 	bl	80042a4 <__NVIC_EnableIRQ>
}
 80043f8:	bf00      	nop
 80043fa:	3708      	adds	r7, #8
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}

08004400 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d101      	bne.n	8004412 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	e014      	b.n	800443c <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	791b      	ldrb	r3, [r3, #4]
 8004416:	b2db      	uxtb	r3, r3
 8004418:	2b00      	cmp	r3, #0
 800441a:	d105      	bne.n	8004428 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2200      	movs	r2, #0
 8004420:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f7fd fa62 	bl	80018ec <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2202      	movs	r2, #2
 800442c:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800443a:	2300      	movs	r3, #0
}
 800443c:	4618      	mov	r0, r3
 800443e:	3708      	adds	r7, #8
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}

08004444 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b08a      	sub	sp, #40	@ 0x28
 8004448:	af00      	add	r7, sp, #0
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004450:	2300      	movs	r3, #0
 8004452:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d002      	beq.n	8004460 <HAL_DAC_ConfigChannel+0x1c>
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d101      	bne.n	8004464 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e1a1      	b.n	80047a8 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	795b      	ldrb	r3, [r3, #5]
 800446e:	2b01      	cmp	r3, #1
 8004470:	d101      	bne.n	8004476 <HAL_DAC_ConfigChannel+0x32>
 8004472:	2302      	movs	r3, #2
 8004474:	e198      	b.n	80047a8 <HAL_DAC_ConfigChannel+0x364>
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2201      	movs	r2, #1
 800447a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2202      	movs	r2, #2
 8004480:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	2b04      	cmp	r3, #4
 8004488:	d17a      	bne.n	8004580 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800448a:	f7fd fd19 	bl	8001ec0 <HAL_GetTick>
 800448e:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d13d      	bne.n	8004512 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004496:	e018      	b.n	80044ca <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004498:	f7fd fd12 	bl	8001ec0 <HAL_GetTick>
 800449c:	4602      	mov	r2, r0
 800449e:	69bb      	ldr	r3, [r7, #24]
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	d911      	bls.n	80044ca <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d00a      	beq.n	80044ca <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	691b      	ldr	r3, [r3, #16]
 80044b8:	f043 0208 	orr.w	r2, r3, #8
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2203      	movs	r2, #3
 80044c4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e16e      	b.n	80047a8 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d1df      	bne.n	8004498 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68ba      	ldr	r2, [r7, #8]
 80044de:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80044e0:	641a      	str	r2, [r3, #64]	@ 0x40
 80044e2:	e020      	b.n	8004526 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80044e4:	f7fd fcec 	bl	8001ec0 <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d90f      	bls.n	8004512 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	da0a      	bge.n	8004512 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	691b      	ldr	r3, [r3, #16]
 8004500:	f043 0208 	orr.w	r2, r3, #8
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2203      	movs	r2, #3
 800450c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e14a      	b.n	80047a8 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004518:	2b00      	cmp	r3, #0
 800451a:	dbe3      	blt.n	80044e4 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	68ba      	ldr	r2, [r7, #8]
 8004522:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004524:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	f003 0310 	and.w	r3, r3, #16
 8004532:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8004536:	fa01 f303 	lsl.w	r3, r1, r3
 800453a:	43db      	mvns	r3, r3
 800453c:	ea02 0103 	and.w	r1, r2, r3
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	f003 0310 	and.w	r3, r3, #16
 800454a:	409a      	lsls	r2, r3
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	430a      	orrs	r2, r1
 8004552:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	f003 0310 	and.w	r3, r3, #16
 8004560:	21ff      	movs	r1, #255	@ 0xff
 8004562:	fa01 f303 	lsl.w	r3, r1, r3
 8004566:	43db      	mvns	r3, r3
 8004568:	ea02 0103 	and.w	r1, r2, r3
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	f003 0310 	and.w	r3, r3, #16
 8004576:	409a      	lsls	r2, r3
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	430a      	orrs	r2, r1
 800457e:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	69db      	ldr	r3, [r3, #28]
 8004584:	2b01      	cmp	r3, #1
 8004586:	d11d      	bne.n	80045c4 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800458e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f003 0310 	and.w	r3, r3, #16
 8004596:	221f      	movs	r2, #31
 8004598:	fa02 f303 	lsl.w	r3, r2, r3
 800459c:	43db      	mvns	r3, r3
 800459e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045a0:	4013      	ands	r3, r2
 80045a2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	6a1b      	ldr	r3, [r3, #32]
 80045a8:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f003 0310 	and.w	r3, r3, #16
 80045b0:	697a      	ldr	r2, [r7, #20]
 80045b2:	fa02 f303 	lsl.w	r3, r2, r3
 80045b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045b8:	4313      	orrs	r3, r2
 80045ba:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045c2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045ca:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	f003 0310 	and.w	r3, r3, #16
 80045d2:	2207      	movs	r2, #7
 80045d4:	fa02 f303 	lsl.w	r3, r2, r3
 80045d8:	43db      	mvns	r3, r3
 80045da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045dc:	4013      	ands	r3, r2
 80045de:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	699b      	ldr	r3, [r3, #24]
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d102      	bne.n	80045ee <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 80045e8:	2300      	movs	r3, #0
 80045ea:	623b      	str	r3, [r7, #32]
 80045ec:	e00f      	b.n	800460e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	699b      	ldr	r3, [r3, #24]
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d102      	bne.n	80045fc <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80045f6:	2301      	movs	r3, #1
 80045f8:	623b      	str	r3, [r7, #32]
 80045fa:	e008      	b.n	800460e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	695b      	ldr	r3, [r3, #20]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d102      	bne.n	800460a <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8004604:	2301      	movs	r3, #1
 8004606:	623b      	str	r3, [r7, #32]
 8004608:	e001      	b.n	800460e <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800460a:	2300      	movs	r3, #0
 800460c:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	689a      	ldr	r2, [r3, #8]
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	695b      	ldr	r3, [r3, #20]
 8004616:	4313      	orrs	r3, r2
 8004618:	6a3a      	ldr	r2, [r7, #32]
 800461a:	4313      	orrs	r3, r2
 800461c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f003 0310 	and.w	r3, r3, #16
 8004624:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004628:	fa02 f303 	lsl.w	r3, r2, r3
 800462c:	43db      	mvns	r3, r3
 800462e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004630:	4013      	ands	r3, r2
 8004632:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	791b      	ldrb	r3, [r3, #4]
 8004638:	2b01      	cmp	r3, #1
 800463a:	d102      	bne.n	8004642 <HAL_DAC_ConfigChannel+0x1fe>
 800463c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004640:	e000      	b.n	8004644 <HAL_DAC_ConfigChannel+0x200>
 8004642:	2300      	movs	r3, #0
 8004644:	697a      	ldr	r2, [r7, #20]
 8004646:	4313      	orrs	r3, r2
 8004648:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	f003 0310 	and.w	r3, r3, #16
 8004650:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004654:	fa02 f303 	lsl.w	r3, r2, r3
 8004658:	43db      	mvns	r3, r3
 800465a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800465c:	4013      	ands	r3, r2
 800465e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	795b      	ldrb	r3, [r3, #5]
 8004664:	2b01      	cmp	r3, #1
 8004666:	d102      	bne.n	800466e <HAL_DAC_ConfigChannel+0x22a>
 8004668:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800466c:	e000      	b.n	8004670 <HAL_DAC_ConfigChannel+0x22c>
 800466e:	2300      	movs	r3, #0
 8004670:	697a      	ldr	r2, [r7, #20]
 8004672:	4313      	orrs	r3, r2
 8004674:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8004676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004678:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800467c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	2b02      	cmp	r3, #2
 8004684:	d114      	bne.n	80046b0 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8004686:	f003 fe51 	bl	800832c <HAL_RCC_GetHCLKFreq>
 800468a:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	4a48      	ldr	r2, [pc, #288]	@ (80047b0 <HAL_DAC_ConfigChannel+0x36c>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d904      	bls.n	800469e <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8004694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004696:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800469a:	627b      	str	r3, [r7, #36]	@ 0x24
 800469c:	e00f      	b.n	80046be <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	4a44      	ldr	r2, [pc, #272]	@ (80047b4 <HAL_DAC_ConfigChannel+0x370>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d90a      	bls.n	80046bc <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80046a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80046ae:	e006      	b.n	80046be <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046b6:	4313      	orrs	r3, r2
 80046b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80046ba:	e000      	b.n	80046be <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80046bc:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	f003 0310 	and.w	r3, r3, #16
 80046c4:	697a      	ldr	r2, [r7, #20]
 80046c6:	fa02 f303 	lsl.w	r3, r2, r3
 80046ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046cc:	4313      	orrs	r3, r2
 80046ce:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046d6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	6819      	ldr	r1, [r3, #0]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f003 0310 	and.w	r3, r3, #16
 80046e4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80046e8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ec:	43da      	mvns	r2, r3
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	400a      	ands	r2, r1
 80046f4:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f003 0310 	and.w	r3, r3, #16
 8004704:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8004708:	fa02 f303 	lsl.w	r3, r2, r3
 800470c:	43db      	mvns	r3, r3
 800470e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004710:	4013      	ands	r3, r2
 8004712:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f003 0310 	and.w	r3, r3, #16
 8004720:	697a      	ldr	r2, [r7, #20]
 8004722:	fa02 f303 	lsl.w	r3, r2, r3
 8004726:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004728:	4313      	orrs	r3, r2
 800472a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004732:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	6819      	ldr	r1, [r3, #0]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	f003 0310 	and.w	r3, r3, #16
 8004740:	22c0      	movs	r2, #192	@ 0xc0
 8004742:	fa02 f303 	lsl.w	r3, r2, r3
 8004746:	43da      	mvns	r2, r3
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	400a      	ands	r2, r1
 800474e:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	68db      	ldr	r3, [r3, #12]
 8004754:	089b      	lsrs	r3, r3, #2
 8004756:	f003 030f 	and.w	r3, r3, #15
 800475a:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	691b      	ldr	r3, [r3, #16]
 8004760:	089b      	lsrs	r3, r3, #2
 8004762:	021b      	lsls	r3, r3, #8
 8004764:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004768:	697a      	ldr	r2, [r7, #20]
 800476a:	4313      	orrs	r3, r2
 800476c:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	f003 0310 	and.w	r3, r3, #16
 800477a:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800477e:	fa01 f303 	lsl.w	r3, r1, r3
 8004782:	43db      	mvns	r3, r3
 8004784:	ea02 0103 	and.w	r1, r2, r3
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	f003 0310 	and.w	r3, r3, #16
 800478e:	697a      	ldr	r2, [r7, #20]
 8004790:	409a      	lsls	r2, r3
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	430a      	orrs	r2, r1
 8004798:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2201      	movs	r2, #1
 800479e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2200      	movs	r2, #0
 80047a4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80047a6:	7ffb      	ldrb	r3, [r7, #31]
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	3728      	adds	r7, #40	@ 0x28
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	09896800 	.word	0x09896800
 80047b4:	04c4b400 	.word	0x04c4b400

080047b8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b085      	sub	sp, #20
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047c0:	2300      	movs	r3, #0
 80047c2:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	2b02      	cmp	r3, #2
 80047ce:	d005      	beq.n	80047dc <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2204      	movs	r2, #4
 80047d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	73fb      	strb	r3, [r7, #15]
 80047da:	e037      	b.n	800484c <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f022 020e 	bic.w	r2, r2, #14
 80047ea:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047f6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80047fa:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f022 0201 	bic.w	r2, r2, #1
 800480a:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004810:	f003 021f 	and.w	r2, r3, #31
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004818:	2101      	movs	r1, #1
 800481a:	fa01 f202 	lsl.w	r2, r1, r2
 800481e:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004828:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800482e:	2b00      	cmp	r3, #0
 8004830:	d00c      	beq.n	800484c <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800483c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004840:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004846:	687a      	ldr	r2, [r7, #4]
 8004848:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800484a:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800485c:	7bfb      	ldrb	r3, [r7, #15]
}
 800485e:	4618      	mov	r0, r3
 8004860:	3714      	adds	r7, #20
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr

0800486a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800486a:	b580      	push	{r7, lr}
 800486c:	b084      	sub	sp, #16
 800486e:	af00      	add	r7, sp, #0
 8004870:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004872:	2300      	movs	r3, #0
 8004874:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800487c:	b2db      	uxtb	r3, r3
 800487e:	2b02      	cmp	r3, #2
 8004880:	d00d      	beq.n	800489e <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2204      	movs	r2, #4
 8004886:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2201      	movs	r2, #1
 800488c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	73fb      	strb	r3, [r7, #15]
 800489c:	e047      	b.n	800492e <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f022 020e 	bic.w	r2, r2, #14
 80048ac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f022 0201 	bic.w	r2, r2, #1
 80048bc:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80048cc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048d2:	f003 021f 	and.w	r2, r3, #31
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048da:	2101      	movs	r1, #1
 80048dc:	fa01 f202 	lsl.w	r2, r1, r2
 80048e0:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048e6:	687a      	ldr	r2, [r7, #4]
 80048e8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80048ea:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d00c      	beq.n	800490e <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048fe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004902:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004908:	687a      	ldr	r2, [r7, #4]
 800490a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800490c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2201      	movs	r2, #1
 8004912:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004922:	2b00      	cmp	r3, #0
 8004924:	d003      	beq.n	800492e <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	4798      	blx	r3
    }
  }
  return status;
 800492e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004930:	4618      	mov	r0, r3
 8004932:	3710      	adds	r7, #16
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}

08004938 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004938:	b480      	push	{r7}
 800493a:	b087      	sub	sp, #28
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004942:	2300      	movs	r3, #0
 8004944:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004946:	e15a      	b.n	8004bfe <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	2101      	movs	r1, #1
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	fa01 f303 	lsl.w	r3, r1, r3
 8004954:	4013      	ands	r3, r2
 8004956:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2b00      	cmp	r3, #0
 800495c:	f000 814c 	beq.w	8004bf8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	f003 0303 	and.w	r3, r3, #3
 8004968:	2b01      	cmp	r3, #1
 800496a:	d005      	beq.n	8004978 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004974:	2b02      	cmp	r3, #2
 8004976:	d130      	bne.n	80049da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	005b      	lsls	r3, r3, #1
 8004982:	2203      	movs	r2, #3
 8004984:	fa02 f303 	lsl.w	r3, r2, r3
 8004988:	43db      	mvns	r3, r3
 800498a:	693a      	ldr	r2, [r7, #16]
 800498c:	4013      	ands	r3, r2
 800498e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	68da      	ldr	r2, [r3, #12]
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	005b      	lsls	r3, r3, #1
 8004998:	fa02 f303 	lsl.w	r3, r2, r3
 800499c:	693a      	ldr	r2, [r7, #16]
 800499e:	4313      	orrs	r3, r2
 80049a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	693a      	ldr	r2, [r7, #16]
 80049a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80049ae:	2201      	movs	r2, #1
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	fa02 f303 	lsl.w	r3, r2, r3
 80049b6:	43db      	mvns	r3, r3
 80049b8:	693a      	ldr	r2, [r7, #16]
 80049ba:	4013      	ands	r3, r2
 80049bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	091b      	lsrs	r3, r3, #4
 80049c4:	f003 0201 	and.w	r2, r3, #1
 80049c8:	697b      	ldr	r3, [r7, #20]
 80049ca:	fa02 f303 	lsl.w	r3, r2, r3
 80049ce:	693a      	ldr	r2, [r7, #16]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	693a      	ldr	r2, [r7, #16]
 80049d8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	f003 0303 	and.w	r3, r3, #3
 80049e2:	2b03      	cmp	r3, #3
 80049e4:	d017      	beq.n	8004a16 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	005b      	lsls	r3, r3, #1
 80049f0:	2203      	movs	r2, #3
 80049f2:	fa02 f303 	lsl.w	r3, r2, r3
 80049f6:	43db      	mvns	r3, r3
 80049f8:	693a      	ldr	r2, [r7, #16]
 80049fa:	4013      	ands	r3, r2
 80049fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	689a      	ldr	r2, [r3, #8]
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	005b      	lsls	r3, r3, #1
 8004a06:	fa02 f303 	lsl.w	r3, r2, r3
 8004a0a:	693a      	ldr	r2, [r7, #16]
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	693a      	ldr	r2, [r7, #16]
 8004a14:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	f003 0303 	and.w	r3, r3, #3
 8004a1e:	2b02      	cmp	r3, #2
 8004a20:	d123      	bne.n	8004a6a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	08da      	lsrs	r2, r3, #3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	3208      	adds	r2, #8
 8004a2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a2e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	f003 0307 	and.w	r3, r3, #7
 8004a36:	009b      	lsls	r3, r3, #2
 8004a38:	220f      	movs	r2, #15
 8004a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a3e:	43db      	mvns	r3, r3
 8004a40:	693a      	ldr	r2, [r7, #16]
 8004a42:	4013      	ands	r3, r2
 8004a44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	691a      	ldr	r2, [r3, #16]
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	f003 0307 	and.w	r3, r3, #7
 8004a50:	009b      	lsls	r3, r3, #2
 8004a52:	fa02 f303 	lsl.w	r3, r2, r3
 8004a56:	693a      	ldr	r2, [r7, #16]
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	08da      	lsrs	r2, r3, #3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	3208      	adds	r2, #8
 8004a64:	6939      	ldr	r1, [r7, #16]
 8004a66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	005b      	lsls	r3, r3, #1
 8004a74:	2203      	movs	r2, #3
 8004a76:	fa02 f303 	lsl.w	r3, r2, r3
 8004a7a:	43db      	mvns	r3, r3
 8004a7c:	693a      	ldr	r2, [r7, #16]
 8004a7e:	4013      	ands	r3, r2
 8004a80:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	f003 0203 	and.w	r2, r3, #3
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	005b      	lsls	r3, r3, #1
 8004a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a92:	693a      	ldr	r2, [r7, #16]
 8004a94:	4313      	orrs	r3, r2
 8004a96:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	693a      	ldr	r2, [r7, #16]
 8004a9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	f000 80a6 	beq.w	8004bf8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004aac:	4b5b      	ldr	r3, [pc, #364]	@ (8004c1c <HAL_GPIO_Init+0x2e4>)
 8004aae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ab0:	4a5a      	ldr	r2, [pc, #360]	@ (8004c1c <HAL_GPIO_Init+0x2e4>)
 8004ab2:	f043 0301 	orr.w	r3, r3, #1
 8004ab6:	6613      	str	r3, [r2, #96]	@ 0x60
 8004ab8:	4b58      	ldr	r3, [pc, #352]	@ (8004c1c <HAL_GPIO_Init+0x2e4>)
 8004aba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004abc:	f003 0301 	and.w	r3, r3, #1
 8004ac0:	60bb      	str	r3, [r7, #8]
 8004ac2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004ac4:	4a56      	ldr	r2, [pc, #344]	@ (8004c20 <HAL_GPIO_Init+0x2e8>)
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	089b      	lsrs	r3, r3, #2
 8004aca:	3302      	adds	r3, #2
 8004acc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ad0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	f003 0303 	and.w	r3, r3, #3
 8004ad8:	009b      	lsls	r3, r3, #2
 8004ada:	220f      	movs	r2, #15
 8004adc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ae0:	43db      	mvns	r3, r3
 8004ae2:	693a      	ldr	r2, [r7, #16]
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004aee:	d01f      	beq.n	8004b30 <HAL_GPIO_Init+0x1f8>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	4a4c      	ldr	r2, [pc, #304]	@ (8004c24 <HAL_GPIO_Init+0x2ec>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d019      	beq.n	8004b2c <HAL_GPIO_Init+0x1f4>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	4a4b      	ldr	r2, [pc, #300]	@ (8004c28 <HAL_GPIO_Init+0x2f0>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d013      	beq.n	8004b28 <HAL_GPIO_Init+0x1f0>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	4a4a      	ldr	r2, [pc, #296]	@ (8004c2c <HAL_GPIO_Init+0x2f4>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d00d      	beq.n	8004b24 <HAL_GPIO_Init+0x1ec>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	4a49      	ldr	r2, [pc, #292]	@ (8004c30 <HAL_GPIO_Init+0x2f8>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d007      	beq.n	8004b20 <HAL_GPIO_Init+0x1e8>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	4a48      	ldr	r2, [pc, #288]	@ (8004c34 <HAL_GPIO_Init+0x2fc>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d101      	bne.n	8004b1c <HAL_GPIO_Init+0x1e4>
 8004b18:	2305      	movs	r3, #5
 8004b1a:	e00a      	b.n	8004b32 <HAL_GPIO_Init+0x1fa>
 8004b1c:	2306      	movs	r3, #6
 8004b1e:	e008      	b.n	8004b32 <HAL_GPIO_Init+0x1fa>
 8004b20:	2304      	movs	r3, #4
 8004b22:	e006      	b.n	8004b32 <HAL_GPIO_Init+0x1fa>
 8004b24:	2303      	movs	r3, #3
 8004b26:	e004      	b.n	8004b32 <HAL_GPIO_Init+0x1fa>
 8004b28:	2302      	movs	r3, #2
 8004b2a:	e002      	b.n	8004b32 <HAL_GPIO_Init+0x1fa>
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e000      	b.n	8004b32 <HAL_GPIO_Init+0x1fa>
 8004b30:	2300      	movs	r3, #0
 8004b32:	697a      	ldr	r2, [r7, #20]
 8004b34:	f002 0203 	and.w	r2, r2, #3
 8004b38:	0092      	lsls	r2, r2, #2
 8004b3a:	4093      	lsls	r3, r2
 8004b3c:	693a      	ldr	r2, [r7, #16]
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004b42:	4937      	ldr	r1, [pc, #220]	@ (8004c20 <HAL_GPIO_Init+0x2e8>)
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	089b      	lsrs	r3, r3, #2
 8004b48:	3302      	adds	r3, #2
 8004b4a:	693a      	ldr	r2, [r7, #16]
 8004b4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004b50:	4b39      	ldr	r3, [pc, #228]	@ (8004c38 <HAL_GPIO_Init+0x300>)
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	43db      	mvns	r3, r3
 8004b5a:	693a      	ldr	r2, [r7, #16]
 8004b5c:	4013      	ands	r3, r2
 8004b5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d003      	beq.n	8004b74 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004b6c:	693a      	ldr	r2, [r7, #16]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	4313      	orrs	r3, r2
 8004b72:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004b74:	4a30      	ldr	r2, [pc, #192]	@ (8004c38 <HAL_GPIO_Init+0x300>)
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004b7a:	4b2f      	ldr	r3, [pc, #188]	@ (8004c38 <HAL_GPIO_Init+0x300>)
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	43db      	mvns	r3, r3
 8004b84:	693a      	ldr	r2, [r7, #16]
 8004b86:	4013      	ands	r3, r2
 8004b88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d003      	beq.n	8004b9e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004b96:	693a      	ldr	r2, [r7, #16]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004b9e:	4a26      	ldr	r2, [pc, #152]	@ (8004c38 <HAL_GPIO_Init+0x300>)
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004ba4:	4b24      	ldr	r3, [pc, #144]	@ (8004c38 <HAL_GPIO_Init+0x300>)
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	43db      	mvns	r3, r3
 8004bae:	693a      	ldr	r2, [r7, #16]
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d003      	beq.n	8004bc8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004bc0:	693a      	ldr	r2, [r7, #16]
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004bc8:	4a1b      	ldr	r2, [pc, #108]	@ (8004c38 <HAL_GPIO_Init+0x300>)
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004bce:	4b1a      	ldr	r3, [pc, #104]	@ (8004c38 <HAL_GPIO_Init+0x300>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	43db      	mvns	r3, r3
 8004bd8:	693a      	ldr	r2, [r7, #16]
 8004bda:	4013      	ands	r3, r2
 8004bdc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d003      	beq.n	8004bf2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004bea:	693a      	ldr	r2, [r7, #16]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004bf2:	4a11      	ldr	r2, [pc, #68]	@ (8004c38 <HAL_GPIO_Init+0x300>)
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	3301      	adds	r3, #1
 8004bfc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	fa22 f303 	lsr.w	r3, r2, r3
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	f47f ae9d 	bne.w	8004948 <HAL_GPIO_Init+0x10>
  }
}
 8004c0e:	bf00      	nop
 8004c10:	bf00      	nop
 8004c12:	371c      	adds	r7, #28
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr
 8004c1c:	40021000 	.word	0x40021000
 8004c20:	40010000 	.word	0x40010000
 8004c24:	48000400 	.word	0x48000400
 8004c28:	48000800 	.word	0x48000800
 8004c2c:	48000c00 	.word	0x48000c00
 8004c30:	48001000 	.word	0x48001000
 8004c34:	48001400 	.word	0x48001400
 8004c38:	40010400 	.word	0x40010400

08004c3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b085      	sub	sp, #20
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	460b      	mov	r3, r1
 8004c46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	691a      	ldr	r2, [r3, #16]
 8004c4c:	887b      	ldrh	r3, [r7, #2]
 8004c4e:	4013      	ands	r3, r2
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d002      	beq.n	8004c5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004c54:	2301      	movs	r3, #1
 8004c56:	73fb      	strb	r3, [r7, #15]
 8004c58:	e001      	b.n	8004c5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3714      	adds	r7, #20
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr

08004c6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b083      	sub	sp, #12
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
 8004c74:	460b      	mov	r3, r1
 8004c76:	807b      	strh	r3, [r7, #2]
 8004c78:	4613      	mov	r3, r2
 8004c7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004c7c:	787b      	ldrb	r3, [r7, #1]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d003      	beq.n	8004c8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004c82:	887a      	ldrh	r2, [r7, #2]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004c88:	e002      	b.n	8004c90 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004c8a:	887a      	ldrh	r2, [r7, #2]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004c90:	bf00      	nop
 8004c92:	370c      	adds	r7, #12
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b085      	sub	sp, #20
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	695b      	ldr	r3, [r3, #20]
 8004cac:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004cae:	887a      	ldrh	r2, [r7, #2]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	041a      	lsls	r2, r3, #16
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	43d9      	mvns	r1, r3
 8004cba:	887b      	ldrh	r3, [r7, #2]
 8004cbc:	400b      	ands	r3, r1
 8004cbe:	431a      	orrs	r2, r3
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	619a      	str	r2, [r3, #24]
}
 8004cc4:	bf00      	nop
 8004cc6:	3714      	adds	r7, #20
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b082      	sub	sp, #8
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004cda:	4b08      	ldr	r3, [pc, #32]	@ (8004cfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004cdc:	695a      	ldr	r2, [r3, #20]
 8004cde:	88fb      	ldrh	r3, [r7, #6]
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d006      	beq.n	8004cf4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004ce6:	4a05      	ldr	r2, [pc, #20]	@ (8004cfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ce8:	88fb      	ldrh	r3, [r7, #6]
 8004cea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004cec:	88fb      	ldrh	r3, [r7, #6]
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f000 f806 	bl	8004d00 <HAL_GPIO_EXTI_Callback>
  }
}
 8004cf4:	bf00      	nop
 8004cf6:	3708      	adds	r7, #8
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}
 8004cfc:	40010400 	.word	0x40010400

08004d00 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b083      	sub	sp, #12
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	4603      	mov	r3, r0
 8004d08:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004d0a:	bf00      	nop
 8004d0c:	370c      	adds	r7, #12
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr
	...

08004d18 <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef *hhrtim)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b086      	sub	sp, #24
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if (hhrtim == NULL)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d101      	bne.n	8004d2a <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e0be      	b.n	8004ea8 <HAL_HRTIM_Init+0x190>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2202      	movs	r2, #2
 8004d2e:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2200      	movs	r2, #0
 8004d36:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2200      	movs	r2, #0
 8004d56:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
  hhrtim->hdmaTimerF = (DMA_HandleTypeDef *)NULL;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	f003 0301 	and.w	r3, r3, #1
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d02e      	beq.n	8004dd4 <HAL_HRTIM_Init+0xbc>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a4d      	ldr	r2, [pc, #308]	@ (8004eb0 <HAL_HRTIM_Init+0x198>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d10b      	bne.n	8004d98 <HAL_HRTIM_Init+0x80>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 8004d80:	4b4c      	ldr	r3, [pc, #304]	@ (8004eb4 <HAL_HRTIM_Init+0x19c>)
 8004d82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d84:	4a4b      	ldr	r2, [pc, #300]	@ (8004eb4 <HAL_HRTIM_Init+0x19c>)
 8004d86:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004d8a:	6613      	str	r3, [r2, #96]	@ 0x60
 8004d8c:	4b49      	ldr	r3, [pc, #292]	@ (8004eb4 <HAL_HRTIM_Init+0x19c>)
 8004d8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d90:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004d94:	60fb      	str	r3, [r7, #12]
 8004d96:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004da6:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	691b      	ldr	r3, [r3, #16]
 8004dac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004db0:	693a      	ldr	r2, [r7, #16]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004dbc:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	695b      	ldr	r3, [r3, #20]
 8004dc2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004dc6:	693a      	ldr	r2, [r7, #16]
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	693a      	ldr	r2, [r7, #16]
 8004dd2:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	f7fc fdd1 	bl	800197c <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	689b      	ldr	r3, [r3, #8]
 8004dde:	f003 0302 	and.w	r3, r3, #2
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d012      	beq.n	8004e0c <HAL_HRTIM_Init+0xf4>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004df4:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	68db      	ldr	r3, [r3, #12]
 8004dfa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dfe:	693a      	ldr	r2, [r7, #16]
 8004e00:	4313      	orrs	r3, r2
 8004e02:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	693a      	ldr	r2, [r7, #16]
 8004e0a:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2200      	movs	r2, #0
 8004e18:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	75fb      	strb	r3, [r7, #23]
 8004e20:	e03e      	b.n	8004ea0 <HAL_HRTIM_Init+0x188>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 8004e22:	7dfa      	ldrb	r2, [r7, #23]
 8004e24:	6879      	ldr	r1, [r7, #4]
 8004e26:	4613      	mov	r3, r2
 8004e28:	00db      	lsls	r3, r3, #3
 8004e2a:	1a9b      	subs	r3, r3, r2
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	440b      	add	r3, r1
 8004e30:	3318      	adds	r3, #24
 8004e32:	2200      	movs	r2, #0
 8004e34:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8004e36:	7dfa      	ldrb	r2, [r7, #23]
 8004e38:	6879      	ldr	r1, [r7, #4]
 8004e3a:	4613      	mov	r3, r2
 8004e3c:	00db      	lsls	r3, r3, #3
 8004e3e:	1a9b      	subs	r3, r3, r2
 8004e40:	009b      	lsls	r3, r3, #2
 8004e42:	440b      	add	r3, r1
 8004e44:	331c      	adds	r3, #28
 8004e46:	2200      	movs	r2, #0
 8004e48:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 8004e4a:	7dfa      	ldrb	r2, [r7, #23]
 8004e4c:	6879      	ldr	r1, [r7, #4]
 8004e4e:	4613      	mov	r3, r2
 8004e50:	00db      	lsls	r3, r3, #3
 8004e52:	1a9b      	subs	r3, r3, r2
 8004e54:	009b      	lsls	r3, r3, #2
 8004e56:	440b      	add	r3, r1
 8004e58:	3320      	adds	r3, #32
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 8004e5e:	7dfa      	ldrb	r2, [r7, #23]
 8004e60:	6879      	ldr	r1, [r7, #4]
 8004e62:	4613      	mov	r3, r2
 8004e64:	00db      	lsls	r3, r3, #3
 8004e66:	1a9b      	subs	r3, r3, r2
 8004e68:	009b      	lsls	r3, r3, #2
 8004e6a:	440b      	add	r3, r1
 8004e6c:	3324      	adds	r3, #36	@ 0x24
 8004e6e:	2200      	movs	r2, #0
 8004e70:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 8004e72:	7dfa      	ldrb	r2, [r7, #23]
 8004e74:	6879      	ldr	r1, [r7, #4]
 8004e76:	4613      	mov	r3, r2
 8004e78:	00db      	lsls	r3, r3, #3
 8004e7a:	1a9b      	subs	r3, r3, r2
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	440b      	add	r3, r1
 8004e80:	3328      	adds	r3, #40	@ 0x28
 8004e82:	2200      	movs	r2, #0
 8004e84:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 8004e86:	7dfa      	ldrb	r2, [r7, #23]
 8004e88:	6879      	ldr	r1, [r7, #4]
 8004e8a:	4613      	mov	r3, r2
 8004e8c:	00db      	lsls	r3, r3, #3
 8004e8e:	1a9b      	subs	r3, r3, r2
 8004e90:	009b      	lsls	r3, r3, #2
 8004e92:	440b      	add	r3, r1
 8004e94:	3330      	adds	r3, #48	@ 0x30
 8004e96:	2200      	movs	r2, #0
 8004e98:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8004e9a:	7dfb      	ldrb	r3, [r7, #23]
 8004e9c:	3301      	adds	r3, #1
 8004e9e:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 8004ea0:	7dfb      	ldrb	r3, [r7, #23]
 8004ea2:	2b06      	cmp	r3, #6
 8004ea4:	d9bd      	bls.n	8004e22 <HAL_HRTIM_Init+0x10a>
  }

  return HAL_OK;
 8004ea6:	2300      	movs	r3, #0
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3718      	adds	r7, #24
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	40016800 	.word	0x40016800
 8004eb4:	40021000 	.word	0x40021000

08004eb8 <HAL_HRTIM_DLLCalibrationStart>:
  *       within the HAL_HRTIM_PollForDLLCalibration function, just before
  *       exiting the function.
  */
HAL_StatusTypeDef HAL_HRTIM_DLLCalibrationStart(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t CalibrationRate)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b083      	sub	sp, #12
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_CALIBRATIONRATE(CalibrationRate));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d101      	bne.n	8004ed0 <HAL_HRTIM_DLLCalibrationStart+0x18>
 8004ecc:	2302      	movs	r3, #2
 8004ece:	e045      	b.n	8004f5c <HAL_HRTIM_DLLCalibrationStart+0xa4>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2202      	movs	r2, #2
 8004edc:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (CalibrationRate == HRTIM_SINGLE_CALIBRATION)
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ee6:	d114      	bne.n	8004f12 <HAL_HRTIM_DLLCalibrationStart+0x5a>
  {
    /* One shot DLL calibration */
    CLEAR_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f022 0202 	bic.w	r2, r2, #2
 8004ef8:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f042 0201 	orr.w	r2, r2, #1
 8004f0c:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
 8004f10:	e01f      	b.n	8004f52 <HAL_HRTIM_DLLCalibrationStart+0x9a>
  }
  else
  {
    /* Periodic DLL calibration */
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f042 0202 	orr.w	r2, r2, #2
 8004f22:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    MODIFY_REG(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALRTE, CalibrationRate);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 8004f2e:	f023 010c 	bic.w	r1, r3, #12
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	683a      	ldr	r2, [r7, #0]
 8004f38:	430a      	orrs	r2, r1
 8004f3a:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f042 0201 	orr.w	r2, r2, #1
 8004f4e:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2201      	movs	r2, #1
 8004f56:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 8004f5a:	2300      	movs	r3, #0
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr

08004f68 <HAL_HRTIM_PollForDLLCalibration>:
  * @param  Timeout Timeout duration in millisecond
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_PollForDLLCalibration(HRTIM_HandleTypeDef *hhrtim,
                                                  uint32_t Timeout)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b084      	sub	sp, #16
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 8004f72:	f7fc ffa5 	bl	8001ec0 <HAL_GetTick>
 8004f76:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8004f78:	e014      	b.n	8004fa4 <HAL_HRTIM_PollForDLLCalibration+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f80:	d010      	beq.n	8004fa4 <HAL_HRTIM_PollForDLLCalibration+0x3c>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004f82:	f7fc ff9d 	bl	8001ec0 <HAL_GetTick>
 8004f86:	4602      	mov	r2, r0
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	1ad3      	subs	r3, r2, r3
 8004f8c:	683a      	ldr	r2, [r7, #0]
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d302      	bcc.n	8004f98 <HAL_HRTIM_PollForDLLCalibration+0x30>
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d105      	bne.n	8004fa4 <HAL_HRTIM_PollForDLLCalibration+0x3c>
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2207      	movs	r2, #7
 8004f9c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
        return HAL_TIMEOUT;
 8004fa0:	2303      	movs	r3, #3
 8004fa2:	e011      	b.n	8004fc8 <HAL_HRTIM_PollForDLLCalibration+0x60>
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8004fac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fb4:	d1e1      	bne.n	8004f7a <HAL_HRTIM_PollForDLLCalibration+0x12>
      }
    }
  }

  /* Set HRTIM State */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2201      	movs	r2, #1
 8004fba:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process unlocked */
  __HAL_UNLOCK(hhrtim);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004fc6:	2300      	movs	r3, #0
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3710      	adds	r7, #16
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}

08004fd0 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b084      	sub	sp, #16
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	60f8      	str	r0, [r7, #12]
 8004fd8:	60b9      	str	r1, [r7, #8]
 8004fda:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004fe2:	b2db      	uxtb	r3, r3
 8004fe4:	2b02      	cmp	r3, #2
 8004fe6:	d101      	bne.n	8004fec <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
    return HAL_BUSY;
 8004fe8:	2302      	movs	r3, #2
 8004fea:	e015      	b.n	8005018 <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2202      	movs	r2, #2
 8004ff0:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	2b06      	cmp	r3, #6
 8004ff8:	d104      	bne.n	8005004 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 8004ffa:	6879      	ldr	r1, [r7, #4]
 8004ffc:	68f8      	ldr	r0, [r7, #12]
 8004ffe:	f000 fa19 	bl	8005434 <HRTIM_MasterBase_Config>
 8005002:	e004      	b.n	800500e <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 8005004:	687a      	ldr	r2, [r7, #4]
 8005006:	68b9      	ldr	r1, [r7, #8]
 8005008:	68f8      	ldr	r0, [r7, #12]
 800500a:	f000 fa42 	bl	8005492 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2201      	movs	r2, #1
 8005012:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 8005016:	2300      	movs	r3, #0
}
 8005018:	4618      	mov	r0, r3
 800501a:	3710      	adds	r7, #16
 800501c:	46bd      	mov	sp, r7
 800501e:	bd80      	pop	{r7, pc}

08005020 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	60f8      	str	r0, [r7, #12]
 8005028:	60b9      	str	r1, [r7, #8]
 800502a:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8005032:	b2db      	uxtb	r3, r3
 8005034:	2b02      	cmp	r3, #2
 8005036:	d101      	bne.n	800503c <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
    return HAL_BUSY;
 8005038:	2302      	movs	r3, #2
 800503a:	e07a      	b.n	8005132 <HAL_HRTIM_WaveformTimerConfig+0x112>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8005042:	2b01      	cmp	r3, #1
 8005044:	d101      	bne.n	800504a <HAL_HRTIM_WaveformTimerConfig+0x2a>
 8005046:	2302      	movs	r3, #2
 8005048:	e073      	b.n	8005132 <HAL_HRTIM_WaveformTimerConfig+0x112>
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2201      	movs	r2, #1
 800504e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2202      	movs	r2, #2
 8005056:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	2b06      	cmp	r3, #6
 800505e:	d104      	bne.n	800506a <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 8005060:	6879      	ldr	r1, [r7, #4]
 8005062:	68f8      	ldr	r0, [r7, #12]
 8005064:	f000 fa55 	bl	8005512 <HRTIM_MasterWaveform_Config>
 8005068:	e004      	b.n	8005074 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));
    assert_param(IS_HRTIM_TIMSYNCUPDATE(pTimerCfg->ReSyncUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 800506a:	687a      	ldr	r2, [r7, #4]
 800506c:	68b9      	ldr	r1, [r7, #8]
 800506e:	68f8      	ldr	r0, [r7, #12]
 8005070:	f000 faec 	bl	800564c <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6819      	ldr	r1, [r3, #0]
 8005078:	68f8      	ldr	r0, [r7, #12]
 800507a:	68ba      	ldr	r2, [r7, #8]
 800507c:	4613      	mov	r3, r2
 800507e:	00db      	lsls	r3, r3, #3
 8005080:	1a9b      	subs	r3, r3, r2
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	4403      	add	r3, r0
 8005086:	3320      	adds	r3, #32
 8005088:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6859      	ldr	r1, [r3, #4]
 800508e:	68f8      	ldr	r0, [r7, #12]
 8005090:	68ba      	ldr	r2, [r7, #8]
 8005092:	4613      	mov	r3, r2
 8005094:	00db      	lsls	r3, r3, #3
 8005096:	1a9b      	subs	r3, r3, r2
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	4403      	add	r3, r0
 800509c:	3324      	adds	r3, #36	@ 0x24
 800509e:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6899      	ldr	r1, [r3, #8]
 80050a4:	68f8      	ldr	r0, [r7, #12]
 80050a6:	68ba      	ldr	r2, [r7, #8]
 80050a8:	4613      	mov	r3, r2
 80050aa:	00db      	lsls	r3, r3, #3
 80050ac:	1a9b      	subs	r3, r3, r2
 80050ae:	009b      	lsls	r3, r3, #2
 80050b0:	4403      	add	r3, r0
 80050b2:	3328      	adds	r3, #40	@ 0x28
 80050b4:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	68d9      	ldr	r1, [r3, #12]
 80050ba:	68f8      	ldr	r0, [r7, #12]
 80050bc:	68ba      	ldr	r2, [r7, #8]
 80050be:	4613      	mov	r3, r2
 80050c0:	00db      	lsls	r3, r3, #3
 80050c2:	1a9b      	subs	r3, r3, r2
 80050c4:	009b      	lsls	r3, r3, #2
 80050c6:	4403      	add	r3, r0
 80050c8:	332c      	adds	r3, #44	@ 0x2c
 80050ca:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6919      	ldr	r1, [r3, #16]
 80050d0:	68f8      	ldr	r0, [r7, #12]
 80050d2:	68ba      	ldr	r2, [r7, #8]
 80050d4:	4613      	mov	r3, r2
 80050d6:	00db      	lsls	r3, r3, #3
 80050d8:	1a9b      	subs	r3, r3, r2
 80050da:	009b      	lsls	r3, r3, #2
 80050dc:	4403      	add	r3, r0
 80050de:	3330      	adds	r3, #48	@ 0x30
 80050e0:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 80050e2:	68b9      	ldr	r1, [r7, #8]
 80050e4:	68f8      	ldr	r0, [r7, #12]
 80050e6:	f000 fd7f 	bl	8005be8 <HRTIM_ForceRegistersUpdate>

  /* Configure slave timer update re-synchronization */
  if ((TimerIdx != HRTIM_TIMERINDEX_MASTER)
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	2b06      	cmp	r3, #6
 80050ee:	d017      	beq.n	8005120 <HAL_HRTIM_WaveformTimerConfig+0x100>
      && (pTimerCfg->UpdateGating == HRTIM_UPDATEGATING_INDEPENDENT))
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d113      	bne.n	8005120 <HAL_HRTIM_WaveformTimerConfig+0x100>
  {
    MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR,
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	3301      	adds	r3, #1
 8005100:	01db      	lsls	r3, r3, #7
 8005102:	4413      	add	r3, r2
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800510e:	025b      	lsls	r3, r3, #9
 8005110:	68f9      	ldr	r1, [r7, #12]
 8005112:	6809      	ldr	r1, [r1, #0]
 8005114:	431a      	orrs	r2, r3
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	3301      	adds	r3, #1
 800511a:	01db      	lsls	r3, r3, #7
 800511c:	440b      	add	r3, r1
 800511e:	601a      	str	r2, [r3, #0]
               HRTIM_TIMCR_RSYNCU_Msk,
               pTimerCfg->ReSyncUpdate << HRTIM_TIMCR_RSYNCU_Pos);
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2200      	movs	r2, #0
 800512c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8005130:	2300      	movs	r3, #0
}
 8005132:	4618      	mov	r0, r3
 8005134:	3710      	adds	r7, #16
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}

0800513a <HAL_HRTIM_WaveformTimerControl>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerControl(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 800513a:	b580      	push	{r7, lr}
 800513c:	b084      	sub	sp, #16
 800513e:	af00      	add	r7, sp, #0
 8005140:	60f8      	str	r0, [r7, #12]
 8005142:	60b9      	str	r1, [r7, #8]
 8005144:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMERGTCMP1(pTimerCtl->GreaterCMP1));
  assert_param(IS_HRTIM_DUALDAC_RESET(pTimerCtl->DualChannelDacReset));
  assert_param(IS_HRTIM_DUALDAC_STEP(pTimerCtl->DualChannelDacStep));
  assert_param(IS_HRTIM_DUALDAC_ENABLE(pTimerCtl->DualChannelDacEnable));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800514c:	b2db      	uxtb	r3, r3
 800514e:	2b02      	cmp	r3, #2
 8005150:	d101      	bne.n	8005156 <HAL_HRTIM_WaveformTimerControl+0x1c>
  {
    return HAL_BUSY;
 8005152:	2302      	movs	r3, #2
 8005154:	e020      	b.n	8005198 <HAL_HRTIM_WaveformTimerControl+0x5e>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800515c:	2b01      	cmp	r3, #1
 800515e:	d101      	bne.n	8005164 <HAL_HRTIM_WaveformTimerControl+0x2a>
 8005160:	2302      	movs	r3, #2
 8005162:	e019      	b.n	8005198 <HAL_HRTIM_WaveformTimerControl+0x5e>
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2201      	movs	r2, #1
 8005168:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2202      	movs	r2, #2
 8005170:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure timing unit */
  HRTIM_TimingUnitWaveform_Control(hhrtim, TimerIdx, pTimerCtl);
 8005174:	687a      	ldr	r2, [r7, #4]
 8005176:	68b9      	ldr	r1, [r7, #8]
 8005178:	68f8      	ldr	r0, [r7, #12]
 800517a:	f000 fbed 	bl	8005958 <HRTIM_TimingUnitWaveform_Control>

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 800517e:	68b9      	ldr	r1, [r7, #8]
 8005180:	68f8      	ldr	r0, [r7, #12]
 8005182:	f000 fd31 	bl	8005be8 <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2201      	movs	r2, #1
 800518a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2200      	movs	r2, #0
 8005192:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8005196:	2300      	movs	r3, #0
}
 8005198:	4618      	mov	r0, r3
 800519a:	3710      	adds	r7, #16
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 uint32_t Output,
                                                 const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b084      	sub	sp, #16
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	60f8      	str	r0, [r7, #12]
 80051a8:	60b9      	str	r1, [r7, #8]
 80051aa:	607a      	str	r2, [r7, #4]
 80051ac:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	2b02      	cmp	r3, #2
 80051b8:	d101      	bne.n	80051be <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
    return HAL_BUSY;
 80051ba:	2302      	movs	r3, #2
 80051bc:	e01d      	b.n	80051fa <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d101      	bne.n	80051cc <HAL_HRTIM_WaveformOutputConfig+0x2c>
 80051c8:	2302      	movs	r3, #2
 80051ca:	e016      	b.n	80051fa <HAL_HRTIM_WaveformOutputConfig+0x5a>
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2202      	movs	r2, #2
 80051d8:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	68b9      	ldr	r1, [r7, #8]
 80051e2:	68f8      	ldr	r0, [r7, #12]
 80051e4:	f000 fc18 	bl	8005a18 <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2200      	movs	r2, #0
 80051f4:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80051f8:	2300      	movs	r3, #0
}
 80051fa:	4618      	mov	r0, r3
 80051fc:	3710      	adds	r7, #16
 80051fe:	46bd      	mov	sp, r7
 8005200:	bd80      	pop	{r7, pc}

08005202 <HAL_HRTIM_IRQHandler>:
  *                   This parameter can be any value of HRTIM_Timer_Index
  * @retval None
  */
void HAL_HRTIM_IRQHandler(HRTIM_HandleTypeDef *hhrtim,
                          uint32_t TimerIdx)
{
 8005202:	b580      	push	{r7, lr}
 8005204:	b082      	sub	sp, #8
 8005206:	af00      	add	r7, sp, #0
 8005208:	6078      	str	r0, [r7, #4]
 800520a:	6039      	str	r1, [r7, #0]
  /* HRTIM interrupts handling */
  if (TimerIdx == HRTIM_TIMERINDEX_COMMON)
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	2bff      	cmp	r3, #255	@ 0xff
 8005210:	d103      	bne.n	800521a <HAL_HRTIM_IRQHandler+0x18>
  {
    HRTIM_HRTIM_ISR(hhrtim);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f000 fd56 	bl	8005cc4 <HRTIM_HRTIM_ISR>
  {
    /* Timing unit related interrupts handling */
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
  }

}
 8005218:	e00a      	b.n	8005230 <HAL_HRTIM_IRQHandler+0x2e>
  else if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	2b06      	cmp	r3, #6
 800521e:	d103      	bne.n	8005228 <HAL_HRTIM_IRQHandler+0x26>
    HRTIM_Master_ISR(hhrtim);
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f000 fddf 	bl	8005de4 <HRTIM_Master_ISR>
}
 8005226:	e003      	b.n	8005230 <HAL_HRTIM_IRQHandler+0x2e>
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
 8005228:	6839      	ldr	r1, [r7, #0]
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f000 fe9f 	bl	8005f6e <HRTIM_Timer_ISR>
}
 8005230:	bf00      	nop
 8005232:	3708      	adds	r7, #8
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}

08005238 <HAL_HRTIM_Fault1Callback>:
  * @brief  Callback function invoked when a fault 1 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle  * @retval None
  * @retval None
  */
__weak void HAL_HRTIM_Fault1Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8005238:	b480      	push	{r7}
 800523a:	b083      	sub	sp, #12
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault1Callback could be implemented in the user file
   */
}
 8005240:	bf00      	nop
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr

0800524c <HAL_HRTIM_Fault2Callback>:
  * @brief  Callback function invoked when a fault 2 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault2Callback(HRTIM_HandleTypeDef *hhrtim)
{
 800524c:	b480      	push	{r7}
 800524e:	b083      	sub	sp, #12
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault2Callback could be implemented in the user file
   */
}
 8005254:	bf00      	nop
 8005256:	370c      	adds	r7, #12
 8005258:	46bd      	mov	sp, r7
 800525a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525e:	4770      	bx	lr

08005260 <HAL_HRTIM_Fault3Callback>:
  * @brief  Callback function invoked when a fault 3 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault3Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8005260:	b480      	push	{r7}
 8005262:	b083      	sub	sp, #12
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault3Callback could be implemented in the user file
   */
}
 8005268:	bf00      	nop
 800526a:	370c      	adds	r7, #12
 800526c:	46bd      	mov	sp, r7
 800526e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005272:	4770      	bx	lr

08005274 <HAL_HRTIM_Fault4Callback>:
  * @brief  Callback function invoked when a fault 4 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault4Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8005274:	b480      	push	{r7}
 8005276:	b083      	sub	sp, #12
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault4Callback could be implemented in the user file
   */
}
 800527c:	bf00      	nop
 800527e:	370c      	adds	r7, #12
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr

08005288 <HAL_HRTIM_Fault5Callback>:
  * @brief  Callback function invoked when a fault 5 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault5Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8005288:	b480      	push	{r7}
 800528a:	b083      	sub	sp, #12
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault5Callback could be implemented in the user file
   */
}
 8005290:	bf00      	nop
 8005292:	370c      	adds	r7, #12
 8005294:	46bd      	mov	sp, r7
 8005296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529a:	4770      	bx	lr

0800529c <HAL_HRTIM_Fault6Callback>:
  * @brief  Callback function invoked when a fault 6 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault6Callback(HRTIM_HandleTypeDef *hhrtim)
{
 800529c:	b480      	push	{r7}
 800529e:	b083      	sub	sp, #12
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault6Callback could be implemented in the user file
   */
}
 80052a4:	bf00      	nop
 80052a6:	370c      	adds	r7, #12
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr

080052b0 <HAL_HRTIM_SystemFaultCallback>:
  * @brief  Callback function invoked when a system fault interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SystemFaultCallback(HRTIM_HandleTypeDef *hhrtim)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b083      	sub	sp, #12
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SystemFaultCallback could be implemented in the user file
   */
}
 80052b8:	bf00      	nop
 80052ba:	370c      	adds	r7, #12
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr

080052c4 <HAL_HRTIM_DLLCalibrationReadyCallback>:
  * @brief  Callback function invoked when the DLL calibration is completed
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_DLLCalibrationReadyCallback(HRTIM_HandleTypeDef *hhrtim)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b083      	sub	sp, #12
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_DLLCalibrationCallback could be implemented in the user file
   */
}
 80052cc:	bf00      	nop
 80052ce:	370c      	adds	r7, #12
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr

080052d8 <HAL_HRTIM_BurstModePeriodCallback>:
  * @brief  Callback function invoked when the end of the burst mode period is reached
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_BurstModePeriodCallback(HRTIM_HandleTypeDef *hhrtim)
{
 80052d8:	b480      	push	{r7}
 80052da:	b083      	sub	sp, #12
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_BurstModeCallback could be implemented in the user file
   */
}
 80052e0:	bf00      	nop
 80052e2:	370c      	adds	r7, #12
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr

080052ec <HAL_HRTIM_SynchronizationEventCallback>:
  * @brief  Callback function invoked when a synchronization input event is received
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SynchronizationEventCallback(HRTIM_HandleTypeDef *hhrtim)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b083      	sub	sp, #12
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SynchronizationEventCallback could be implemented in the user file
   */
}
 80052f4:	bf00      	nop
 80052f6:	370c      	adds	r7, #12
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr

08005300 <HAL_HRTIM_RegistersUpdateCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_RegistersUpdateCallback(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t TimerIdx)
{
 8005300:	b480      	push	{r7}
 8005302:	b083      	sub	sp, #12
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RegistersUpdateCallback could be implemented in the user file
   */
}
 800530a:	bf00      	nop
 800530c:	370c      	adds	r7, #12
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr

08005316 <HAL_HRTIM_RepetitionEventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_RepetitionEventCallback(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t TimerIdx)
{
 8005316:	b480      	push	{r7}
 8005318:	b083      	sub	sp, #12
 800531a:	af00      	add	r7, sp, #0
 800531c:	6078      	str	r0, [r7, #4]
 800531e:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RepetitionEventCallback could be implemented in the user file
   */
}
 8005320:	bf00      	nop
 8005322:	370c      	adds	r7, #12
 8005324:	46bd      	mov	sp, r7
 8005326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532a:	4770      	bx	lr

0800532c <HAL_HRTIM_Compare1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare1EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 800532c:	b480      	push	{r7}
 800532e:	b083      	sub	sp, #12
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
 8005334:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare1EventCallback could be implemented in the user file
   */
}
 8005336:	bf00      	nop
 8005338:	370c      	adds	r7, #12
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr

08005342 <HAL_HRTIM_Compare2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  */
__weak void HAL_HRTIM_Compare2EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8005342:	b480      	push	{r7}
 8005344:	b083      	sub	sp, #12
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
 800534a:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare2EventCallback could be implemented in the user file
   */
}
 800534c:	bf00      	nop
 800534e:	370c      	adds	r7, #12
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr

08005358 <HAL_HRTIM_Compare3EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare3EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8005358:	b480      	push	{r7}
 800535a:	b083      	sub	sp, #12
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
 8005360:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare3EventCallback could be implemented in the user file
   */
}
 8005362:	bf00      	nop
 8005364:	370c      	adds	r7, #12
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr

0800536e <HAL_HRTIM_Compare4EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare4EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 800536e:	b480      	push	{r7}
 8005370:	b083      	sub	sp, #12
 8005372:	af00      	add	r7, sp, #0
 8005374:	6078      	str	r0, [r7, #4]
 8005376:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare4EventCallback could be implemented in the user file
   */
}
 8005378:	bf00      	nop
 800537a:	370c      	adds	r7, #12
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr

08005384 <HAL_HRTIM_Capture1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Capture1EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8005384:	b480      	push	{r7}
 8005386:	b083      	sub	sp, #12
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
 800538c:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture1EventCallback could be implemented in the user file
   */
}
 800538e:	bf00      	nop
 8005390:	370c      	adds	r7, #12
 8005392:	46bd      	mov	sp, r7
 8005394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005398:	4770      	bx	lr

0800539a <HAL_HRTIM_Capture2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Capture2EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 800539a:	b480      	push	{r7}
 800539c:	b083      	sub	sp, #12
 800539e:	af00      	add	r7, sp, #0
 80053a0:	6078      	str	r0, [r7, #4]
 80053a2:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture2EventCallback could be implemented in the user file
   */
}
 80053a4:	bf00      	nop
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <HAL_HRTIM_DelayedProtectionCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_DelayedProtectionCallback(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_DelayedProtectionCallback could be implemented in the user file
   */
}
 80053ba:	bf00      	nop
 80053bc:	370c      	adds	r7, #12
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr

080053c6 <HAL_HRTIM_CounterResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_CounterResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 80053c6:	b480      	push	{r7}
 80053c8:	b083      	sub	sp, #12
 80053ca:	af00      	add	r7, sp, #0
 80053cc:	6078      	str	r0, [r7, #4]
 80053ce:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_CounterResetCallback could be implemented in the user file
   */
}
 80053d0:	bf00      	nop
 80053d2:	370c      	adds	r7, #12
 80053d4:	46bd      	mov	sp, r7
 80053d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053da:	4770      	bx	lr

080053dc <HAL_HRTIM_Output1SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output1SetCallback(HRTIM_HandleTypeDef *hhrtim,
                                         uint32_t TimerIdx)
{
 80053dc:	b480      	push	{r7}
 80053de:	b083      	sub	sp, #12
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
 80053e4:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1SetCallback could be implemented in the user file
   */
}
 80053e6:	bf00      	nop
 80053e8:	370c      	adds	r7, #12
 80053ea:	46bd      	mov	sp, r7
 80053ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f0:	4770      	bx	lr

080053f2 <HAL_HRTIM_Output1ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output1ResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 80053f2:	b480      	push	{r7}
 80053f4:	b083      	sub	sp, #12
 80053f6:	af00      	add	r7, sp, #0
 80053f8:	6078      	str	r0, [r7, #4]
 80053fa:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1ResetCallback could be implemented in the user file
   */
}
 80053fc:	bf00      	nop
 80053fe:	370c      	adds	r7, #12
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr

08005408 <HAL_HRTIM_Output2SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output2SetCallback(HRTIM_HandleTypeDef *hhrtim,
                                         uint32_t TimerIdx)
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
 8005410:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2SetCallback could be implemented in the user file
   */
}
 8005412:	bf00      	nop
 8005414:	370c      	adds	r7, #12
 8005416:	46bd      	mov	sp, r7
 8005418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541c:	4770      	bx	lr

0800541e <HAL_HRTIM_Output2ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output2ResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 800541e:	b480      	push	{r7}
 8005420:	b083      	sub	sp, #12
 8005422:	af00      	add	r7, sp, #0
 8005424:	6078      	str	r0, [r7, #4]
 8005426:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2ResetCallback could be implemented in the user file
   */
}
 8005428:	bf00      	nop
 800542a:	370c      	adds	r7, #12
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr

08005434 <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8005434:	b480      	push	{r7}
 8005436:	b085      	sub	sp, #20
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	f023 0307 	bic.w	r3, r3, #7
 800544c:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	68fa      	ldr	r2, [r7, #12]
 8005454:	4313      	orrs	r3, r2
 8005456:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f023 0318 	bic.w	r3, r3, #24
 800545e:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	68db      	ldr	r3, [r3, #12]
 8005464:	68fa      	ldr	r2, [r7, #12]
 8005466:	4313      	orrs	r3, r2
 8005468:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	68fa      	ldr	r2, [r7, #12]
 8005470:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	683a      	ldr	r2, [r7, #0]
 8005478:	6812      	ldr	r2, [r2, #0]
 800547a:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	683a      	ldr	r2, [r7, #0]
 8005482:	6852      	ldr	r2, [r2, #4]
 8005484:	619a      	str	r2, [r3, #24]
}
 8005486:	bf00      	nop
 8005488:	3714      	adds	r7, #20
 800548a:	46bd      	mov	sp, r7
 800548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005490:	4770      	bx	lr

08005492 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                        uint32_t TimerIdx,
                                        const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8005492:	b480      	push	{r7}
 8005494:	b087      	sub	sp, #28
 8005496:	af00      	add	r7, sp, #0
 8005498:	60f8      	str	r0, [r7, #12]
 800549a:	60b9      	str	r1, [r7, #8]
 800549c:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	3301      	adds	r3, #1
 80054a6:	01db      	lsls	r3, r3, #7
 80054a8:	4413      	add	r3, r2
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	f023 0307 	bic.w	r3, r3, #7
 80054b4:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	697a      	ldr	r2, [r7, #20]
 80054bc:	4313      	orrs	r3, r2
 80054be:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	f023 0318 	bic.w	r3, r3, #24
 80054c6:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	697a      	ldr	r2, [r7, #20]
 80054ce:	4313      	orrs	r3, r2
 80054d0:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681a      	ldr	r2, [r3, #0]
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	3301      	adds	r3, #1
 80054da:	01db      	lsls	r3, r3, #7
 80054dc:	4413      	add	r3, r2
 80054de:	697a      	ldr	r2, [r7, #20]
 80054e0:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	6819      	ldr	r1, [r3, #0]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	01db      	lsls	r3, r3, #7
 80054ee:	440b      	add	r3, r1
 80054f0:	3394      	adds	r3, #148	@ 0x94
 80054f2:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6819      	ldr	r1, [r3, #0]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	685a      	ldr	r2, [r3, #4]
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	01db      	lsls	r3, r3, #7
 8005500:	440b      	add	r3, r1
 8005502:	3398      	adds	r3, #152	@ 0x98
 8005504:	601a      	str	r2, [r3, #0]
}
 8005506:	bf00      	nop
 8005508:	371c      	adds	r7, #28
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr

08005512 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                        const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8005512:	b480      	push	{r7}
 8005514:	b085      	sub	sp, #20
 8005516:	af00      	add	r7, sp, #0
 8005518:	6078      	str	r0, [r7, #4]
 800551a:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 800552c:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	f023 0320 	bic.w	r3, r3, #32
 8005534:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	695b      	ldr	r3, [r3, #20]
 800553a:	68fa      	ldr	r2, [r7, #12]
 800553c:	4313      	orrs	r3, r2
 800553e:	60fb      	str	r3, [r7, #12]

  /* INTLVD bits are set to 00 */
  hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005546:	60fb      	str	r3, [r7, #12]
  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	695b      	ldr	r3, [r3, #20]
 800554c:	2b20      	cmp	r3, #32
 800554e:	d003      	beq.n	8005558 <HRTIM_MasterWaveform_Config+0x46>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	699b      	ldr	r3, [r3, #24]
 8005554:	2b02      	cmp	r3, #2
 8005556:	d108      	bne.n	800556a <HRTIM_MasterWaveform_Config+0x58>
  {
    /* INTLVD bits set to 00 */
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800555e:	60fb      	str	r3, [r7, #12]
    hrtim_mcr |= (HRTIM_MCR_HALF);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f043 0320 	orr.w	r3, r3, #32
 8005566:	60fb      	str	r3, [r7, #12]
 8005568:	e021      	b.n	80055ae <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	699b      	ldr	r3, [r3, #24]
 800556e:	2b03      	cmp	r3, #3
 8005570:	d108      	bne.n	8005584 <HRTIM_MasterWaveform_Config+0x72>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_0);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005578:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_1);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005580:	60fb      	str	r3, [r7, #12]
 8005582:	e014      	b.n	80055ae <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	699b      	ldr	r3, [r3, #24]
 8005588:	2b04      	cmp	r3, #4
 800558a:	d108      	bne.n	800559e <HRTIM_MasterWaveform_Config+0x8c>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_1);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005592:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_0);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800559a:	60fb      	str	r3, [r7, #12]
 800559c:	e007      	b.n	80055ae <HRTIM_MasterWaveform_Config+0x9c>
  }
  else
  {
    hrtim_mcr &= ~(HRTIM_MCR_HALF);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	f023 0320 	bic.w	r3, r3, #32
 80055a4:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80055ac:	60fb      	str	r3, [r7, #12]
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80055b4:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	69db      	ldr	r3, [r3, #28]
 80055ba:	68fa      	ldr	r2, [r7, #12]
 80055bc:	4313      	orrs	r3, r2
 80055be:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80055c6:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	6a1b      	ldr	r3, [r3, #32]
 80055cc:	68fa      	ldr	r2, [r7, #12]
 80055ce:	4313      	orrs	r3, r2
 80055d0:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80055d8:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055de:	68fa      	ldr	r2, [r7, #12]
 80055e0:	4313      	orrs	r3, r2
 80055e2:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 80055ea:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055f0:	68fa      	ldr	r2, [r7, #12]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80055fc:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	68fa      	ldr	r2, [r7, #12]
 8005606:	4313      	orrs	r3, r2
 8005608:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005610:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005616:	68fa      	ldr	r2, [r7, #12]
 8005618:	4313      	orrs	r3, r2
 800561a:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005622:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005628:	68ba      	ldr	r2, [r7, #8]
 800562a:	4313      	orrs	r3, r2
 800562c:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	68fa      	ldr	r2, [r7, #12]
 8005634:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	68ba      	ldr	r2, [r7, #8]
 800563c:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8005640:	bf00      	nop
 8005642:	3714      	adds	r7, #20
 8005644:	46bd      	mov	sp, r7
 8005646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564a:	4770      	bx	lr

0800564c <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 800564c:	b480      	push	{r7}
 800564e:	b08b      	sub	sp, #44	@ 0x2c
 8005650:	af00      	add	r7, sp, #0
 8005652:	60f8      	str	r0, [r7, #12]
 8005654:	60b9      	str	r1, [r7, #8]
 8005656:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	3301      	adds	r3, #1
 8005660:	01db      	lsls	r3, r3, #7
 8005662:	4413      	add	r3, r2
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	68fa      	ldr	r2, [r7, #12]
 8005668:	6811      	ldr	r1, [r2, #0]
 800566a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	3301      	adds	r3, #1
 8005672:	01db      	lsls	r3, r3, #7
 8005674:	440b      	add	r3, r1
 8005676:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	3301      	adds	r3, #1
 8005680:	01db      	lsls	r3, r3, #7
 8005682:	4413      	add	r3, r2
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	01db      	lsls	r3, r3, #7
 8005690:	4413      	add	r3, r2
 8005692:	33e8      	adds	r3, #232	@ 0xe8
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	01db      	lsls	r3, r3, #7
 80056a0:	4413      	add	r3, r2
 80056a2:	33e4      	adds	r3, #228	@ 0xe4
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 80056b0:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 80056b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b4:	f023 0320 	bic.w	r3, r3, #32
 80056b8:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	695b      	ldr	r3, [r3, #20]
 80056be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056c0:	4313      	orrs	r3, r2
 80056c2:	627b      	str	r3, [r7, #36]	@ 0x24

  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	695b      	ldr	r3, [r3, #20]
 80056c8:	2b20      	cmp	r3, #32
 80056ca:	d003      	beq.n	80056d4 <HRTIM_TimingUnitWaveform_Config+0x88>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	699b      	ldr	r3, [r3, #24]
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d108      	bne.n	80056e6 <HRTIM_TimingUnitWaveform_Config+0x9a>
  {
    /* INTLVD bits set to 00 */
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 80056d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d6:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 80056da:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr |= (HRTIM_TIMCR_HALF);
 80056dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056de:	f043 0320 	orr.w	r3, r3, #32
 80056e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80056e4:	e021      	b.n	800572a <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	699b      	ldr	r3, [r3, #24]
 80056ea:	2b03      	cmp	r3, #3
 80056ec:	d108      	bne.n	8005700 <HRTIM_TimingUnitWaveform_Config+0xb4>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_0);
 80056ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056f4:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_1);
 80056f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80056fe:	e014      	b.n	800572a <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	699b      	ldr	r3, [r3, #24]
 8005704:	2b04      	cmp	r3, #4
 8005706:	d108      	bne.n	800571a <HRTIM_TimingUnitWaveform_Config+0xce>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_1);
 8005708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800570a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800570e:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_0);
 8005710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005712:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005716:	627b      	str	r3, [r7, #36]	@ 0x24
 8005718:	e007      	b.n	800572a <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else
  {
    hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 800571a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800571c:	f023 0320 	bic.w	r3, r3, #32
 8005720:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 8005722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005724:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 8005728:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 800572a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800572c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005730:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	69db      	ldr	r3, [r3, #28]
 8005736:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005738:	4313      	orrs	r3, r2
 800573a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 800573c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800573e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005742:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6a1b      	ldr	r3, [r3, #32]
 8005748:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800574a:	4313      	orrs	r3, r2
 800574c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 800574e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005750:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005754:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800575a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800575c:	4313      	orrs	r3, r2
 800575e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 8005760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005762:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8005766:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800576c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800576e:	4313      	orrs	r3, r2
 8005770:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 8005772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005774:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005778:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800577e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005780:	4313      	orrs	r3, r2
 8005782:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 8005784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005786:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800578a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005790:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005794:	d103      	bne.n	800579e <HRTIM_TimingUnitWaveform_Config+0x152>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 8005796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005798:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800579c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 800579e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057a4:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057ac:	4313      	orrs	r3, r2
 80057ae:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 80057b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80057b6:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057be:	4313      	orrs	r3, r2
 80057c0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 80057c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c4:	f023 73fc 	bic.w	r3, r3, #33030144	@ 0x1f80000
 80057c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057cc:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057d4:	4313      	orrs	r3, r2
 80057d6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 80057d8:	69bb      	ldr	r3, [r7, #24]
 80057da:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80057de:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80057e8:	69ba      	ldr	r2, [r7, #24]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 80057ee:	69bb      	ldr	r3, [r7, #24]
 80057f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80057f4:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057fa:	69ba      	ldr	r2, [r7, #24]
 80057fc:	4313      	orrs	r3, r2
 80057fe:	61bb      	str	r3, [r7, #24]

  /* Enable/Disable dead time insertion at timer level */
  hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 8005800:	6a3b      	ldr	r3, [r7, #32]
 8005802:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005806:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800580c:	6a3a      	ldr	r2, [r7, #32]
 800580e:	4313      	orrs	r3, r2
 8005810:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if (((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005816:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 800581a:	d004      	beq.n	8005826 <HRTIM_TimingUnitWaveform_Config+0x1da>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005820:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 8005824:	d103      	bne.n	800582e <HRTIM_TimingUnitWaveform_Config+0x1e2>
      || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800582a:	2b40      	cmp	r3, #64	@ 0x40
 800582c:	d108      	bne.n	8005840 <HRTIM_TimingUnitWaveform_Config+0x1f4>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT | HRTIM_OUTR_DLYPRTEN);
 800582e:	6a3b      	ldr	r3, [r7, #32]
 8005830:	f423 53f0 	bic.w	r3, r3, #7680	@ 0x1e00
 8005834:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800583a:	6a3a      	ldr	r2, [r7, #32]
 800583c:	4313      	orrs	r3, r2
 800583e:	623b      	str	r3, [r7, #32]
  }

  /* Set the BIAR mode : one bit for both outputs */
  hrtim_timoutr &= ~(HRTIM_OUTR_BIAR);
 8005840:	6a3b      	ldr	r3, [r7, #32]
 8005842:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005846:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= (pTimerCfg->BalancedIdleAutomaticResume);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800584c:	6a3a      	ldr	r2, [r7, #32]
 800584e:	4313      	orrs	r3, r2
 8005850:	623b      	str	r3, [r7, #32]

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005856:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	2b05      	cmp	r3, #5
 800585c:	d850      	bhi.n	8005900 <HRTIM_TimingUnitWaveform_Config+0x2b4>
 800585e:	a201      	add	r2, pc, #4	@ (adr r2, 8005864 <HRTIM_TimingUnitWaveform_Config+0x218>)
 8005860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005864:	0800587d 	.word	0x0800587d
 8005868:	08005893 	.word	0x08005893
 800586c:	080058a9 	.word	0x080058a9
 8005870:	080058bf 	.word	0x080058bf
 8005874:	080058d5 	.word	0x080058d5
 8005878:	080058eb 	.word	0x080058eb
  {
    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 800587c:	69fb      	ldr	r3, [r7, #28]
 800587e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005882:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 1U);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005888:	005b      	lsls	r3, r3, #1
 800588a:	69fa      	ldr	r2, [r7, #28]
 800588c:	4313      	orrs	r3, r2
 800588e:	61fb      	str	r3, [r7, #28]
      break;
 8005890:	e037      	b.n	8005902 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 8005892:	69fb      	ldr	r3, [r7, #28]
 8005894:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005898:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 2U);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	69fa      	ldr	r2, [r7, #28]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	61fb      	str	r3, [r7, #28]
      break;
 80058a6:	e02c      	b.n	8005902 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 80058a8:	69fb      	ldr	r3, [r7, #28]
 80058aa:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80058ae:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 3U);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058b4:	00db      	lsls	r3, r3, #3
 80058b6:	69fa      	ldr	r2, [r7, #28]
 80058b8:	4313      	orrs	r3, r2
 80058ba:	61fb      	str	r3, [r7, #28]
      break;
 80058bc:	e021      	b.n	8005902 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 80058be:	69fb      	ldr	r3, [r7, #28]
 80058c0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80058c4:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 4U);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058ca:	011b      	lsls	r3, r3, #4
 80058cc:	69fa      	ldr	r2, [r7, #28]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	61fb      	str	r3, [r7, #28]
      break;
 80058d2:	e016      	b.n	8005902 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 80058d4:	69fb      	ldr	r3, [r7, #28]
 80058d6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80058da:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 5U);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058e0:	015b      	lsls	r3, r3, #5
 80058e2:	69fa      	ldr	r2, [r7, #28]
 80058e4:	4313      	orrs	r3, r2
 80058e6:	61fb      	str	r3, [r7, #28]
      break;
 80058e8:	e00b      	b.n	8005902 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TFBM);
 80058ea:	69fb      	ldr	r3, [r7, #28]
 80058ec:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80058f0:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 6U);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058f6:	019b      	lsls	r3, r3, #6
 80058f8:	69fa      	ldr	r2, [r7, #28]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	61fb      	str	r3, [r7, #28]
      break;
 80058fe:	e000      	b.n	8005902 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    default:
      break;
 8005900:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	3301      	adds	r3, #1
 800590a:	01db      	lsls	r3, r3, #7
 800590c:	4413      	add	r3, r2
 800590e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005910:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	01db      	lsls	r3, r3, #7
 800591a:	4413      	add	r3, r2
 800591c:	33e8      	adds	r3, #232	@ 0xe8
 800591e:	69ba      	ldr	r2, [r7, #24]
 8005920:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	01db      	lsls	r3, r3, #7
 800592a:	4413      	add	r3, r2
 800592c:	33e4      	adds	r3, #228	@ 0xe4
 800592e:	6a3a      	ldr	r2, [r7, #32]
 8005930:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	01db      	lsls	r3, r3, #7
 800593a:	4413      	add	r3, r2
 800593c:	33d4      	adds	r3, #212	@ 0xd4
 800593e:	697a      	ldr	r2, [r7, #20]
 8005940:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	69fa      	ldr	r2, [r7, #28]
 8005948:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 800594c:	bf00      	nop
 800594e:	372c      	adds	r7, #44	@ 0x2c
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr

08005958 <HRTIM_TimingUnitWaveform_Control>:
  * @retval None
  */
static void HRTIM_TimingUnitWaveform_Control(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 8005958:	b480      	push	{r7}
 800595a:	b087      	sub	sp, #28
 800595c:	af00      	add	r7, sp, #0
 800595e:	60f8      	str	r0, [r7, #12]
 8005960:	60b9      	str	r1, [r7, #8]
 8005962:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr2;

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr2 = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	01db      	lsls	r3, r3, #7
 800596c:	4413      	add	r3, r2
 800596e:	33ec      	adds	r3, #236	@ 0xec
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	617b      	str	r3, [r7, #20]

  /* Set the UpDown counting Mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_UDM);
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	f023 0310 	bic.w	r3, r3, #16
 800597a:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= (pTimerCtl->UpDownMode << HRTIM_TIMCR2_UDM_Pos) ;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	011b      	lsls	r3, r3, #4
 8005982:	697a      	ldr	r2, [r7, #20]
 8005984:	4313      	orrs	r3, r2
 8005986:	617b      	str	r3, [r7, #20]

  /* Set the TrigHalf Mode : requires the counter to be disabled */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_TRGHLF);
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800598e:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->TrigHalf;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	685b      	ldr	r3, [r3, #4]
 8005994:	697a      	ldr	r2, [r7, #20]
 8005996:	4313      	orrs	r3, r2
 8005998:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP1);
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059a0:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP1;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	68db      	ldr	r3, [r3, #12]
 80059a6:	697a      	ldr	r2, [r7, #20]
 80059a8:	4313      	orrs	r3, r2
 80059aa:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP3);
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80059b2:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP3;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	689b      	ldr	r3, [r3, #8]
 80059b8:	697a      	ldr	r2, [r7, #20]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	617b      	str	r3, [r7, #20]

  if (pTimerCtl->DualChannelDacEnable == HRTIM_TIMER_DCDE_ENABLED)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	699b      	ldr	r3, [r3, #24]
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	d11a      	bne.n	80059fc <HRTIM_TimingUnitWaveform_Control+0xa4>
  {
    /* Set the DualChannel DAC Reset trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDR);
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	f023 0304 	bic.w	r3, r3, #4
 80059cc:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacReset;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	691b      	ldr	r3, [r3, #16]
 80059d2:	697a      	ldr	r2, [r7, #20]
 80059d4:	4313      	orrs	r3, r2
 80059d6:	617b      	str	r3, [r7, #20]

    /* Set the DualChannel DAC Step trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDS);
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	f023 0302 	bic.w	r3, r3, #2
 80059de:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacStep;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	695b      	ldr	r3, [r3, #20]
 80059e4:	697a      	ldr	r2, [r7, #20]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	617b      	str	r3, [r7, #20]

    /* Enable the DualChannel DAC trigger */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDE);
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	f023 0301 	bic.w	r3, r3, #1
 80059f0:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacEnable;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	699b      	ldr	r3, [r3, #24]
 80059f6:	697a      	ldr	r2, [r7, #20]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	617b      	str	r3, [r7, #20]
  }
  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2  = hrtim_timcr2;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	01db      	lsls	r3, r3, #7
 8005a04:	4413      	add	r3, r2
 8005a06:	33ec      	adds	r3, #236	@ 0xec
 8005a08:	697a      	ldr	r2, [r7, #20]
 8005a0a:	601a      	str	r2, [r3, #0]

}
 8005a0c:	bf00      	nop
 8005a0e:	371c      	adds	r7, #28
 8005a10:	46bd      	mov	sp, r7
 8005a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a16:	4770      	bx	lr

08005a18 <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b089      	sub	sp, #36	@ 0x24
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	60f8      	str	r0, [r7, #12]
 8005a20:	60b9      	str	r1, [r7, #8]
 8005a22:	607a      	str	r2, [r7, #4]
 8005a24:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 8005a26:	2300      	movs	r3, #0
 8005a28:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	01db      	lsls	r3, r3, #7
 8005a32:	4413      	add	r3, r2
 8005a34:	33e4      	adds	r3, #228	@ 0xe4
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	01db      	lsls	r3, r3, #7
 8005a42:	4413      	add	r3, r2
 8005a44:	33b8      	adds	r3, #184	@ 0xb8
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	617b      	str	r3, [r7, #20]

  switch (Output)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a50:	d05d      	beq.n	8005b0e <HRTIM_OutputConfig+0xf6>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a58:	d86e      	bhi.n	8005b38 <HRTIM_OutputConfig+0x120>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a60:	d042      	beq.n	8005ae8 <HRTIM_OutputConfig+0xd0>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a68:	d866      	bhi.n	8005b38 <HRTIM_OutputConfig+0x120>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a70:	d04d      	beq.n	8005b0e <HRTIM_OutputConfig+0xf6>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a78:	d85e      	bhi.n	8005b38 <HRTIM_OutputConfig+0x120>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a80:	d032      	beq.n	8005ae8 <HRTIM_OutputConfig+0xd0>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a88:	d856      	bhi.n	8005b38 <HRTIM_OutputConfig+0x120>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2b80      	cmp	r3, #128	@ 0x80
 8005a8e:	d03e      	beq.n	8005b0e <HRTIM_OutputConfig+0xf6>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2b80      	cmp	r3, #128	@ 0x80
 8005a94:	d850      	bhi.n	8005b38 <HRTIM_OutputConfig+0x120>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2b40      	cmp	r3, #64	@ 0x40
 8005a9a:	d025      	beq.n	8005ae8 <HRTIM_OutputConfig+0xd0>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2b40      	cmp	r3, #64	@ 0x40
 8005aa0:	d84a      	bhi.n	8005b38 <HRTIM_OutputConfig+0x120>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d01f      	beq.n	8005ae8 <HRTIM_OutputConfig+0xd0>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d044      	beq.n	8005b38 <HRTIM_OutputConfig+0x120>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2b20      	cmp	r3, #32
 8005ab2:	d841      	bhi.n	8005b38 <HRTIM_OutputConfig+0x120>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2b02      	cmp	r3, #2
 8005ab8:	d33e      	bcc.n	8005b38 <HRTIM_OutputConfig+0x120>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	3b02      	subs	r3, #2
 8005abe:	2201      	movs	r2, #1
 8005ac0:	409a      	lsls	r2, r3
 8005ac2:	4b48      	ldr	r3, [pc, #288]	@ (8005be4 <HRTIM_OutputConfig+0x1cc>)
 8005ac4:	4013      	ands	r3, r2
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	bf14      	ite	ne
 8005aca:	2301      	movne	r3, #1
 8005acc:	2300      	moveq	r3, #0
 8005ace:	b2db      	uxtb	r3, r3
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d11c      	bne.n	8005b0e <HRTIM_OutputConfig+0xf6>
 8005ad4:	f244 0304 	movw	r3, #16388	@ 0x4004
 8005ad8:	4013      	ands	r3, r2
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	bf14      	ite	ne
 8005ade:	2301      	movne	r3, #1
 8005ae0:	2300      	moveq	r3, #0
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d027      	beq.n	8005b38 <HRTIM_OutputConfig+0x120>
    case HRTIM_OUTPUT_TD1:
    case HRTIM_OUTPUT_TE1:
    case HRTIM_OUTPUT_TF1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	6819      	ldr	r1, [r3, #0]
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	685a      	ldr	r2, [r3, #4]
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	01db      	lsls	r3, r3, #7
 8005af4:	440b      	add	r3, r1
 8005af6:	33bc      	adds	r3, #188	@ 0xbc
 8005af8:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	6819      	ldr	r1, [r3, #0]
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	689a      	ldr	r2, [r3, #8]
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	01db      	lsls	r3, r3, #7
 8005b06:	440b      	add	r3, r1
 8005b08:	33c0      	adds	r3, #192	@ 0xc0
 8005b0a:	601a      	str	r2, [r3, #0]
      break;
 8005b0c:	e015      	b.n	8005b3a <HRTIM_OutputConfig+0x122>
    case HRTIM_OUTPUT_TD2:
    case HRTIM_OUTPUT_TE2:
    case HRTIM_OUTPUT_TF2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	6819      	ldr	r1, [r3, #0]
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	685a      	ldr	r2, [r3, #4]
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	01db      	lsls	r3, r3, #7
 8005b1a:	440b      	add	r3, r1
 8005b1c:	33c4      	adds	r3, #196	@ 0xc4
 8005b1e:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	6819      	ldr	r1, [r3, #0]
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	689a      	ldr	r2, [r3, #8]
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	01db      	lsls	r3, r3, #7
 8005b2c:	440b      	add	r3, r1
 8005b2e:	33c8      	adds	r3, #200	@ 0xc8
 8005b30:	601a      	str	r2, [r3, #0]
      shift = 16U;
 8005b32:	2310      	movs	r3, #16
 8005b34:	61bb      	str	r3, [r7, #24]
      break;
 8005b36:	e000      	b.n	8005b3a <HRTIM_OutputConfig+0x122>
    }

    default:
      break;
 8005b38:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1 |
                   HRTIM_OUTR_FAULT1 |
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 8005b3a:	22fe      	movs	r2, #254	@ 0xfe
 8005b3c:	69bb      	ldr	r3, [r7, #24]
 8005b3e:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 8005b42:	43db      	mvns	r3, r3
 8005b44:	69fa      	ldr	r2, [r7, #28]
 8005b46:	4013      	ands	r3, r2
 8005b48:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	69bb      	ldr	r3, [r7, #24]
 8005b50:	fa02 f303 	lsl.w	r3, r2, r3
 8005b54:	69fa      	ldr	r2, [r7, #28]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	68da      	ldr	r2, [r3, #12]
 8005b5e:	69bb      	ldr	r3, [r7, #24]
 8005b60:	fa02 f303 	lsl.w	r3, r2, r3
 8005b64:	69fa      	ldr	r2, [r7, #28]
 8005b66:	4313      	orrs	r3, r2
 8005b68:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	691a      	ldr	r2, [r3, #16]
 8005b6e:	69bb      	ldr	r3, [r7, #24]
 8005b70:	fa02 f303 	lsl.w	r3, r2, r3
 8005b74:	69fa      	ldr	r2, [r7, #28]
 8005b76:	4313      	orrs	r3, r2
 8005b78:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	695a      	ldr	r2, [r3, #20]
 8005b7e:	69bb      	ldr	r3, [r7, #24]
 8005b80:	fa02 f303 	lsl.w	r3, r2, r3
 8005b84:	69fa      	ldr	r2, [r7, #28]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	699a      	ldr	r2, [r3, #24]
 8005b8e:	69bb      	ldr	r3, [r7, #24]
 8005b90:	fa02 f303 	lsl.w	r3, r2, r3
 8005b94:	69fa      	ldr	r2, [r7, #28]
 8005b96:	4313      	orrs	r3, r2
 8005b98:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	691b      	ldr	r3, [r3, #16]
 8005b9e:	2b08      	cmp	r3, #8
 8005ba0:	d111      	bne.n	8005bc6 <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d10c      	bne.n	8005bc6 <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d107      	bne.n	8005bc6 <HRTIM_OutputConfig+0x1ae>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	69da      	ldr	r2, [r3, #28]
 8005bba:	69bb      	ldr	r3, [r7, #24]
 8005bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8005bc0:	69fa      	ldr	r2, [r7, #28]
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681a      	ldr	r2, [r3, #0]
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	01db      	lsls	r3, r3, #7
 8005bce:	4413      	add	r3, r2
 8005bd0:	33e4      	adds	r3, #228	@ 0xe4
 8005bd2:	69fa      	ldr	r2, [r7, #28]
 8005bd4:	601a      	str	r2, [r3, #0]
}
 8005bd6:	bf00      	nop
 8005bd8:	3724      	adds	r7, #36	@ 0x24
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be0:	4770      	bx	lr
 8005be2:	bf00      	nop
 8005be4:	40000041 	.word	0x40000041

08005be8 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef *hhrtim,
                                       uint32_t TimerIdx)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b083      	sub	sp, #12
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
 8005bf0:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	2b06      	cmp	r3, #6
 8005bf6:	d85e      	bhi.n	8005cb6 <HRTIM_ForceRegistersUpdate+0xce>
 8005bf8:	a201      	add	r2, pc, #4	@ (adr r2, 8005c00 <HRTIM_ForceRegistersUpdate+0x18>)
 8005bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bfe:	bf00      	nop
 8005c00:	08005c33 	.word	0x08005c33
 8005c04:	08005c49 	.word	0x08005c49
 8005c08:	08005c5f 	.word	0x08005c5f
 8005c0c:	08005c75 	.word	0x08005c75
 8005c10:	08005c8b 	.word	0x08005c8b
 8005c14:	08005ca1 	.word	0x08005ca1
 8005c18:	08005c1d 	.word	0x08005c1d
  {
    case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f042 0201 	orr.w	r2, r2, #1
 8005c2c:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005c30:	e042      	b.n	8005cb8 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f042 0202 	orr.w	r2, r2, #2
 8005c42:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005c46:	e037      	b.n	8005cb8 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f042 0204 	orr.w	r2, r2, #4
 8005c58:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005c5c:	e02c      	b.n	8005cb8 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f042 0208 	orr.w	r2, r2, #8
 8005c6e:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005c72:	e021      	b.n	8005cb8 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f042 0210 	orr.w	r2, r2, #16
 8005c84:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005c88:	e016      	b.n	8005cb8 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f042 0220 	orr.w	r2, r2, #32
 8005c9a:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005c9e:	e00b      	b.n	8005cb8 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TFSWU;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005cb0:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005cb4:	e000      	b.n	8005cb8 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    default:
      break;
 8005cb6:	bf00      	nop
  }
}
 8005cb8:	bf00      	nop
 8005cba:	370c      	adds	r7, #12
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr

08005cc4 <HRTIM_HRTIM_ISR>:
  * @brief  HRTIM interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_HRTIM_ISR(HRTIM_HandleTypeDef *hhrtim)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b084      	sub	sp, #16
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8005cd4:	60fb      	str	r3, [r7, #12]
  uint32_t ierits   = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f8d3 3390 	ldr.w	r3, [r3, #912]	@ 0x390
 8005cde:	60bb      	str	r3, [r7, #8]

  /* Fault 1 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT1) != (uint32_t)RESET)
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f003 0301 	and.w	r3, r3, #1
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d00c      	beq.n	8005d04 <HRTIM_HRTIM_ISR+0x40>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT1) != (uint32_t)RESET)
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	f003 0301 	and.w	r3, r3, #1
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d007      	beq.n	8005d04 <HRTIM_HRTIM_ISR+0x40>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT1);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault1Callback(hhrtim);
#else
      HAL_HRTIM_Fault1Callback(hhrtim);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f7ff fa9a 	bl	8005238 <HAL_HRTIM_Fault1Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 2 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT2) != (uint32_t)RESET)
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	f003 0302 	and.w	r3, r3, #2
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d00c      	beq.n	8005d28 <HRTIM_HRTIM_ISR+0x64>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT2) != (uint32_t)RESET)
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	f003 0302 	and.w	r3, r3, #2
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d007      	beq.n	8005d28 <HRTIM_HRTIM_ISR+0x64>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT2);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	2202      	movs	r2, #2
 8005d1e:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault2Callback(hhrtim);
#else
      HAL_HRTIM_Fault2Callback(hhrtim);
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f7ff fa92 	bl	800524c <HAL_HRTIM_Fault2Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 3 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT3) != (uint32_t)RESET)
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	f003 0304 	and.w	r3, r3, #4
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d00c      	beq.n	8005d4c <HRTIM_HRTIM_ISR+0x88>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT3) != (uint32_t)RESET)
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	f003 0304 	and.w	r3, r3, #4
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d007      	beq.n	8005d4c <HRTIM_HRTIM_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT3);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	2204      	movs	r2, #4
 8005d42:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault3Callback(hhrtim);
#else
      HAL_HRTIM_Fault3Callback(hhrtim);
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	f7ff fa8a 	bl	8005260 <HAL_HRTIM_Fault3Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 4 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT4) != (uint32_t)RESET)
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	f003 0308 	and.w	r3, r3, #8
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d00c      	beq.n	8005d70 <HRTIM_HRTIM_ISR+0xac>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT4) != (uint32_t)RESET)
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	f003 0308 	and.w	r3, r3, #8
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d007      	beq.n	8005d70 <HRTIM_HRTIM_ISR+0xac>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT4);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	2208      	movs	r2, #8
 8005d66:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault4Callback(hhrtim);
#else
      HAL_HRTIM_Fault4Callback(hhrtim);
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	f7ff fa82 	bl	8005274 <HAL_HRTIM_Fault4Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 5 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT5) != (uint32_t)RESET)
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	f003 0310 	and.w	r3, r3, #16
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d00c      	beq.n	8005d94 <HRTIM_HRTIM_ISR+0xd0>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT5) != (uint32_t)RESET)
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	f003 0310 	and.w	r3, r3, #16
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d007      	beq.n	8005d94 <HRTIM_HRTIM_ISR+0xd0>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT5);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	2210      	movs	r2, #16
 8005d8a:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 5 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault5Callback(hhrtim);
#else
      HAL_HRTIM_Fault5Callback(hhrtim);
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f7ff fa7a 	bl	8005288 <HAL_HRTIM_Fault5Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 6 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT6) != (uint32_t)RESET)
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d00c      	beq.n	8005db8 <HRTIM_HRTIM_ISR+0xf4>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT6) != (uint32_t)RESET)
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d007      	beq.n	8005db8 <HRTIM_HRTIM_ISR+0xf4>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT6);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	2240      	movs	r2, #64	@ 0x40
 8005dae:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 6 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault6Callback(hhrtim);
#else
      HAL_HRTIM_Fault6Callback(hhrtim);
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f7ff fa72 	bl	800529c <HAL_HRTIM_Fault6Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* System fault event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_SYSFLT) != (uint32_t)RESET)
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	f003 0320 	and.w	r3, r3, #32
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d00c      	beq.n	8005ddc <HRTIM_HRTIM_ISR+0x118>
  {
    if ((uint32_t)(ierits & HRTIM_IT_SYSFLT) != (uint32_t)RESET)
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	f003 0320 	and.w	r3, r3, #32
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d007      	beq.n	8005ddc <HRTIM_HRTIM_ISR+0x118>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_SYSFLT);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	2220      	movs	r2, #32
 8005dd2:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SystemFaultCallback(hhrtim);
#else
      HAL_HRTIM_SystemFaultCallback(hhrtim);
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	f7ff fa6a 	bl	80052b0 <HAL_HRTIM_SystemFaultCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ddc:	bf00      	nop
 8005dde:	3710      	adds	r7, #16
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bd80      	pop	{r7, pc}

08005de4 <HRTIM_Master_ISR>:
  * @brief  Master timer interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_Master_ISR(HRTIM_HandleTypeDef *hhrtim)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b086      	sub	sp, #24
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8005df4:	617b      	str	r3, [r7, #20]
  uint32_t ierits    = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f8d3 3390 	ldr.w	r3, [r3, #912]	@ 0x390
 8005dfe:	613b      	str	r3, [r7, #16]
  uint32_t misrflags = READ_REG(hhrtim->Instance->sMasterRegs.MISR);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	60fb      	str	r3, [r7, #12]
  uint32_t mdierits  = READ_REG(hhrtim->Instance->sMasterRegs.MDIER);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	68db      	ldr	r3, [r3, #12]
 8005e0e:	60bb      	str	r3, [r7, #8]

  /* DLL calibration ready event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_DLLRDY) != (uint32_t)RESET)
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d015      	beq.n	8005e46 <HRTIM_Master_ISR+0x62>
  {
    if ((uint32_t)(ierits & HRTIM_IT_DLLRDY) != (uint32_t)RESET)
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d010      	beq.n	8005e46 <HRTIM_Master_ISR+0x62>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_DLLRDY);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005e2c:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Set HRTIM State */
      hhrtim->State = HAL_HRTIM_STATE_READY;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

      /* Process unlocked */
      __HAL_UNLOCK(hhrtim);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DLLCalibrationReadyCallback(hhrtim);
#else
      HAL_HRTIM_DLLCalibrationReadyCallback(hhrtim);
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	f7ff fa3f 	bl	80052c4 <HAL_HRTIM_DLLCalibrationReadyCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Burst mode period event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_BMPER) != (uint32_t)RESET)
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d00d      	beq.n	8005e6c <HRTIM_Master_ISR+0x88>
  {
    if ((uint32_t)(ierits & HRTIM_IT_BMPER) != (uint32_t)RESET)
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d008      	beq.n	8005e6c <HRTIM_Master_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_BMPER);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005e62:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Burst mode period event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->BurstModePeriodCallback(hhrtim);
#else
      HAL_HRTIM_BurstModePeriodCallback(hhrtim);
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f7ff fa36 	bl	80052d8 <HAL_HRTIM_BurstModePeriodCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 1 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP1) != (uint32_t)RESET)
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	f003 0301 	and.w	r3, r3, #1
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d00c      	beq.n	8005e90 <HRTIM_Master_ISR+0xac>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP1) != (uint32_t)RESET)
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	f003 0301 	and.w	r3, r3, #1
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d007      	beq.n	8005e90 <HRTIM_Master_ISR+0xac>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP1);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	2201      	movs	r2, #1
 8005e86:	609a      	str	r2, [r3, #8]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005e88:	2106      	movs	r1, #6
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f7ff fa4e 	bl	800532c <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 2 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP2) != (uint32_t)RESET)
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f003 0302 	and.w	r3, r3, #2
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d00c      	beq.n	8005eb4 <HRTIM_Master_ISR+0xd0>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP2) != (uint32_t)RESET)
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	f003 0302 	and.w	r3, r3, #2
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d007      	beq.n	8005eb4 <HRTIM_Master_ISR+0xd0>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP2);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	2202      	movs	r2, #2
 8005eaa:	609a      	str	r2, [r3, #8]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005eac:	2106      	movs	r1, #6
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f7ff fa47 	bl	8005342 <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 3 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP3) != (uint32_t)RESET)
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	f003 0304 	and.w	r3, r3, #4
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d00c      	beq.n	8005ed8 <HRTIM_Master_ISR+0xf4>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP3) != (uint32_t)RESET)
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	f003 0304 	and.w	r3, r3, #4
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d007      	beq.n	8005ed8 <HRTIM_Master_ISR+0xf4>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP3);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	2204      	movs	r2, #4
 8005ece:	609a      	str	r2, [r3, #8]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005ed0:	2106      	movs	r1, #6
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f7ff fa40 	bl	8005358 <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 4 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP4) != (uint32_t)RESET)
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f003 0308 	and.w	r3, r3, #8
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d00c      	beq.n	8005efc <HRTIM_Master_ISR+0x118>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP4) != (uint32_t)RESET)
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	f003 0308 	and.w	r3, r3, #8
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d007      	beq.n	8005efc <HRTIM_Master_ISR+0x118>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP4);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	2208      	movs	r2, #8
 8005ef2:	609a      	str	r2, [r3, #8]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005ef4:	2106      	movs	r1, #6
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f7ff fa39 	bl	800536e <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer repetition event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MREP) != (uint32_t)RESET)
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	f003 0310 	and.w	r3, r3, #16
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d00c      	beq.n	8005f20 <HRTIM_Master_ISR+0x13c>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MREP) != (uint32_t)RESET)
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	f003 0310 	and.w	r3, r3, #16
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d007      	beq.n	8005f20 <HRTIM_Master_ISR+0x13c>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MREP);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	2210      	movs	r2, #16
 8005f16:	609a      	str	r2, [r3, #8]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005f18:	2106      	movs	r1, #6
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f7ff f9fb 	bl	8005316 <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Synchronization input event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_SYNC) != (uint32_t)RESET)
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f003 0320 	and.w	r3, r3, #32
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d00b      	beq.n	8005f42 <HRTIM_Master_ISR+0x15e>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_SYNC) != (uint32_t)RESET)
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	f003 0320 	and.w	r3, r3, #32
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d006      	beq.n	8005f42 <HRTIM_Master_ISR+0x15e>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_SYNC);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	2220      	movs	r2, #32
 8005f3a:	609a      	str	r2, [r3, #8]

      /* Invoke synchronization event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SynchronizationEventCallback(hhrtim);
#else
      HAL_HRTIM_SynchronizationEventCallback(hhrtim);
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f7ff f9d5 	bl	80052ec <HAL_HRTIM_SynchronizationEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer registers update event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MUPD) != (uint32_t)RESET)
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d00c      	beq.n	8005f66 <HRTIM_Master_ISR+0x182>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MUPD) != (uint32_t)RESET)
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d007      	beq.n	8005f66 <HRTIM_Master_ISR+0x182>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MUPD);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	2240      	movs	r2, #64	@ 0x40
 8005f5c:	609a      	str	r2, [r3, #8]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005f5e:	2106      	movs	r1, #6
 8005f60:	6878      	ldr	r0, [r7, #4]
 8005f62:	f7ff f9cd 	bl	8005300 <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f66:	bf00      	nop
 8005f68:	3718      	adds	r7, #24
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}

08005f6e <HRTIM_Timer_ISR>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
static void HRTIM_Timer_ISR(HRTIM_HandleTypeDef *hhrtim,
                            uint32_t TimerIdx)
{
 8005f6e:	b580      	push	{r7, lr}
 8005f70:	b084      	sub	sp, #16
 8005f72:	af00      	add	r7, sp, #0
 8005f74:	6078      	str	r0, [r7, #4]
 8005f76:	6039      	str	r1, [r7, #0]
  uint32_t tisrflags = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxISR);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681a      	ldr	r2, [r3, #0]
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	3301      	adds	r3, #1
 8005f80:	01db      	lsls	r3, r3, #7
 8005f82:	4413      	add	r3, r2
 8005f84:	3304      	adds	r3, #4
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	60fb      	str	r3, [r7, #12]
  uint32_t tdierits  = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxDIER);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681a      	ldr	r2, [r3, #0]
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	01db      	lsls	r3, r3, #7
 8005f92:	4413      	add	r3, r2
 8005f94:	338c      	adds	r3, #140	@ 0x8c
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	60bb      	str	r3, [r7, #8]

  /* Timer compare 1 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP1) != (uint32_t)RESET)
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	f003 0301 	and.w	r3, r3, #1
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d010      	beq.n	8005fc6 <HRTIM_Timer_ISR+0x58>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP1) != (uint32_t)RESET)
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	f003 0301 	and.w	r3, r3, #1
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d00b      	beq.n	8005fc6 <HRTIM_Timer_ISR+0x58>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP1);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681a      	ldr	r2, [r3, #0]
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	01db      	lsls	r3, r3, #7
 8005fb6:	4413      	add	r3, r2
 8005fb8:	3388      	adds	r3, #136	@ 0x88
 8005fba:	2201      	movs	r2, #1
 8005fbc:	601a      	str	r2, [r3, #0]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, TimerIdx);
 8005fbe:	6839      	ldr	r1, [r7, #0]
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f7ff f9b3 	bl	800532c <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 2 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP2) != (uint32_t)RESET)
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	f003 0302 	and.w	r3, r3, #2
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d010      	beq.n	8005ff2 <HRTIM_Timer_ISR+0x84>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP2) != (uint32_t)RESET)
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	f003 0302 	and.w	r3, r3, #2
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d00b      	beq.n	8005ff2 <HRTIM_Timer_ISR+0x84>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP2);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	01db      	lsls	r3, r3, #7
 8005fe2:	4413      	add	r3, r2
 8005fe4:	3388      	adds	r3, #136	@ 0x88
 8005fe6:	2202      	movs	r2, #2
 8005fe8:	601a      	str	r2, [r3, #0]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, TimerIdx);
 8005fea:	6839      	ldr	r1, [r7, #0]
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f7ff f9a8 	bl	8005342 <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 3 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP3) != (uint32_t)RESET)
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	f003 0304 	and.w	r3, r3, #4
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d010      	beq.n	800601e <HRTIM_Timer_ISR+0xb0>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP3) != (uint32_t)RESET)
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	f003 0304 	and.w	r3, r3, #4
 8006002:	2b00      	cmp	r3, #0
 8006004:	d00b      	beq.n	800601e <HRTIM_Timer_ISR+0xb0>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP3);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	01db      	lsls	r3, r3, #7
 800600e:	4413      	add	r3, r2
 8006010:	3388      	adds	r3, #136	@ 0x88
 8006012:	2204      	movs	r2, #4
 8006014:	601a      	str	r2, [r3, #0]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, TimerIdx);
 8006016:	6839      	ldr	r1, [r7, #0]
 8006018:	6878      	ldr	r0, [r7, #4]
 800601a:	f7ff f99d 	bl	8005358 <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 4 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP4) != (uint32_t)RESET)
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	f003 0308 	and.w	r3, r3, #8
 8006024:	2b00      	cmp	r3, #0
 8006026:	d010      	beq.n	800604a <HRTIM_Timer_ISR+0xdc>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP4) != (uint32_t)RESET)
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	f003 0308 	and.w	r3, r3, #8
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00b      	beq.n	800604a <HRTIM_Timer_ISR+0xdc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP4);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681a      	ldr	r2, [r3, #0]
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	01db      	lsls	r3, r3, #7
 800603a:	4413      	add	r3, r2
 800603c:	3388      	adds	r3, #136	@ 0x88
 800603e:	2208      	movs	r2, #8
 8006040:	601a      	str	r2, [r3, #0]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, TimerIdx);
 8006042:	6839      	ldr	r1, [r7, #0]
 8006044:	6878      	ldr	r0, [r7, #4]
 8006046:	f7ff f992 	bl	800536e <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer repetition event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_REP) != (uint32_t)RESET)
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	f003 0310 	and.w	r3, r3, #16
 8006050:	2b00      	cmp	r3, #0
 8006052:	d010      	beq.n	8006076 <HRTIM_Timer_ISR+0x108>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_REP) != (uint32_t)RESET)
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	f003 0310 	and.w	r3, r3, #16
 800605a:	2b00      	cmp	r3, #0
 800605c:	d00b      	beq.n	8006076 <HRTIM_Timer_ISR+0x108>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_REP);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	01db      	lsls	r3, r3, #7
 8006066:	4413      	add	r3, r2
 8006068:	3388      	adds	r3, #136	@ 0x88
 800606a:	2210      	movs	r2, #16
 800606c:	601a      	str	r2, [r3, #0]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, TimerIdx);
 800606e:	6839      	ldr	r1, [r7, #0]
 8006070:	6878      	ldr	r0, [r7, #4]
 8006072:	f7ff f950 	bl	8005316 <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer registers update event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_UPD) != (uint32_t)RESET)
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800607c:	2b00      	cmp	r3, #0
 800607e:	d010      	beq.n	80060a2 <HRTIM_Timer_ISR+0x134>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_UPD) != (uint32_t)RESET)
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006086:	2b00      	cmp	r3, #0
 8006088:	d00b      	beq.n	80060a2 <HRTIM_Timer_ISR+0x134>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_UPD);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	01db      	lsls	r3, r3, #7
 8006092:	4413      	add	r3, r2
 8006094:	3388      	adds	r3, #136	@ 0x88
 8006096:	2240      	movs	r2, #64	@ 0x40
 8006098:	601a      	str	r2, [r3, #0]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, TimerIdx);
 800609a:	6839      	ldr	r1, [r7, #0]
 800609c:	6878      	ldr	r0, [r7, #4]
 800609e:	f7ff f92f 	bl	8005300 <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 1 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT1) != (uint32_t)RESET)
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d010      	beq.n	80060ce <HRTIM_Timer_ISR+0x160>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CPT1) != (uint32_t)RESET)
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d00b      	beq.n	80060ce <HRTIM_Timer_ISR+0x160>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT1);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681a      	ldr	r2, [r3, #0]
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	01db      	lsls	r3, r3, #7
 80060be:	4413      	add	r3, r2
 80060c0:	3388      	adds	r3, #136	@ 0x88
 80060c2:	2280      	movs	r2, #128	@ 0x80
 80060c4:	601a      	str	r2, [r3, #0]

      /* Invoke capture 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture1EventCallback(hhrtim, TimerIdx);
 80060c6:	6839      	ldr	r1, [r7, #0]
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f7ff f95b 	bl	8005384 <HAL_HRTIM_Capture1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 2 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT2) != (uint32_t)RESET)
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d011      	beq.n	80060fc <HRTIM_Timer_ISR+0x18e>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CPT2) != (uint32_t)RESET)
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d00c      	beq.n	80060fc <HRTIM_Timer_ISR+0x18e>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT2);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681a      	ldr	r2, [r3, #0]
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	01db      	lsls	r3, r3, #7
 80060ea:	4413      	add	r3, r2
 80060ec:	3388      	adds	r3, #136	@ 0x88
 80060ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80060f2:	601a      	str	r2, [r3, #0]

      /* Invoke capture 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture2EventCallback(hhrtim, TimerIdx);
 80060f4:	6839      	ldr	r1, [r7, #0]
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f7ff f94f 	bl	800539a <HAL_HRTIM_Capture2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 set event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET1) != (uint32_t)RESET)
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006102:	2b00      	cmp	r3, #0
 8006104:	d011      	beq.n	800612a <HRTIM_Timer_ISR+0x1bc>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_SET1) != (uint32_t)RESET)
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800610c:	2b00      	cmp	r3, #0
 800610e:	d00c      	beq.n	800612a <HRTIM_Timer_ISR+0x1bc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET1);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	01db      	lsls	r3, r3, #7
 8006118:	4413      	add	r3, r2
 800611a:	3388      	adds	r3, #136	@ 0x88
 800611c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006120:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1SetCallback(hhrtim, TimerIdx);
 8006122:	6839      	ldr	r1, [r7, #0]
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	f7ff f959 	bl	80053dc <HAL_HRTIM_Output1SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST1) != (uint32_t)RESET)
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006130:	2b00      	cmp	r3, #0
 8006132:	d011      	beq.n	8006158 <HRTIM_Timer_ISR+0x1ea>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST1) != (uint32_t)RESET)
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800613a:	2b00      	cmp	r3, #0
 800613c:	d00c      	beq.n	8006158 <HRTIM_Timer_ISR+0x1ea>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST1);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681a      	ldr	r2, [r3, #0]
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	01db      	lsls	r3, r3, #7
 8006146:	4413      	add	r3, r2
 8006148:	3388      	adds	r3, #136	@ 0x88
 800614a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800614e:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1ResetCallback(hhrtim, TimerIdx);
 8006150:	6839      	ldr	r1, [r7, #0]
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f7ff f94d 	bl	80053f2 <HAL_HRTIM_Output1ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 set event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET2) != (uint32_t)RESET)
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800615e:	2b00      	cmp	r3, #0
 8006160:	d011      	beq.n	8006186 <HRTIM_Timer_ISR+0x218>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_SET2) != (uint32_t)RESET)
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006168:	2b00      	cmp	r3, #0
 800616a:	d00c      	beq.n	8006186 <HRTIM_Timer_ISR+0x218>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET2);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	01db      	lsls	r3, r3, #7
 8006174:	4413      	add	r3, r2
 8006176:	3388      	adds	r3, #136	@ 0x88
 8006178:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800617c:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2SetCallback(hhrtim, TimerIdx);
 800617e:	6839      	ldr	r1, [r7, #0]
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f7ff f941 	bl	8005408 <HAL_HRTIM_Output2SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST2) != (uint32_t)RESET)
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800618c:	2b00      	cmp	r3, #0
 800618e:	d011      	beq.n	80061b4 <HRTIM_Timer_ISR+0x246>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST2) != (uint32_t)RESET)
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006196:	2b00      	cmp	r3, #0
 8006198:	d00c      	beq.n	80061b4 <HRTIM_Timer_ISR+0x246>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST2);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681a      	ldr	r2, [r3, #0]
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	01db      	lsls	r3, r3, #7
 80061a2:	4413      	add	r3, r2
 80061a4:	3388      	adds	r3, #136	@ 0x88
 80061a6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80061aa:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2ResetCallback(hhrtim, TimerIdx);
 80061ac:	6839      	ldr	r1, [r7, #0]
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f7ff f935 	bl	800541e <HAL_HRTIM_Output2ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST) != (uint32_t)RESET)
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d011      	beq.n	80061e2 <HRTIM_Timer_ISR+0x274>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST) != (uint32_t)RESET)
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d00c      	beq.n	80061e2 <HRTIM_Timer_ISR+0x274>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681a      	ldr	r2, [r3, #0]
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	01db      	lsls	r3, r3, #7
 80061d0:	4413      	add	r3, r2
 80061d2:	3388      	adds	r3, #136	@ 0x88
 80061d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80061d8:	601a      	str	r2, [r3, #0]

      /* Invoke timer reset callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->CounterResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_CounterResetCallback(hhrtim, TimerIdx);
 80061da:	6839      	ldr	r1, [r7, #0]
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f7ff f8f2 	bl	80053c6 <HAL_HRTIM_CounterResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Delayed protection event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_DLYPRT) != (uint32_t)RESET)
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d011      	beq.n	8006210 <HRTIM_Timer_ISR+0x2a2>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_DLYPRT) != (uint32_t)RESET)
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d00c      	beq.n	8006210 <HRTIM_Timer_ISR+0x2a2>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_DLYPRT);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681a      	ldr	r2, [r3, #0]
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	01db      	lsls	r3, r3, #7
 80061fe:	4413      	add	r3, r2
 8006200:	3388      	adds	r3, #136	@ 0x88
 8006202:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006206:	601a      	str	r2, [r3, #0]

      /* Invoke delayed protection callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DelayedProtectionCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_DelayedProtectionCallback(hhrtim, TimerIdx);
 8006208:	6839      	ldr	r1, [r7, #0]
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f7ff f8d0 	bl	80053b0 <HAL_HRTIM_DelayedProtectionCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8006210:	bf00      	nop
 8006212:	3710      	adds	r7, #16
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}

08006218 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b084      	sub	sp, #16
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d101      	bne.n	800622a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	e0c0      	b.n	80063ac <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8006230:	b2db      	uxtb	r3, r3
 8006232:	2b00      	cmp	r3, #0
 8006234:	d106      	bne.n	8006244 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2200      	movs	r2, #0
 800623a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f7fb fcb2 	bl	8001ba8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2203      	movs	r2, #3
 8006248:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4618      	mov	r0, r3
 8006252:	f004 f8e1 	bl	800a418 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006256:	2300      	movs	r3, #0
 8006258:	73fb      	strb	r3, [r7, #15]
 800625a:	e03e      	b.n	80062da <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800625c:	7bfa      	ldrb	r2, [r7, #15]
 800625e:	6879      	ldr	r1, [r7, #4]
 8006260:	4613      	mov	r3, r2
 8006262:	009b      	lsls	r3, r3, #2
 8006264:	4413      	add	r3, r2
 8006266:	00db      	lsls	r3, r3, #3
 8006268:	440b      	add	r3, r1
 800626a:	3311      	adds	r3, #17
 800626c:	2201      	movs	r2, #1
 800626e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006270:	7bfa      	ldrb	r2, [r7, #15]
 8006272:	6879      	ldr	r1, [r7, #4]
 8006274:	4613      	mov	r3, r2
 8006276:	009b      	lsls	r3, r3, #2
 8006278:	4413      	add	r3, r2
 800627a:	00db      	lsls	r3, r3, #3
 800627c:	440b      	add	r3, r1
 800627e:	3310      	adds	r3, #16
 8006280:	7bfa      	ldrb	r2, [r7, #15]
 8006282:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006284:	7bfa      	ldrb	r2, [r7, #15]
 8006286:	6879      	ldr	r1, [r7, #4]
 8006288:	4613      	mov	r3, r2
 800628a:	009b      	lsls	r3, r3, #2
 800628c:	4413      	add	r3, r2
 800628e:	00db      	lsls	r3, r3, #3
 8006290:	440b      	add	r3, r1
 8006292:	3313      	adds	r3, #19
 8006294:	2200      	movs	r2, #0
 8006296:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006298:	7bfa      	ldrb	r2, [r7, #15]
 800629a:	6879      	ldr	r1, [r7, #4]
 800629c:	4613      	mov	r3, r2
 800629e:	009b      	lsls	r3, r3, #2
 80062a0:	4413      	add	r3, r2
 80062a2:	00db      	lsls	r3, r3, #3
 80062a4:	440b      	add	r3, r1
 80062a6:	3320      	adds	r3, #32
 80062a8:	2200      	movs	r2, #0
 80062aa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80062ac:	7bfa      	ldrb	r2, [r7, #15]
 80062ae:	6879      	ldr	r1, [r7, #4]
 80062b0:	4613      	mov	r3, r2
 80062b2:	009b      	lsls	r3, r3, #2
 80062b4:	4413      	add	r3, r2
 80062b6:	00db      	lsls	r3, r3, #3
 80062b8:	440b      	add	r3, r1
 80062ba:	3324      	adds	r3, #36	@ 0x24
 80062bc:	2200      	movs	r2, #0
 80062be:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80062c0:	7bfb      	ldrb	r3, [r7, #15]
 80062c2:	6879      	ldr	r1, [r7, #4]
 80062c4:	1c5a      	adds	r2, r3, #1
 80062c6:	4613      	mov	r3, r2
 80062c8:	009b      	lsls	r3, r3, #2
 80062ca:	4413      	add	r3, r2
 80062cc:	00db      	lsls	r3, r3, #3
 80062ce:	440b      	add	r3, r1
 80062d0:	2200      	movs	r2, #0
 80062d2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80062d4:	7bfb      	ldrb	r3, [r7, #15]
 80062d6:	3301      	adds	r3, #1
 80062d8:	73fb      	strb	r3, [r7, #15]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	791b      	ldrb	r3, [r3, #4]
 80062de:	7bfa      	ldrb	r2, [r7, #15]
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d3bb      	bcc.n	800625c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80062e4:	2300      	movs	r3, #0
 80062e6:	73fb      	strb	r3, [r7, #15]
 80062e8:	e044      	b.n	8006374 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80062ea:	7bfa      	ldrb	r2, [r7, #15]
 80062ec:	6879      	ldr	r1, [r7, #4]
 80062ee:	4613      	mov	r3, r2
 80062f0:	009b      	lsls	r3, r3, #2
 80062f2:	4413      	add	r3, r2
 80062f4:	00db      	lsls	r3, r3, #3
 80062f6:	440b      	add	r3, r1
 80062f8:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80062fc:	2200      	movs	r2, #0
 80062fe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006300:	7bfa      	ldrb	r2, [r7, #15]
 8006302:	6879      	ldr	r1, [r7, #4]
 8006304:	4613      	mov	r3, r2
 8006306:	009b      	lsls	r3, r3, #2
 8006308:	4413      	add	r3, r2
 800630a:	00db      	lsls	r3, r3, #3
 800630c:	440b      	add	r3, r1
 800630e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006312:	7bfa      	ldrb	r2, [r7, #15]
 8006314:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006316:	7bfa      	ldrb	r2, [r7, #15]
 8006318:	6879      	ldr	r1, [r7, #4]
 800631a:	4613      	mov	r3, r2
 800631c:	009b      	lsls	r3, r3, #2
 800631e:	4413      	add	r3, r2
 8006320:	00db      	lsls	r3, r3, #3
 8006322:	440b      	add	r3, r1
 8006324:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8006328:	2200      	movs	r2, #0
 800632a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800632c:	7bfa      	ldrb	r2, [r7, #15]
 800632e:	6879      	ldr	r1, [r7, #4]
 8006330:	4613      	mov	r3, r2
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	4413      	add	r3, r2
 8006336:	00db      	lsls	r3, r3, #3
 8006338:	440b      	add	r3, r1
 800633a:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800633e:	2200      	movs	r2, #0
 8006340:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006342:	7bfa      	ldrb	r2, [r7, #15]
 8006344:	6879      	ldr	r1, [r7, #4]
 8006346:	4613      	mov	r3, r2
 8006348:	009b      	lsls	r3, r3, #2
 800634a:	4413      	add	r3, r2
 800634c:	00db      	lsls	r3, r3, #3
 800634e:	440b      	add	r3, r1
 8006350:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006354:	2200      	movs	r2, #0
 8006356:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006358:	7bfa      	ldrb	r2, [r7, #15]
 800635a:	6879      	ldr	r1, [r7, #4]
 800635c:	4613      	mov	r3, r2
 800635e:	009b      	lsls	r3, r3, #2
 8006360:	4413      	add	r3, r2
 8006362:	00db      	lsls	r3, r3, #3
 8006364:	440b      	add	r3, r1
 8006366:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800636a:	2200      	movs	r2, #0
 800636c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800636e:	7bfb      	ldrb	r3, [r7, #15]
 8006370:	3301      	adds	r3, #1
 8006372:	73fb      	strb	r3, [r7, #15]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	791b      	ldrb	r3, [r3, #4]
 8006378:	7bfa      	ldrb	r2, [r7, #15]
 800637a:	429a      	cmp	r2, r3
 800637c:	d3b5      	bcc.n	80062ea <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6818      	ldr	r0, [r3, #0]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	3304      	adds	r3, #4
 8006386:	e893 0006 	ldmia.w	r3, {r1, r2}
 800638a:	f004 f860 	bl	800a44e <USB_DevInit>

  hpcd->USB_Address = 0U;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2200      	movs	r2, #0
 8006392:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2201      	movs	r2, #1
 8006398:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	7a9b      	ldrb	r3, [r3, #10]
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	d102      	bne.n	80063aa <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80063a4:	6878      	ldr	r0, [r7, #4]
 80063a6:	f001 fa26 	bl	80077f6 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80063aa:	2300      	movs	r3, #0
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	3710      	adds	r7, #16
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}

080063b4 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b084      	sub	sp, #16
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4618      	mov	r0, r3
 80063c2:	f004 fe25 	bl	800b010 <USB_ReadInterrupts>
 80063c6:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d003      	beq.n	80063da <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f000 f983 	bl	80066de <PCD_EP_ISR_Handler>

    return;
 80063d8:	e110      	b.n	80065fc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d013      	beq.n	800640c <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80063ec:	b29a      	uxth	r2, r3
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063f6:	b292      	uxth	r2, r2
 80063f8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	f000 f92c 	bl	800665a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8006402:	2100      	movs	r1, #0
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f000 f946 	bl	8006696 <HAL_PCD_SetAddress>

    return;
 800640a:	e0f7      	b.n	80065fc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006412:	2b00      	cmp	r3, #0
 8006414:	d00c      	beq.n	8006430 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800641e:	b29a      	uxth	r2, r3
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006428:	b292      	uxth	r2, r2
 800642a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800642e:	e0e5      	b.n	80065fc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006436:	2b00      	cmp	r3, #0
 8006438:	d00c      	beq.n	8006454 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006442:	b29a      	uxth	r2, r3
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800644c:	b292      	uxth	r2, r2
 800644e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006452:	e0d3      	b.n	80065fc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800645a:	2b00      	cmp	r3, #0
 800645c:	d034      	beq.n	80064c8 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006466:	b29a      	uxth	r2, r3
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f022 0204 	bic.w	r2, r2, #4
 8006470:	b292      	uxth	r2, r2
 8006472:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800647e:	b29a      	uxth	r2, r3
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f022 0208 	bic.w	r2, r2, #8
 8006488:	b292      	uxth	r2, r2
 800648a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8006494:	2b01      	cmp	r3, #1
 8006496:	d107      	bne.n	80064a8 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2200      	movs	r2, #0
 800649c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80064a0:	2100      	movs	r1, #0
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f001 f9d1 	bl	800784a <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f000 f8ea 	bl	8006682 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80064b6:	b29a      	uxth	r2, r3
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80064c0:	b292      	uxth	r2, r2
 80064c2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80064c6:	e099      	b.n	80065fc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d027      	beq.n	8006522 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80064da:	b29a      	uxth	r2, r3
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f042 0208 	orr.w	r2, r2, #8
 80064e4:	b292      	uxth	r2, r2
 80064e6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80064f2:	b29a      	uxth	r2, r3
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80064fc:	b292      	uxth	r2, r2
 80064fe:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800650a:	b29a      	uxth	r2, r3
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f042 0204 	orr.w	r2, r2, #4
 8006514:	b292      	uxth	r2, r2
 8006516:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f000 f8a7 	bl	800666e <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8006520:	e06c      	b.n	80065fc <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006528:	2b00      	cmp	r3, #0
 800652a:	d040      	beq.n	80065ae <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006534:	b29a      	uxth	r2, r3
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800653e:	b292      	uxth	r2, r2
 8006540:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800654a:	2b00      	cmp	r3, #0
 800654c:	d12b      	bne.n	80065a6 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006556:	b29a      	uxth	r2, r3
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f042 0204 	orr.w	r2, r2, #4
 8006560:	b292      	uxth	r2, r2
 8006562:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800656e:	b29a      	uxth	r2, r3
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f042 0208 	orr.w	r2, r2, #8
 8006578:	b292      	uxth	r2, r2
 800657a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2201      	movs	r2, #1
 8006582:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800658e:	b29b      	uxth	r3, r3
 8006590:	089b      	lsrs	r3, r3, #2
 8006592:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800659c:	2101      	movs	r1, #1
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f001 f953 	bl	800784a <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80065a4:	e02a      	b.n	80065fc <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f000 f861 	bl	800666e <HAL_PCD_SuspendCallback>
    return;
 80065ac:	e026      	b.n	80065fc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d00f      	beq.n	80065d8 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80065c0:	b29a      	uxth	r2, r3
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80065ca:	b292      	uxth	r2, r2
 80065cc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f000 f838 	bl	8006646 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80065d6:	e011      	b.n	80065fc <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d00c      	beq.n	80065fc <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80065ea:	b29a      	uxth	r2, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80065f4:	b292      	uxth	r2, r2
 80065f6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80065fa:	bf00      	nop
  }
}
 80065fc:	3710      	adds	r7, #16
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}

08006602 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8006602:	b480      	push	{r7}
 8006604:	b083      	sub	sp, #12
 8006606:	af00      	add	r7, sp, #0
 8006608:	6078      	str	r0, [r7, #4]
 800660a:	460b      	mov	r3, r1
 800660c:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 800660e:	bf00      	nop
 8006610:	370c      	adds	r7, #12
 8006612:	46bd      	mov	sp, r7
 8006614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006618:	4770      	bx	lr

0800661a <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800661a:	b480      	push	{r7}
 800661c:	b083      	sub	sp, #12
 800661e:	af00      	add	r7, sp, #0
 8006620:	6078      	str	r0, [r7, #4]
 8006622:	460b      	mov	r3, r1
 8006624:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 8006626:	bf00      	nop
 8006628:	370c      	adds	r7, #12
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr

08006632 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8006632:	b480      	push	{r7}
 8006634:	b083      	sub	sp, #12
 8006636:	af00      	add	r7, sp, #0
 8006638:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 800663a:	bf00      	nop
 800663c:	370c      	adds	r7, #12
 800663e:	46bd      	mov	sp, r7
 8006640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006644:	4770      	bx	lr

08006646 <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8006646:	b480      	push	{r7}
 8006648:	b083      	sub	sp, #12
 800664a:	af00      	add	r7, sp, #0
 800664c:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 800664e:	bf00      	nop
 8006650:	370c      	adds	r7, #12
 8006652:	46bd      	mov	sp, r7
 8006654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006658:	4770      	bx	lr

0800665a <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 800665a:	b480      	push	{r7}
 800665c:	b083      	sub	sp, #12
 800665e:	af00      	add	r7, sp, #0
 8006660:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8006662:	bf00      	nop
 8006664:	370c      	adds	r7, #12
 8006666:	46bd      	mov	sp, r7
 8006668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666c:	4770      	bx	lr

0800666e <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 800666e:	b480      	push	{r7}
 8006670:	b083      	sub	sp, #12
 8006672:	af00      	add	r7, sp, #0
 8006674:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 8006676:	bf00      	nop
 8006678:	370c      	adds	r7, #12
 800667a:	46bd      	mov	sp, r7
 800667c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006680:	4770      	bx	lr

08006682 <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8006682:	b480      	push	{r7}
 8006684:	b083      	sub	sp, #12
 8006686:	af00      	add	r7, sp, #0
 8006688:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 800668a:	bf00      	nop
 800668c:	370c      	adds	r7, #12
 800668e:	46bd      	mov	sp, r7
 8006690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006694:	4770      	bx	lr

08006696 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006696:	b580      	push	{r7, lr}
 8006698:	b082      	sub	sp, #8
 800669a:	af00      	add	r7, sp, #0
 800669c:	6078      	str	r0, [r7, #4]
 800669e:	460b      	mov	r3, r1
 80066a0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80066a8:	2b01      	cmp	r3, #1
 80066aa:	d101      	bne.n	80066b0 <HAL_PCD_SetAddress+0x1a>
 80066ac:	2302      	movs	r3, #2
 80066ae:	e012      	b.n	80066d6 <HAL_PCD_SetAddress+0x40>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2201      	movs	r2, #1
 80066b4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	78fa      	ldrb	r2, [r7, #3]
 80066bc:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	78fa      	ldrb	r2, [r7, #3]
 80066c4:	4611      	mov	r1, r2
 80066c6:	4618      	mov	r0, r3
 80066c8:	f004 fc8e 	bl	800afe8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2200      	movs	r2, #0
 80066d0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80066d4:	2300      	movs	r3, #0
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3708      	adds	r7, #8
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}

080066de <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80066de:	b580      	push	{r7, lr}
 80066e0:	b092      	sub	sp, #72	@ 0x48
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80066e6:	e333      	b.n	8006d50 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80066f0:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80066f2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80066f4:	b2db      	uxtb	r3, r3
 80066f6:	f003 030f 	and.w	r3, r3, #15
 80066fa:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 80066fe:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006702:	2b00      	cmp	r3, #0
 8006704:	f040 8108 	bne.w	8006918 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8006708:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800670a:	f003 0310 	and.w	r3, r3, #16
 800670e:	2b00      	cmp	r3, #0
 8006710:	d14c      	bne.n	80067ac <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	881b      	ldrh	r3, [r3, #0]
 8006718:	b29b      	uxth	r3, r3
 800671a:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800671e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006722:	813b      	strh	r3, [r7, #8]
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681a      	ldr	r2, [r3, #0]
 8006728:	893b      	ldrh	r3, [r7, #8]
 800672a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800672e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006732:	b29b      	uxth	r3, r3
 8006734:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	3310      	adds	r3, #16
 800673a:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006744:	b29b      	uxth	r3, r3
 8006746:	461a      	mov	r2, r3
 8006748:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800674a:	781b      	ldrb	r3, [r3, #0]
 800674c:	00db      	lsls	r3, r3, #3
 800674e:	4413      	add	r3, r2
 8006750:	687a      	ldr	r2, [r7, #4]
 8006752:	6812      	ldr	r2, [r2, #0]
 8006754:	4413      	add	r3, r2
 8006756:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800675a:	881b      	ldrh	r3, [r3, #0]
 800675c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006760:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006762:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8006764:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006766:	695a      	ldr	r2, [r3, #20]
 8006768:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800676a:	69db      	ldr	r3, [r3, #28]
 800676c:	441a      	add	r2, r3
 800676e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006770:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8006772:	2100      	movs	r1, #0
 8006774:	6878      	ldr	r0, [r7, #4]
 8006776:	f7ff ff50 	bl	800661a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	7b1b      	ldrb	r3, [r3, #12]
 800677e:	b2db      	uxtb	r3, r3
 8006780:	2b00      	cmp	r3, #0
 8006782:	f000 82e5 	beq.w	8006d50 <PCD_EP_ISR_Handler+0x672>
 8006786:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006788:	699b      	ldr	r3, [r3, #24]
 800678a:	2b00      	cmp	r3, #0
 800678c:	f040 82e0 	bne.w	8006d50 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	7b1b      	ldrb	r3, [r3, #12]
 8006794:	b2db      	uxtb	r3, r3
 8006796:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800679a:	b2da      	uxtb	r2, r3
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2200      	movs	r2, #0
 80067a8:	731a      	strb	r2, [r3, #12]
 80067aa:	e2d1      	b.n	8006d50 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80067b2:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	881b      	ldrh	r3, [r3, #0]
 80067ba:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80067bc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80067be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d032      	beq.n	800682c <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	461a      	mov	r2, r3
 80067d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067d4:	781b      	ldrb	r3, [r3, #0]
 80067d6:	00db      	lsls	r3, r3, #3
 80067d8:	4413      	add	r3, r2
 80067da:	687a      	ldr	r2, [r7, #4]
 80067dc:	6812      	ldr	r2, [r2, #0]
 80067de:	4413      	add	r3, r2
 80067e0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80067e4:	881b      	ldrh	r3, [r3, #0]
 80067e6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80067ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067ec:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6818      	ldr	r0, [r3, #0]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80067f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067fa:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80067fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067fe:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006800:	b29b      	uxth	r3, r3
 8006802:	f004 fc57 	bl	800b0b4 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	881b      	ldrh	r3, [r3, #0]
 800680c:	b29a      	uxth	r2, r3
 800680e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006812:	4013      	ands	r3, r2
 8006814:	817b      	strh	r3, [r7, #10]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	897a      	ldrh	r2, [r7, #10]
 800681c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006820:	b292      	uxth	r2, r2
 8006822:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	f7ff ff04 	bl	8006632 <HAL_PCD_SetupStageCallback>
 800682a:	e291      	b.n	8006d50 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800682c:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8006830:	2b00      	cmp	r3, #0
 8006832:	f280 828d 	bge.w	8006d50 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	881b      	ldrh	r3, [r3, #0]
 800683c:	b29a      	uxth	r2, r3
 800683e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006842:	4013      	ands	r3, r2
 8006844:	81fb      	strh	r3, [r7, #14]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	89fa      	ldrh	r2, [r7, #14]
 800684c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006850:	b292      	uxth	r2, r2
 8006852:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800685c:	b29b      	uxth	r3, r3
 800685e:	461a      	mov	r2, r3
 8006860:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006862:	781b      	ldrb	r3, [r3, #0]
 8006864:	00db      	lsls	r3, r3, #3
 8006866:	4413      	add	r3, r2
 8006868:	687a      	ldr	r2, [r7, #4]
 800686a:	6812      	ldr	r2, [r2, #0]
 800686c:	4413      	add	r3, r2
 800686e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006872:	881b      	ldrh	r3, [r3, #0]
 8006874:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006878:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800687a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800687c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800687e:	69db      	ldr	r3, [r3, #28]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d019      	beq.n	80068b8 <PCD_EP_ISR_Handler+0x1da>
 8006884:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006886:	695b      	ldr	r3, [r3, #20]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d015      	beq.n	80068b8 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6818      	ldr	r0, [r3, #0]
 8006890:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006892:	6959      	ldr	r1, [r3, #20]
 8006894:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006896:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8006898:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800689a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800689c:	b29b      	uxth	r3, r3
 800689e:	f004 fc09 	bl	800b0b4 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80068a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068a4:	695a      	ldr	r2, [r3, #20]
 80068a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068a8:	69db      	ldr	r3, [r3, #28]
 80068aa:	441a      	add	r2, r3
 80068ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068ae:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80068b0:	2100      	movs	r1, #0
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f7ff fea5 	bl	8006602 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	881b      	ldrh	r3, [r3, #0]
 80068be:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80068c0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80068c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	f040 8242 	bne.w	8006d50 <PCD_EP_ISR_Handler+0x672>
 80068cc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80068ce:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80068d2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80068d6:	f000 823b 	beq.w	8006d50 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	881b      	ldrh	r3, [r3, #0]
 80068e0:	b29b      	uxth	r3, r3
 80068e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80068e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068ea:	81bb      	strh	r3, [r7, #12]
 80068ec:	89bb      	ldrh	r3, [r7, #12]
 80068ee:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80068f2:	81bb      	strh	r3, [r7, #12]
 80068f4:	89bb      	ldrh	r3, [r7, #12]
 80068f6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80068fa:	81bb      	strh	r3, [r7, #12]
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681a      	ldr	r2, [r3, #0]
 8006900:	89bb      	ldrh	r3, [r7, #12]
 8006902:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006906:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800690a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800690e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006912:	b29b      	uxth	r3, r3
 8006914:	8013      	strh	r3, [r2, #0]
 8006916:	e21b      	b.n	8006d50 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	461a      	mov	r2, r3
 800691e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006922:	009b      	lsls	r3, r3, #2
 8006924:	4413      	add	r3, r2
 8006926:	881b      	ldrh	r3, [r3, #0]
 8006928:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800692a:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800692e:	2b00      	cmp	r3, #0
 8006930:	f280 80f1 	bge.w	8006b16 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	461a      	mov	r2, r3
 800693a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800693e:	009b      	lsls	r3, r3, #2
 8006940:	4413      	add	r3, r2
 8006942:	881b      	ldrh	r3, [r3, #0]
 8006944:	b29a      	uxth	r2, r3
 8006946:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800694a:	4013      	ands	r3, r2
 800694c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	461a      	mov	r2, r3
 8006954:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006958:	009b      	lsls	r3, r3, #2
 800695a:	4413      	add	r3, r2
 800695c:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800695e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006962:	b292      	uxth	r2, r2
 8006964:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8006966:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800696a:	4613      	mov	r3, r2
 800696c:	009b      	lsls	r3, r3, #2
 800696e:	4413      	add	r3, r2
 8006970:	00db      	lsls	r3, r3, #3
 8006972:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	4413      	add	r3, r2
 800697a:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800697c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800697e:	7b1b      	ldrb	r3, [r3, #12]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d123      	bne.n	80069cc <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800698c:	b29b      	uxth	r3, r3
 800698e:	461a      	mov	r2, r3
 8006990:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006992:	781b      	ldrb	r3, [r3, #0]
 8006994:	00db      	lsls	r3, r3, #3
 8006996:	4413      	add	r3, r2
 8006998:	687a      	ldr	r2, [r7, #4]
 800699a:	6812      	ldr	r2, [r2, #0]
 800699c:	4413      	add	r3, r2
 800699e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80069a2:	881b      	ldrh	r3, [r3, #0]
 80069a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80069a8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80069ac:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	f000 808b 	beq.w	8006acc <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6818      	ldr	r0, [r3, #0]
 80069ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069bc:	6959      	ldr	r1, [r3, #20]
 80069be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069c0:	88da      	ldrh	r2, [r3, #6]
 80069c2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80069c6:	f004 fb75 	bl	800b0b4 <USB_ReadPMA>
 80069ca:	e07f      	b.n	8006acc <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80069cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069ce:	78db      	ldrb	r3, [r3, #3]
 80069d0:	2b02      	cmp	r3, #2
 80069d2:	d109      	bne.n	80069e8 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80069d4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80069d6:	461a      	mov	r2, r3
 80069d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f000 f9c6 	bl	8006d6c <HAL_PCD_EP_DB_Receive>
 80069e0:	4603      	mov	r3, r0
 80069e2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80069e6:	e071      	b.n	8006acc <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	461a      	mov	r2, r3
 80069ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069f0:	781b      	ldrb	r3, [r3, #0]
 80069f2:	009b      	lsls	r3, r3, #2
 80069f4:	4413      	add	r3, r2
 80069f6:	881b      	ldrh	r3, [r3, #0]
 80069f8:	b29b      	uxth	r3, r3
 80069fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a02:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	461a      	mov	r2, r3
 8006a0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a0c:	781b      	ldrb	r3, [r3, #0]
 8006a0e:	009b      	lsls	r3, r3, #2
 8006a10:	441a      	add	r2, r3
 8006a12:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006a14:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a18:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a20:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006a24:	b29b      	uxth	r3, r3
 8006a26:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	461a      	mov	r2, r3
 8006a2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a30:	781b      	ldrb	r3, [r3, #0]
 8006a32:	009b      	lsls	r3, r3, #2
 8006a34:	4413      	add	r3, r2
 8006a36:	881b      	ldrh	r3, [r3, #0]
 8006a38:	b29b      	uxth	r3, r3
 8006a3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d022      	beq.n	8006a88 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a4a:	b29b      	uxth	r3, r3
 8006a4c:	461a      	mov	r2, r3
 8006a4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a50:	781b      	ldrb	r3, [r3, #0]
 8006a52:	00db      	lsls	r3, r3, #3
 8006a54:	4413      	add	r3, r2
 8006a56:	687a      	ldr	r2, [r7, #4]
 8006a58:	6812      	ldr	r2, [r2, #0]
 8006a5a:	4413      	add	r3, r2
 8006a5c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006a60:	881b      	ldrh	r3, [r3, #0]
 8006a62:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a66:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8006a6a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d02c      	beq.n	8006acc <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6818      	ldr	r0, [r3, #0]
 8006a76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a78:	6959      	ldr	r1, [r3, #20]
 8006a7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a7c:	891a      	ldrh	r2, [r3, #8]
 8006a7e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006a82:	f004 fb17 	bl	800b0b4 <USB_ReadPMA>
 8006a86:	e021      	b.n	8006acc <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	461a      	mov	r2, r3
 8006a94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a96:	781b      	ldrb	r3, [r3, #0]
 8006a98:	00db      	lsls	r3, r3, #3
 8006a9a:	4413      	add	r3, r2
 8006a9c:	687a      	ldr	r2, [r7, #4]
 8006a9e:	6812      	ldr	r2, [r2, #0]
 8006aa0:	4413      	add	r3, r2
 8006aa2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006aa6:	881b      	ldrh	r3, [r3, #0]
 8006aa8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006aac:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8006ab0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d009      	beq.n	8006acc <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6818      	ldr	r0, [r3, #0]
 8006abc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006abe:	6959      	ldr	r1, [r3, #20]
 8006ac0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ac2:	895a      	ldrh	r2, [r3, #10]
 8006ac4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006ac8:	f004 faf4 	bl	800b0b4 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8006acc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ace:	69da      	ldr	r2, [r3, #28]
 8006ad0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006ad4:	441a      	add	r2, r3
 8006ad6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ad8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8006ada:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006adc:	695a      	ldr	r2, [r3, #20]
 8006ade:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006ae2:	441a      	add	r2, r3
 8006ae4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ae6:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8006ae8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006aea:	699b      	ldr	r3, [r3, #24]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d005      	beq.n	8006afc <PCD_EP_ISR_Handler+0x41e>
 8006af0:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8006af4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006af6:	691b      	ldr	r3, [r3, #16]
 8006af8:	429a      	cmp	r2, r3
 8006afa:	d206      	bcs.n	8006b0a <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8006afc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006afe:	781b      	ldrb	r3, [r3, #0]
 8006b00:	4619      	mov	r1, r3
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f7ff fd7d 	bl	8006602 <HAL_PCD_DataOutStageCallback>
 8006b08:	e005      	b.n	8006b16 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b10:	4618      	mov	r0, r3
 8006b12:	f003 fcba 	bl	800a48a <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8006b16:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006b18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	f000 8117 	beq.w	8006d50 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8006b22:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8006b26:	4613      	mov	r3, r2
 8006b28:	009b      	lsls	r3, r3, #2
 8006b2a:	4413      	add	r3, r2
 8006b2c:	00db      	lsls	r3, r3, #3
 8006b2e:	3310      	adds	r3, #16
 8006b30:	687a      	ldr	r2, [r7, #4]
 8006b32:	4413      	add	r3, r2
 8006b34:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	461a      	mov	r2, r3
 8006b3c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006b40:	009b      	lsls	r3, r3, #2
 8006b42:	4413      	add	r3, r2
 8006b44:	881b      	ldrh	r3, [r3, #0]
 8006b46:	b29b      	uxth	r3, r3
 8006b48:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8006b4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b50:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	461a      	mov	r2, r3
 8006b58:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006b5c:	009b      	lsls	r3, r3, #2
 8006b5e:	441a      	add	r2, r3
 8006b60:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006b62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b6a:	b29b      	uxth	r3, r3
 8006b6c:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8006b6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b70:	78db      	ldrb	r3, [r3, #3]
 8006b72:	2b01      	cmp	r3, #1
 8006b74:	f040 80a1 	bne.w	8006cba <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8006b78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8006b7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b80:	7b1b      	ldrb	r3, [r3, #12]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	f000 8092 	beq.w	8006cac <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006b88:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006b8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d046      	beq.n	8006c20 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006b92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b94:	785b      	ldrb	r3, [r3, #1]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d126      	bne.n	8006be8 <PCD_EP_ISR_Handler+0x50a>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	617b      	str	r3, [r7, #20]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ba8:	b29b      	uxth	r3, r3
 8006baa:	461a      	mov	r2, r3
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	4413      	add	r3, r2
 8006bb0:	617b      	str	r3, [r7, #20]
 8006bb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bb4:	781b      	ldrb	r3, [r3, #0]
 8006bb6:	00da      	lsls	r2, r3, #3
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	4413      	add	r3, r2
 8006bbc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006bc0:	613b      	str	r3, [r7, #16]
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	881b      	ldrh	r3, [r3, #0]
 8006bc6:	b29b      	uxth	r3, r3
 8006bc8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006bcc:	b29a      	uxth	r2, r3
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	801a      	strh	r2, [r3, #0]
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	881b      	ldrh	r3, [r3, #0]
 8006bd6:	b29b      	uxth	r3, r3
 8006bd8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006bdc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006be0:	b29a      	uxth	r2, r3
 8006be2:	693b      	ldr	r3, [r7, #16]
 8006be4:	801a      	strh	r2, [r3, #0]
 8006be6:	e061      	b.n	8006cac <PCD_EP_ISR_Handler+0x5ce>
 8006be8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bea:	785b      	ldrb	r3, [r3, #1]
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d15d      	bne.n	8006cac <PCD_EP_ISR_Handler+0x5ce>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	61fb      	str	r3, [r7, #28]
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006bfe:	b29b      	uxth	r3, r3
 8006c00:	461a      	mov	r2, r3
 8006c02:	69fb      	ldr	r3, [r7, #28]
 8006c04:	4413      	add	r3, r2
 8006c06:	61fb      	str	r3, [r7, #28]
 8006c08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c0a:	781b      	ldrb	r3, [r3, #0]
 8006c0c:	00da      	lsls	r2, r3, #3
 8006c0e:	69fb      	ldr	r3, [r7, #28]
 8006c10:	4413      	add	r3, r2
 8006c12:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006c16:	61bb      	str	r3, [r7, #24]
 8006c18:	69bb      	ldr	r3, [r7, #24]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	801a      	strh	r2, [r3, #0]
 8006c1e:	e045      	b.n	8006cac <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c28:	785b      	ldrb	r3, [r3, #1]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d126      	bne.n	8006c7c <PCD_EP_ISR_Handler+0x59e>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c3c:	b29b      	uxth	r3, r3
 8006c3e:	461a      	mov	r2, r3
 8006c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c42:	4413      	add	r3, r2
 8006c44:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c48:	781b      	ldrb	r3, [r3, #0]
 8006c4a:	00da      	lsls	r2, r3, #3
 8006c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c4e:	4413      	add	r3, r2
 8006c50:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006c54:	623b      	str	r3, [r7, #32]
 8006c56:	6a3b      	ldr	r3, [r7, #32]
 8006c58:	881b      	ldrh	r3, [r3, #0]
 8006c5a:	b29b      	uxth	r3, r3
 8006c5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c60:	b29a      	uxth	r2, r3
 8006c62:	6a3b      	ldr	r3, [r7, #32]
 8006c64:	801a      	strh	r2, [r3, #0]
 8006c66:	6a3b      	ldr	r3, [r7, #32]
 8006c68:	881b      	ldrh	r3, [r3, #0]
 8006c6a:	b29b      	uxth	r3, r3
 8006c6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c74:	b29a      	uxth	r2, r3
 8006c76:	6a3b      	ldr	r3, [r7, #32]
 8006c78:	801a      	strh	r2, [r3, #0]
 8006c7a:	e017      	b.n	8006cac <PCD_EP_ISR_Handler+0x5ce>
 8006c7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c7e:	785b      	ldrb	r3, [r3, #1]
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d113      	bne.n	8006cac <PCD_EP_ISR_Handler+0x5ce>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	461a      	mov	r2, r3
 8006c90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c92:	4413      	add	r3, r2
 8006c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c98:	781b      	ldrb	r3, [r3, #0]
 8006c9a:	00da      	lsls	r2, r3, #3
 8006c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c9e:	4413      	add	r3, r2
 8006ca0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006ca4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ca8:	2200      	movs	r2, #0
 8006caa:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006cac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cae:	781b      	ldrb	r3, [r3, #0]
 8006cb0:	4619      	mov	r1, r3
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	f7ff fcb1 	bl	800661a <HAL_PCD_DataInStageCallback>
 8006cb8:	e04a      	b.n	8006d50 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8006cba:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006cbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d13f      	bne.n	8006d44 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ccc:	b29b      	uxth	r3, r3
 8006cce:	461a      	mov	r2, r3
 8006cd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cd2:	781b      	ldrb	r3, [r3, #0]
 8006cd4:	00db      	lsls	r3, r3, #3
 8006cd6:	4413      	add	r3, r2
 8006cd8:	687a      	ldr	r2, [r7, #4]
 8006cda:	6812      	ldr	r2, [r2, #0]
 8006cdc:	4413      	add	r3, r2
 8006cde:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006ce2:	881b      	ldrh	r3, [r3, #0]
 8006ce4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ce8:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8006cea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cec:	699a      	ldr	r2, [r3, #24]
 8006cee:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006cf0:	429a      	cmp	r2, r3
 8006cf2:	d906      	bls.n	8006d02 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8006cf4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cf6:	699a      	ldr	r2, [r3, #24]
 8006cf8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006cfa:	1ad2      	subs	r2, r2, r3
 8006cfc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cfe:	619a      	str	r2, [r3, #24]
 8006d00:	e002      	b.n	8006d08 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8006d02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d04:	2200      	movs	r2, #0
 8006d06:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8006d08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d0a:	699b      	ldr	r3, [r3, #24]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d106      	bne.n	8006d1e <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006d10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d12:	781b      	ldrb	r3, [r3, #0]
 8006d14:	4619      	mov	r1, r3
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	f7ff fc7f 	bl	800661a <HAL_PCD_DataInStageCallback>
 8006d1c:	e018      	b.n	8006d50 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8006d1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d20:	695a      	ldr	r2, [r3, #20]
 8006d22:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006d24:	441a      	add	r2, r3
 8006d26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d28:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8006d2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d2c:	69da      	ldr	r2, [r3, #28]
 8006d2e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006d30:	441a      	add	r2, r3
 8006d32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d34:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f003 fba4 	bl	800a48a <USB_EPStartXfer>
 8006d42:	e005      	b.n	8006d50 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8006d44:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006d46:	461a      	mov	r2, r3
 8006d48:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f000 f917 	bl	8006f7e <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006d58:	b29b      	uxth	r3, r3
 8006d5a:	b21b      	sxth	r3, r3
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	f6ff acc3 	blt.w	80066e8 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8006d62:	2300      	movs	r3, #0
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	3748      	adds	r7, #72	@ 0x48
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}

08006d6c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b088      	sub	sp, #32
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	60f8      	str	r0, [r7, #12]
 8006d74:	60b9      	str	r1, [r7, #8]
 8006d76:	4613      	mov	r3, r2
 8006d78:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006d7a:	88fb      	ldrh	r3, [r7, #6]
 8006d7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d07c      	beq.n	8006e7e <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d8c:	b29b      	uxth	r3, r3
 8006d8e:	461a      	mov	r2, r3
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	781b      	ldrb	r3, [r3, #0]
 8006d94:	00db      	lsls	r3, r3, #3
 8006d96:	4413      	add	r3, r2
 8006d98:	68fa      	ldr	r2, [r7, #12]
 8006d9a:	6812      	ldr	r2, [r2, #0]
 8006d9c:	4413      	add	r3, r2
 8006d9e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006da2:	881b      	ldrh	r3, [r3, #0]
 8006da4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006da8:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	699a      	ldr	r2, [r3, #24]
 8006dae:	8b7b      	ldrh	r3, [r7, #26]
 8006db0:	429a      	cmp	r2, r3
 8006db2:	d306      	bcc.n	8006dc2 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	699a      	ldr	r2, [r3, #24]
 8006db8:	8b7b      	ldrh	r3, [r7, #26]
 8006dba:	1ad2      	subs	r2, r2, r3
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	619a      	str	r2, [r3, #24]
 8006dc0:	e002      	b.n	8006dc8 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	699b      	ldr	r3, [r3, #24]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d123      	bne.n	8006e18 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	461a      	mov	r2, r3
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	781b      	ldrb	r3, [r3, #0]
 8006dda:	009b      	lsls	r3, r3, #2
 8006ddc:	4413      	add	r3, r2
 8006dde:	881b      	ldrh	r3, [r3, #0]
 8006de0:	b29b      	uxth	r3, r3
 8006de2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006de6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dea:	833b      	strh	r3, [r7, #24]
 8006dec:	8b3b      	ldrh	r3, [r7, #24]
 8006dee:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006df2:	833b      	strh	r3, [r7, #24]
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	461a      	mov	r2, r3
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	781b      	ldrb	r3, [r3, #0]
 8006dfe:	009b      	lsls	r3, r3, #2
 8006e00:	441a      	add	r2, r3
 8006e02:	8b3b      	ldrh	r3, [r7, #24]
 8006e04:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e08:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e14:	b29b      	uxth	r3, r3
 8006e16:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006e18:	88fb      	ldrh	r3, [r7, #6]
 8006e1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d01f      	beq.n	8006e62 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	461a      	mov	r2, r3
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	781b      	ldrb	r3, [r3, #0]
 8006e2c:	009b      	lsls	r3, r3, #2
 8006e2e:	4413      	add	r3, r2
 8006e30:	881b      	ldrh	r3, [r3, #0]
 8006e32:	b29b      	uxth	r3, r3
 8006e34:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e3c:	82fb      	strh	r3, [r7, #22]
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	461a      	mov	r2, r3
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	781b      	ldrb	r3, [r3, #0]
 8006e48:	009b      	lsls	r3, r3, #2
 8006e4a:	441a      	add	r2, r3
 8006e4c:	8afb      	ldrh	r3, [r7, #22]
 8006e4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e5a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006e5e:	b29b      	uxth	r3, r3
 8006e60:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006e62:	8b7b      	ldrh	r3, [r7, #26]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	f000 8085 	beq.w	8006f74 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	6818      	ldr	r0, [r3, #0]
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	6959      	ldr	r1, [r3, #20]
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	891a      	ldrh	r2, [r3, #8]
 8006e76:	8b7b      	ldrh	r3, [r7, #26]
 8006e78:	f004 f91c 	bl	800b0b4 <USB_ReadPMA>
 8006e7c:	e07a      	b.n	8006f74 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e86:	b29b      	uxth	r3, r3
 8006e88:	461a      	mov	r2, r3
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	781b      	ldrb	r3, [r3, #0]
 8006e8e:	00db      	lsls	r3, r3, #3
 8006e90:	4413      	add	r3, r2
 8006e92:	68fa      	ldr	r2, [r7, #12]
 8006e94:	6812      	ldr	r2, [r2, #0]
 8006e96:	4413      	add	r3, r2
 8006e98:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006e9c:	881b      	ldrh	r3, [r3, #0]
 8006e9e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ea2:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	699a      	ldr	r2, [r3, #24]
 8006ea8:	8b7b      	ldrh	r3, [r7, #26]
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	d306      	bcc.n	8006ebc <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	699a      	ldr	r2, [r3, #24]
 8006eb2:	8b7b      	ldrh	r3, [r7, #26]
 8006eb4:	1ad2      	subs	r2, r2, r3
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	619a      	str	r2, [r3, #24]
 8006eba:	e002      	b.n	8006ec2 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	699b      	ldr	r3, [r3, #24]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d123      	bne.n	8006f12 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	461a      	mov	r2, r3
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	781b      	ldrb	r3, [r3, #0]
 8006ed4:	009b      	lsls	r3, r3, #2
 8006ed6:	4413      	add	r3, r2
 8006ed8:	881b      	ldrh	r3, [r3, #0]
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006ee0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ee4:	83fb      	strh	r3, [r7, #30]
 8006ee6:	8bfb      	ldrh	r3, [r7, #30]
 8006ee8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006eec:	83fb      	strh	r3, [r7, #30]
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	461a      	mov	r2, r3
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	781b      	ldrb	r3, [r3, #0]
 8006ef8:	009b      	lsls	r3, r3, #2
 8006efa:	441a      	add	r2, r3
 8006efc:	8bfb      	ldrh	r3, [r7, #30]
 8006efe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f0e:	b29b      	uxth	r3, r3
 8006f10:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8006f12:	88fb      	ldrh	r3, [r7, #6]
 8006f14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d11f      	bne.n	8006f5c <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	461a      	mov	r2, r3
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	781b      	ldrb	r3, [r3, #0]
 8006f26:	009b      	lsls	r3, r3, #2
 8006f28:	4413      	add	r3, r2
 8006f2a:	881b      	ldrh	r3, [r3, #0]
 8006f2c:	b29b      	uxth	r3, r3
 8006f2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f36:	83bb      	strh	r3, [r7, #28]
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	461a      	mov	r2, r3
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	781b      	ldrb	r3, [r3, #0]
 8006f42:	009b      	lsls	r3, r3, #2
 8006f44:	441a      	add	r2, r3
 8006f46:	8bbb      	ldrh	r3, [r7, #28]
 8006f48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f54:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006f58:	b29b      	uxth	r3, r3
 8006f5a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006f5c:	8b7b      	ldrh	r3, [r7, #26]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d008      	beq.n	8006f74 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	6818      	ldr	r0, [r3, #0]
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	6959      	ldr	r1, [r3, #20]
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	895a      	ldrh	r2, [r3, #10]
 8006f6e:	8b7b      	ldrh	r3, [r7, #26]
 8006f70:	f004 f8a0 	bl	800b0b4 <USB_ReadPMA>
    }
  }

  return count;
 8006f74:	8b7b      	ldrh	r3, [r7, #26]
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	3720      	adds	r7, #32
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bd80      	pop	{r7, pc}

08006f7e <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006f7e:	b580      	push	{r7, lr}
 8006f80:	b0a6      	sub	sp, #152	@ 0x98
 8006f82:	af00      	add	r7, sp, #0
 8006f84:	60f8      	str	r0, [r7, #12]
 8006f86:	60b9      	str	r1, [r7, #8]
 8006f88:	4613      	mov	r3, r2
 8006f8a:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006f8c:	88fb      	ldrh	r3, [r7, #6]
 8006f8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	f000 81f7 	beq.w	8007386 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006fa0:	b29b      	uxth	r3, r3
 8006fa2:	461a      	mov	r2, r3
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	781b      	ldrb	r3, [r3, #0]
 8006fa8:	00db      	lsls	r3, r3, #3
 8006faa:	4413      	add	r3, r2
 8006fac:	68fa      	ldr	r2, [r7, #12]
 8006fae:	6812      	ldr	r2, [r2, #0]
 8006fb0:	4413      	add	r3, r2
 8006fb2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006fb6:	881b      	ldrh	r3, [r3, #0]
 8006fb8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006fbc:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	699a      	ldr	r2, [r3, #24]
 8006fc4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006fc8:	429a      	cmp	r2, r3
 8006fca:	d907      	bls.n	8006fdc <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	699a      	ldr	r2, [r3, #24]
 8006fd0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006fd4:	1ad2      	subs	r2, r2, r3
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	619a      	str	r2, [r3, #24]
 8006fda:	e002      	b.n	8006fe2 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8006fdc:	68bb      	ldr	r3, [r7, #8]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	699b      	ldr	r3, [r3, #24]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	f040 80e1 	bne.w	80071ae <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	785b      	ldrb	r3, [r3, #1]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d126      	bne.n	8007042 <HAL_PCD_EP_DB_Transmit+0xc4>
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	633b      	str	r3, [r7, #48]	@ 0x30
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007002:	b29b      	uxth	r3, r3
 8007004:	461a      	mov	r2, r3
 8007006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007008:	4413      	add	r3, r2
 800700a:	633b      	str	r3, [r7, #48]	@ 0x30
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	781b      	ldrb	r3, [r3, #0]
 8007010:	00da      	lsls	r2, r3, #3
 8007012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007014:	4413      	add	r3, r2
 8007016:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800701a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800701c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800701e:	881b      	ldrh	r3, [r3, #0]
 8007020:	b29b      	uxth	r3, r3
 8007022:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007026:	b29a      	uxth	r2, r3
 8007028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800702a:	801a      	strh	r2, [r3, #0]
 800702c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800702e:	881b      	ldrh	r3, [r3, #0]
 8007030:	b29b      	uxth	r3, r3
 8007032:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007036:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800703a:	b29a      	uxth	r2, r3
 800703c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800703e:	801a      	strh	r2, [r3, #0]
 8007040:	e01a      	b.n	8007078 <HAL_PCD_EP_DB_Transmit+0xfa>
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	785b      	ldrb	r3, [r3, #1]
 8007046:	2b01      	cmp	r3, #1
 8007048:	d116      	bne.n	8007078 <HAL_PCD_EP_DB_Transmit+0xfa>
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007058:	b29b      	uxth	r3, r3
 800705a:	461a      	mov	r2, r3
 800705c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800705e:	4413      	add	r3, r2
 8007060:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	00da      	lsls	r2, r3, #3
 8007068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800706a:	4413      	add	r3, r2
 800706c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007070:	637b      	str	r3, [r7, #52]	@ 0x34
 8007072:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007074:	2200      	movs	r2, #0
 8007076:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	785b      	ldrb	r3, [r3, #1]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d126      	bne.n	80070d4 <HAL_PCD_EP_DB_Transmit+0x156>
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	623b      	str	r3, [r7, #32]
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007094:	b29b      	uxth	r3, r3
 8007096:	461a      	mov	r2, r3
 8007098:	6a3b      	ldr	r3, [r7, #32]
 800709a:	4413      	add	r3, r2
 800709c:	623b      	str	r3, [r7, #32]
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	781b      	ldrb	r3, [r3, #0]
 80070a2:	00da      	lsls	r2, r3, #3
 80070a4:	6a3b      	ldr	r3, [r7, #32]
 80070a6:	4413      	add	r3, r2
 80070a8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80070ac:	61fb      	str	r3, [r7, #28]
 80070ae:	69fb      	ldr	r3, [r7, #28]
 80070b0:	881b      	ldrh	r3, [r3, #0]
 80070b2:	b29b      	uxth	r3, r3
 80070b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80070b8:	b29a      	uxth	r2, r3
 80070ba:	69fb      	ldr	r3, [r7, #28]
 80070bc:	801a      	strh	r2, [r3, #0]
 80070be:	69fb      	ldr	r3, [r7, #28]
 80070c0:	881b      	ldrh	r3, [r3, #0]
 80070c2:	b29b      	uxth	r3, r3
 80070c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070cc:	b29a      	uxth	r2, r3
 80070ce:	69fb      	ldr	r3, [r7, #28]
 80070d0:	801a      	strh	r2, [r3, #0]
 80070d2:	e017      	b.n	8007104 <HAL_PCD_EP_DB_Transmit+0x186>
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	785b      	ldrb	r3, [r3, #1]
 80070d8:	2b01      	cmp	r3, #1
 80070da:	d113      	bne.n	8007104 <HAL_PCD_EP_DB_Transmit+0x186>
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80070e4:	b29b      	uxth	r3, r3
 80070e6:	461a      	mov	r2, r3
 80070e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070ea:	4413      	add	r3, r2
 80070ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80070ee:	68bb      	ldr	r3, [r7, #8]
 80070f0:	781b      	ldrb	r3, [r3, #0]
 80070f2:	00da      	lsls	r2, r3, #3
 80070f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070f6:	4413      	add	r3, r2
 80070f8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80070fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80070fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007100:	2200      	movs	r2, #0
 8007102:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	78db      	ldrb	r3, [r3, #3]
 8007108:	2b02      	cmp	r3, #2
 800710a:	d123      	bne.n	8007154 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	461a      	mov	r2, r3
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	781b      	ldrb	r3, [r3, #0]
 8007116:	009b      	lsls	r3, r3, #2
 8007118:	4413      	add	r3, r2
 800711a:	881b      	ldrh	r3, [r3, #0]
 800711c:	b29b      	uxth	r3, r3
 800711e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007122:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007126:	837b      	strh	r3, [r7, #26]
 8007128:	8b7b      	ldrh	r3, [r7, #26]
 800712a:	f083 0320 	eor.w	r3, r3, #32
 800712e:	837b      	strh	r3, [r7, #26]
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	461a      	mov	r2, r3
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	781b      	ldrb	r3, [r3, #0]
 800713a:	009b      	lsls	r3, r3, #2
 800713c:	441a      	add	r2, r3
 800713e:	8b7b      	ldrh	r3, [r7, #26]
 8007140:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007144:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007148:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800714c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007150:	b29b      	uxth	r3, r3
 8007152:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	781b      	ldrb	r3, [r3, #0]
 8007158:	4619      	mov	r1, r3
 800715a:	68f8      	ldr	r0, [r7, #12]
 800715c:	f7ff fa5d 	bl	800661a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007160:	88fb      	ldrh	r3, [r7, #6]
 8007162:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007166:	2b00      	cmp	r3, #0
 8007168:	d01f      	beq.n	80071aa <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	461a      	mov	r2, r3
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	781b      	ldrb	r3, [r3, #0]
 8007174:	009b      	lsls	r3, r3, #2
 8007176:	4413      	add	r3, r2
 8007178:	881b      	ldrh	r3, [r3, #0]
 800717a:	b29b      	uxth	r3, r3
 800717c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007180:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007184:	833b      	strh	r3, [r7, #24]
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	461a      	mov	r2, r3
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	781b      	ldrb	r3, [r3, #0]
 8007190:	009b      	lsls	r3, r3, #2
 8007192:	441a      	add	r2, r3
 8007194:	8b3b      	ldrh	r3, [r7, #24]
 8007196:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800719a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800719e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80071a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071a6:	b29b      	uxth	r3, r3
 80071a8:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80071aa:	2300      	movs	r3, #0
 80071ac:	e31f      	b.n	80077ee <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80071ae:	88fb      	ldrh	r3, [r7, #6]
 80071b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d021      	beq.n	80071fc <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	461a      	mov	r2, r3
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	781b      	ldrb	r3, [r3, #0]
 80071c2:	009b      	lsls	r3, r3, #2
 80071c4:	4413      	add	r3, r2
 80071c6:	881b      	ldrh	r3, [r3, #0]
 80071c8:	b29b      	uxth	r3, r3
 80071ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071d2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	461a      	mov	r2, r3
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	781b      	ldrb	r3, [r3, #0]
 80071e0:	009b      	lsls	r3, r3, #2
 80071e2:	441a      	add	r2, r3
 80071e4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80071e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80071ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80071f0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80071f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071f8:	b29b      	uxth	r3, r3
 80071fa:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007202:	2b01      	cmp	r3, #1
 8007204:	f040 82ca 	bne.w	800779c <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	695a      	ldr	r2, [r3, #20]
 800720c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007210:	441a      	add	r2, r3
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	69da      	ldr	r2, [r3, #28]
 800721a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800721e:	441a      	add	r2, r3
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	6a1a      	ldr	r2, [r3, #32]
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	691b      	ldr	r3, [r3, #16]
 800722c:	429a      	cmp	r2, r3
 800722e:	d309      	bcc.n	8007244 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	691b      	ldr	r3, [r3, #16]
 8007234:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	6a1a      	ldr	r2, [r3, #32]
 800723a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800723c:	1ad2      	subs	r2, r2, r3
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	621a      	str	r2, [r3, #32]
 8007242:	e015      	b.n	8007270 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	6a1b      	ldr	r3, [r3, #32]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d107      	bne.n	800725c <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800724c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007250:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	2200      	movs	r2, #0
 8007256:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800725a:	e009      	b.n	8007270 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	2200      	movs	r2, #0
 8007260:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	6a1b      	ldr	r3, [r3, #32]
 8007268:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	2200      	movs	r2, #0
 800726e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007270:	68bb      	ldr	r3, [r7, #8]
 8007272:	785b      	ldrb	r3, [r3, #1]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d15f      	bne.n	8007338 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	643b      	str	r3, [r7, #64]	@ 0x40
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007286:	b29b      	uxth	r3, r3
 8007288:	461a      	mov	r2, r3
 800728a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800728c:	4413      	add	r3, r2
 800728e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	781b      	ldrb	r3, [r3, #0]
 8007294:	00da      	lsls	r2, r3, #3
 8007296:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007298:	4413      	add	r3, r2
 800729a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800729e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80072a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072a2:	881b      	ldrh	r3, [r3, #0]
 80072a4:	b29b      	uxth	r3, r3
 80072a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80072aa:	b29a      	uxth	r2, r3
 80072ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072ae:	801a      	strh	r2, [r3, #0]
 80072b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d10a      	bne.n	80072cc <HAL_PCD_EP_DB_Transmit+0x34e>
 80072b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072b8:	881b      	ldrh	r3, [r3, #0]
 80072ba:	b29b      	uxth	r3, r3
 80072bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072c4:	b29a      	uxth	r2, r3
 80072c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072c8:	801a      	strh	r2, [r3, #0]
 80072ca:	e051      	b.n	8007370 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80072cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80072ce:	2b3e      	cmp	r3, #62	@ 0x3e
 80072d0:	d816      	bhi.n	8007300 <HAL_PCD_EP_DB_Transmit+0x382>
 80072d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80072d4:	085b      	lsrs	r3, r3, #1
 80072d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80072d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80072da:	f003 0301 	and.w	r3, r3, #1
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d002      	beq.n	80072e8 <HAL_PCD_EP_DB_Transmit+0x36a>
 80072e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072e4:	3301      	adds	r3, #1
 80072e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80072e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072ea:	881b      	ldrh	r3, [r3, #0]
 80072ec:	b29a      	uxth	r2, r3
 80072ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072f0:	b29b      	uxth	r3, r3
 80072f2:	029b      	lsls	r3, r3, #10
 80072f4:	b29b      	uxth	r3, r3
 80072f6:	4313      	orrs	r3, r2
 80072f8:	b29a      	uxth	r2, r3
 80072fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072fc:	801a      	strh	r2, [r3, #0]
 80072fe:	e037      	b.n	8007370 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8007300:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007302:	095b      	lsrs	r3, r3, #5
 8007304:	653b      	str	r3, [r7, #80]	@ 0x50
 8007306:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007308:	f003 031f 	and.w	r3, r3, #31
 800730c:	2b00      	cmp	r3, #0
 800730e:	d102      	bne.n	8007316 <HAL_PCD_EP_DB_Transmit+0x398>
 8007310:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007312:	3b01      	subs	r3, #1
 8007314:	653b      	str	r3, [r7, #80]	@ 0x50
 8007316:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007318:	881b      	ldrh	r3, [r3, #0]
 800731a:	b29a      	uxth	r2, r3
 800731c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800731e:	b29b      	uxth	r3, r3
 8007320:	029b      	lsls	r3, r3, #10
 8007322:	b29b      	uxth	r3, r3
 8007324:	4313      	orrs	r3, r2
 8007326:	b29b      	uxth	r3, r3
 8007328:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800732c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007330:	b29a      	uxth	r2, r3
 8007332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007334:	801a      	strh	r2, [r3, #0]
 8007336:	e01b      	b.n	8007370 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	785b      	ldrb	r3, [r3, #1]
 800733c:	2b01      	cmp	r3, #1
 800733e:	d117      	bne.n	8007370 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800734e:	b29b      	uxth	r3, r3
 8007350:	461a      	mov	r2, r3
 8007352:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007354:	4413      	add	r3, r2
 8007356:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	781b      	ldrb	r3, [r3, #0]
 800735c:	00da      	lsls	r2, r3, #3
 800735e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007360:	4413      	add	r3, r2
 8007362:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007366:	647b      	str	r3, [r7, #68]	@ 0x44
 8007368:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800736a:	b29a      	uxth	r2, r3
 800736c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800736e:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	6818      	ldr	r0, [r3, #0]
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	6959      	ldr	r1, [r3, #20]
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	891a      	ldrh	r2, [r3, #8]
 800737c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800737e:	b29b      	uxth	r3, r3
 8007380:	f003 fe56 	bl	800b030 <USB_WritePMA>
 8007384:	e20a      	b.n	800779c <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800738e:	b29b      	uxth	r3, r3
 8007390:	461a      	mov	r2, r3
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	781b      	ldrb	r3, [r3, #0]
 8007396:	00db      	lsls	r3, r3, #3
 8007398:	4413      	add	r3, r2
 800739a:	68fa      	ldr	r2, [r7, #12]
 800739c:	6812      	ldr	r2, [r2, #0]
 800739e:	4413      	add	r3, r2
 80073a0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80073a4:	881b      	ldrh	r3, [r3, #0]
 80073a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80073aa:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	699a      	ldr	r2, [r3, #24]
 80073b2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80073b6:	429a      	cmp	r2, r3
 80073b8:	d307      	bcc.n	80073ca <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	699a      	ldr	r2, [r3, #24]
 80073be:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80073c2:	1ad2      	subs	r2, r2, r3
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	619a      	str	r2, [r3, #24]
 80073c8:	e002      	b.n	80073d0 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80073ca:	68bb      	ldr	r3, [r7, #8]
 80073cc:	2200      	movs	r2, #0
 80073ce:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	699b      	ldr	r3, [r3, #24]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	f040 80f6 	bne.w	80075c6 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	785b      	ldrb	r3, [r3, #1]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d126      	bne.n	8007430 <HAL_PCD_EP_DB_Transmit+0x4b2>
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	677b      	str	r3, [r7, #116]	@ 0x74
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	461a      	mov	r2, r3
 80073f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80073f6:	4413      	add	r3, r2
 80073f8:	677b      	str	r3, [r7, #116]	@ 0x74
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	781b      	ldrb	r3, [r3, #0]
 80073fe:	00da      	lsls	r2, r3, #3
 8007400:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007402:	4413      	add	r3, r2
 8007404:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007408:	673b      	str	r3, [r7, #112]	@ 0x70
 800740a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800740c:	881b      	ldrh	r3, [r3, #0]
 800740e:	b29b      	uxth	r3, r3
 8007410:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007414:	b29a      	uxth	r2, r3
 8007416:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007418:	801a      	strh	r2, [r3, #0]
 800741a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800741c:	881b      	ldrh	r3, [r3, #0]
 800741e:	b29b      	uxth	r3, r3
 8007420:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007424:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007428:	b29a      	uxth	r2, r3
 800742a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800742c:	801a      	strh	r2, [r3, #0]
 800742e:	e01a      	b.n	8007466 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8007430:	68bb      	ldr	r3, [r7, #8]
 8007432:	785b      	ldrb	r3, [r3, #1]
 8007434:	2b01      	cmp	r3, #1
 8007436:	d116      	bne.n	8007466 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007446:	b29b      	uxth	r3, r3
 8007448:	461a      	mov	r2, r3
 800744a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800744c:	4413      	add	r3, r2
 800744e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	781b      	ldrb	r3, [r3, #0]
 8007454:	00da      	lsls	r2, r3, #3
 8007456:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007458:	4413      	add	r3, r2
 800745a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800745e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007460:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007462:	2200      	movs	r2, #0
 8007464:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	785b      	ldrb	r3, [r3, #1]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d12f      	bne.n	80074d6 <HAL_PCD_EP_DB_Transmit+0x558>
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007486:	b29b      	uxth	r3, r3
 8007488:	461a      	mov	r2, r3
 800748a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800748e:	4413      	add	r3, r2
 8007490:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	781b      	ldrb	r3, [r3, #0]
 8007498:	00da      	lsls	r2, r3, #3
 800749a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800749e:	4413      	add	r3, r2
 80074a0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80074a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80074a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80074ac:	881b      	ldrh	r3, [r3, #0]
 80074ae:	b29b      	uxth	r3, r3
 80074b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80074b4:	b29a      	uxth	r2, r3
 80074b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80074ba:	801a      	strh	r2, [r3, #0]
 80074bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80074c0:	881b      	ldrh	r3, [r3, #0]
 80074c2:	b29b      	uxth	r3, r3
 80074c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074cc:	b29a      	uxth	r2, r3
 80074ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80074d2:	801a      	strh	r2, [r3, #0]
 80074d4:	e01c      	b.n	8007510 <HAL_PCD_EP_DB_Transmit+0x592>
 80074d6:	68bb      	ldr	r3, [r7, #8]
 80074d8:	785b      	ldrb	r3, [r3, #1]
 80074da:	2b01      	cmp	r3, #1
 80074dc:	d118      	bne.n	8007510 <HAL_PCD_EP_DB_Transmit+0x592>
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80074e6:	b29b      	uxth	r3, r3
 80074e8:	461a      	mov	r2, r3
 80074ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80074ee:	4413      	add	r3, r2
 80074f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	781b      	ldrb	r3, [r3, #0]
 80074f8:	00da      	lsls	r2, r3, #3
 80074fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80074fe:	4413      	add	r3, r2
 8007500:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007504:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007508:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800750c:	2200      	movs	r2, #0
 800750e:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	78db      	ldrb	r3, [r3, #3]
 8007514:	2b02      	cmp	r3, #2
 8007516:	d127      	bne.n	8007568 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	461a      	mov	r2, r3
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	781b      	ldrb	r3, [r3, #0]
 8007522:	009b      	lsls	r3, r3, #2
 8007524:	4413      	add	r3, r2
 8007526:	881b      	ldrh	r3, [r3, #0]
 8007528:	b29b      	uxth	r3, r3
 800752a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800752e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007532:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8007536:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800753a:	f083 0320 	eor.w	r3, r3, #32
 800753e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	461a      	mov	r2, r3
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	781b      	ldrb	r3, [r3, #0]
 800754c:	009b      	lsls	r3, r3, #2
 800754e:	441a      	add	r2, r3
 8007550:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007554:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007558:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800755c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007560:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007564:	b29b      	uxth	r3, r3
 8007566:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	781b      	ldrb	r3, [r3, #0]
 800756c:	4619      	mov	r1, r3
 800756e:	68f8      	ldr	r0, [r7, #12]
 8007570:	f7ff f853 	bl	800661a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007574:	88fb      	ldrh	r3, [r7, #6]
 8007576:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800757a:	2b00      	cmp	r3, #0
 800757c:	d121      	bne.n	80075c2 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	461a      	mov	r2, r3
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	781b      	ldrb	r3, [r3, #0]
 8007588:	009b      	lsls	r3, r3, #2
 800758a:	4413      	add	r3, r2
 800758c:	881b      	ldrh	r3, [r3, #0]
 800758e:	b29b      	uxth	r3, r3
 8007590:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007594:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007598:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	461a      	mov	r2, r3
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	781b      	ldrb	r3, [r3, #0]
 80075a6:	009b      	lsls	r3, r3, #2
 80075a8:	441a      	add	r2, r3
 80075aa:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80075ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80075b6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80075ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075be:	b29b      	uxth	r3, r3
 80075c0:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80075c2:	2300      	movs	r3, #0
 80075c4:	e113      	b.n	80077ee <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80075c6:	88fb      	ldrh	r3, [r7, #6]
 80075c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d121      	bne.n	8007614 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	461a      	mov	r2, r3
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	781b      	ldrb	r3, [r3, #0]
 80075da:	009b      	lsls	r3, r3, #2
 80075dc:	4413      	add	r3, r2
 80075de:	881b      	ldrh	r3, [r3, #0]
 80075e0:	b29b      	uxth	r3, r3
 80075e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075ea:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	461a      	mov	r2, r3
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	781b      	ldrb	r3, [r3, #0]
 80075f8:	009b      	lsls	r3, r3, #2
 80075fa:	441a      	add	r2, r3
 80075fc:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8007600:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007604:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007608:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800760c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007610:	b29b      	uxth	r3, r3
 8007612:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800761a:	2b01      	cmp	r3, #1
 800761c:	f040 80be 	bne.w	800779c <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	695a      	ldr	r2, [r3, #20]
 8007624:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007628:	441a      	add	r2, r3
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	69da      	ldr	r2, [r3, #28]
 8007632:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007636:	441a      	add	r2, r3
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	6a1a      	ldr	r2, [r3, #32]
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	691b      	ldr	r3, [r3, #16]
 8007644:	429a      	cmp	r2, r3
 8007646:	d309      	bcc.n	800765c <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	691b      	ldr	r3, [r3, #16]
 800764c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	6a1a      	ldr	r2, [r3, #32]
 8007652:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007654:	1ad2      	subs	r2, r2, r3
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	621a      	str	r2, [r3, #32]
 800765a:	e015      	b.n	8007688 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	6a1b      	ldr	r3, [r3, #32]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d107      	bne.n	8007674 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8007664:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007668:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	2200      	movs	r2, #0
 800766e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8007672:	e009      	b.n	8007688 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	6a1b      	ldr	r3, [r3, #32]
 8007678:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	2200      	movs	r2, #0
 800767e:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	2200      	movs	r2, #0
 8007684:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	785b      	ldrb	r3, [r3, #1]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d15f      	bne.n	8007756 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80076a4:	b29b      	uxth	r3, r3
 80076a6:	461a      	mov	r2, r3
 80076a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80076aa:	4413      	add	r3, r2
 80076ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	781b      	ldrb	r3, [r3, #0]
 80076b2:	00da      	lsls	r2, r3, #3
 80076b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80076b6:	4413      	add	r3, r2
 80076b8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80076bc:	667b      	str	r3, [r7, #100]	@ 0x64
 80076be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80076c0:	881b      	ldrh	r3, [r3, #0]
 80076c2:	b29b      	uxth	r3, r3
 80076c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80076c8:	b29a      	uxth	r2, r3
 80076ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80076cc:	801a      	strh	r2, [r3, #0]
 80076ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d10a      	bne.n	80076ea <HAL_PCD_EP_DB_Transmit+0x76c>
 80076d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80076d6:	881b      	ldrh	r3, [r3, #0]
 80076d8:	b29b      	uxth	r3, r3
 80076da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80076de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80076e2:	b29a      	uxth	r2, r3
 80076e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80076e6:	801a      	strh	r2, [r3, #0]
 80076e8:	e04e      	b.n	8007788 <HAL_PCD_EP_DB_Transmit+0x80a>
 80076ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80076ec:	2b3e      	cmp	r3, #62	@ 0x3e
 80076ee:	d816      	bhi.n	800771e <HAL_PCD_EP_DB_Transmit+0x7a0>
 80076f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80076f2:	085b      	lsrs	r3, r3, #1
 80076f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80076f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80076f8:	f003 0301 	and.w	r3, r3, #1
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d002      	beq.n	8007706 <HAL_PCD_EP_DB_Transmit+0x788>
 8007700:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007702:	3301      	adds	r3, #1
 8007704:	663b      	str	r3, [r7, #96]	@ 0x60
 8007706:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007708:	881b      	ldrh	r3, [r3, #0]
 800770a:	b29a      	uxth	r2, r3
 800770c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800770e:	b29b      	uxth	r3, r3
 8007710:	029b      	lsls	r3, r3, #10
 8007712:	b29b      	uxth	r3, r3
 8007714:	4313      	orrs	r3, r2
 8007716:	b29a      	uxth	r2, r3
 8007718:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800771a:	801a      	strh	r2, [r3, #0]
 800771c:	e034      	b.n	8007788 <HAL_PCD_EP_DB_Transmit+0x80a>
 800771e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007720:	095b      	lsrs	r3, r3, #5
 8007722:	663b      	str	r3, [r7, #96]	@ 0x60
 8007724:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007726:	f003 031f 	and.w	r3, r3, #31
 800772a:	2b00      	cmp	r3, #0
 800772c:	d102      	bne.n	8007734 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800772e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007730:	3b01      	subs	r3, #1
 8007732:	663b      	str	r3, [r7, #96]	@ 0x60
 8007734:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007736:	881b      	ldrh	r3, [r3, #0]
 8007738:	b29a      	uxth	r2, r3
 800773a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800773c:	b29b      	uxth	r3, r3
 800773e:	029b      	lsls	r3, r3, #10
 8007740:	b29b      	uxth	r3, r3
 8007742:	4313      	orrs	r3, r2
 8007744:	b29b      	uxth	r3, r3
 8007746:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800774a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800774e:	b29a      	uxth	r2, r3
 8007750:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007752:	801a      	strh	r2, [r3, #0]
 8007754:	e018      	b.n	8007788 <HAL_PCD_EP_DB_Transmit+0x80a>
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	785b      	ldrb	r3, [r3, #1]
 800775a:	2b01      	cmp	r3, #1
 800775c:	d114      	bne.n	8007788 <HAL_PCD_EP_DB_Transmit+0x80a>
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007766:	b29b      	uxth	r3, r3
 8007768:	461a      	mov	r2, r3
 800776a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800776c:	4413      	add	r3, r2
 800776e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	781b      	ldrb	r3, [r3, #0]
 8007774:	00da      	lsls	r2, r3, #3
 8007776:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007778:	4413      	add	r3, r2
 800777a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800777e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007780:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007782:	b29a      	uxth	r2, r3
 8007784:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007786:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	6818      	ldr	r0, [r3, #0]
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	6959      	ldr	r1, [r3, #20]
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	895a      	ldrh	r2, [r3, #10]
 8007794:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007796:	b29b      	uxth	r3, r3
 8007798:	f003 fc4a 	bl	800b030 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	461a      	mov	r2, r3
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	781b      	ldrb	r3, [r3, #0]
 80077a6:	009b      	lsls	r3, r3, #2
 80077a8:	4413      	add	r3, r2
 80077aa:	881b      	ldrh	r3, [r3, #0]
 80077ac:	b29b      	uxth	r3, r3
 80077ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077b6:	82fb      	strh	r3, [r7, #22]
 80077b8:	8afb      	ldrh	r3, [r7, #22]
 80077ba:	f083 0310 	eor.w	r3, r3, #16
 80077be:	82fb      	strh	r3, [r7, #22]
 80077c0:	8afb      	ldrh	r3, [r7, #22]
 80077c2:	f083 0320 	eor.w	r3, r3, #32
 80077c6:	82fb      	strh	r3, [r7, #22]
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	461a      	mov	r2, r3
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	781b      	ldrb	r3, [r3, #0]
 80077d2:	009b      	lsls	r3, r3, #2
 80077d4:	441a      	add	r2, r3
 80077d6:	8afb      	ldrh	r3, [r7, #22]
 80077d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80077dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80077e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80077e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077e8:	b29b      	uxth	r3, r3
 80077ea:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80077ec:	2300      	movs	r3, #0
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3798      	adds	r7, #152	@ 0x98
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}

080077f6 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80077f6:	b480      	push	{r7}
 80077f8:	b085      	sub	sp, #20
 80077fa:	af00      	add	r7, sp, #0
 80077fc:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2201      	movs	r2, #1
 8007808:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2200      	movs	r2, #0
 8007810:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800781a:	b29b      	uxth	r3, r3
 800781c:	f043 0301 	orr.w	r3, r3, #1
 8007820:	b29a      	uxth	r2, r3
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800782e:	b29b      	uxth	r3, r3
 8007830:	f043 0302 	orr.w	r3, r3, #2
 8007834:	b29a      	uxth	r2, r3
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800783c:	2300      	movs	r3, #0
}
 800783e:	4618      	mov	r0, r3
 8007840:	3714      	adds	r7, #20
 8007842:	46bd      	mov	sp, r7
 8007844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007848:	4770      	bx	lr

0800784a <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800784a:	b480      	push	{r7}
 800784c:	b083      	sub	sp, #12
 800784e:	af00      	add	r7, sp, #0
 8007850:	6078      	str	r0, [r7, #4]
 8007852:	460b      	mov	r3, r1
 8007854:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007856:	bf00      	nop
 8007858:	370c      	adds	r7, #12
 800785a:	46bd      	mov	sp, r7
 800785c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007860:	4770      	bx	lr
	...

08007864 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007864:	b480      	push	{r7}
 8007866:	b085      	sub	sp, #20
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d141      	bne.n	80078f6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007872:	4b4b      	ldr	r3, [pc, #300]	@ (80079a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800787a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800787e:	d131      	bne.n	80078e4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007880:	4b47      	ldr	r3, [pc, #284]	@ (80079a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007882:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007886:	4a46      	ldr	r2, [pc, #280]	@ (80079a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007888:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800788c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007890:	4b43      	ldr	r3, [pc, #268]	@ (80079a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007898:	4a41      	ldr	r2, [pc, #260]	@ (80079a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800789a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800789e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80078a0:	4b40      	ldr	r3, [pc, #256]	@ (80079a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	2232      	movs	r2, #50	@ 0x32
 80078a6:	fb02 f303 	mul.w	r3, r2, r3
 80078aa:	4a3f      	ldr	r2, [pc, #252]	@ (80079a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80078ac:	fba2 2303 	umull	r2, r3, r2, r3
 80078b0:	0c9b      	lsrs	r3, r3, #18
 80078b2:	3301      	adds	r3, #1
 80078b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80078b6:	e002      	b.n	80078be <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	3b01      	subs	r3, #1
 80078bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80078be:	4b38      	ldr	r3, [pc, #224]	@ (80079a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80078c0:	695b      	ldr	r3, [r3, #20]
 80078c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078ca:	d102      	bne.n	80078d2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d1f2      	bne.n	80078b8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80078d2:	4b33      	ldr	r3, [pc, #204]	@ (80079a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80078d4:	695b      	ldr	r3, [r3, #20]
 80078d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078de:	d158      	bne.n	8007992 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80078e0:	2303      	movs	r3, #3
 80078e2:	e057      	b.n	8007994 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80078e4:	4b2e      	ldr	r3, [pc, #184]	@ (80079a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80078e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80078ea:	4a2d      	ldr	r2, [pc, #180]	@ (80079a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80078ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80078f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80078f4:	e04d      	b.n	8007992 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078fc:	d141      	bne.n	8007982 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80078fe:	4b28      	ldr	r3, [pc, #160]	@ (80079a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007906:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800790a:	d131      	bne.n	8007970 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800790c:	4b24      	ldr	r3, [pc, #144]	@ (80079a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800790e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007912:	4a23      	ldr	r2, [pc, #140]	@ (80079a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007914:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007918:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800791c:	4b20      	ldr	r3, [pc, #128]	@ (80079a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007924:	4a1e      	ldr	r2, [pc, #120]	@ (80079a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007926:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800792a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800792c:	4b1d      	ldr	r3, [pc, #116]	@ (80079a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	2232      	movs	r2, #50	@ 0x32
 8007932:	fb02 f303 	mul.w	r3, r2, r3
 8007936:	4a1c      	ldr	r2, [pc, #112]	@ (80079a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007938:	fba2 2303 	umull	r2, r3, r2, r3
 800793c:	0c9b      	lsrs	r3, r3, #18
 800793e:	3301      	adds	r3, #1
 8007940:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007942:	e002      	b.n	800794a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	3b01      	subs	r3, #1
 8007948:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800794a:	4b15      	ldr	r3, [pc, #84]	@ (80079a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800794c:	695b      	ldr	r3, [r3, #20]
 800794e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007952:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007956:	d102      	bne.n	800795e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d1f2      	bne.n	8007944 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800795e:	4b10      	ldr	r3, [pc, #64]	@ (80079a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007960:	695b      	ldr	r3, [r3, #20]
 8007962:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007966:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800796a:	d112      	bne.n	8007992 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800796c:	2303      	movs	r3, #3
 800796e:	e011      	b.n	8007994 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007970:	4b0b      	ldr	r3, [pc, #44]	@ (80079a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007972:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007976:	4a0a      	ldr	r2, [pc, #40]	@ (80079a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007978:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800797c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007980:	e007      	b.n	8007992 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007982:	4b07      	ldr	r3, [pc, #28]	@ (80079a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800798a:	4a05      	ldr	r2, [pc, #20]	@ (80079a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800798c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007990:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007992:	2300      	movs	r3, #0
}
 8007994:	4618      	mov	r0, r3
 8007996:	3714      	adds	r7, #20
 8007998:	46bd      	mov	sp, r7
 800799a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799e:	4770      	bx	lr
 80079a0:	40007000 	.word	0x40007000
 80079a4:	20000000 	.word	0x20000000
 80079a8:	431bde83 	.word	0x431bde83

080079ac <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80079ac:	b480      	push	{r7}
 80079ae:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80079b0:	4b05      	ldr	r3, [pc, #20]	@ (80079c8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80079b2:	689b      	ldr	r3, [r3, #8]
 80079b4:	4a04      	ldr	r2, [pc, #16]	@ (80079c8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80079b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80079ba:	6093      	str	r3, [r2, #8]
}
 80079bc:	bf00      	nop
 80079be:	46bd      	mov	sp, r7
 80079c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c4:	4770      	bx	lr
 80079c6:	bf00      	nop
 80079c8:	40007000 	.word	0x40007000

080079cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b088      	sub	sp, #32
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d101      	bne.n	80079de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80079da:	2301      	movs	r3, #1
 80079dc:	e2fe      	b.n	8007fdc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f003 0301 	and.w	r3, r3, #1
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d075      	beq.n	8007ad6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80079ea:	4b97      	ldr	r3, [pc, #604]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 80079ec:	689b      	ldr	r3, [r3, #8]
 80079ee:	f003 030c 	and.w	r3, r3, #12
 80079f2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80079f4:	4b94      	ldr	r3, [pc, #592]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 80079f6:	68db      	ldr	r3, [r3, #12]
 80079f8:	f003 0303 	and.w	r3, r3, #3
 80079fc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80079fe:	69bb      	ldr	r3, [r7, #24]
 8007a00:	2b0c      	cmp	r3, #12
 8007a02:	d102      	bne.n	8007a0a <HAL_RCC_OscConfig+0x3e>
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	2b03      	cmp	r3, #3
 8007a08:	d002      	beq.n	8007a10 <HAL_RCC_OscConfig+0x44>
 8007a0a:	69bb      	ldr	r3, [r7, #24]
 8007a0c:	2b08      	cmp	r3, #8
 8007a0e:	d10b      	bne.n	8007a28 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a10:	4b8d      	ldr	r3, [pc, #564]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d05b      	beq.n	8007ad4 <HAL_RCC_OscConfig+0x108>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d157      	bne.n	8007ad4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007a24:	2301      	movs	r3, #1
 8007a26:	e2d9      	b.n	8007fdc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a30:	d106      	bne.n	8007a40 <HAL_RCC_OscConfig+0x74>
 8007a32:	4b85      	ldr	r3, [pc, #532]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	4a84      	ldr	r2, [pc, #528]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007a38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007a3c:	6013      	str	r3, [r2, #0]
 8007a3e:	e01d      	b.n	8007a7c <HAL_RCC_OscConfig+0xb0>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	685b      	ldr	r3, [r3, #4]
 8007a44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007a48:	d10c      	bne.n	8007a64 <HAL_RCC_OscConfig+0x98>
 8007a4a:	4b7f      	ldr	r3, [pc, #508]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	4a7e      	ldr	r2, [pc, #504]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007a50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007a54:	6013      	str	r3, [r2, #0]
 8007a56:	4b7c      	ldr	r3, [pc, #496]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	4a7b      	ldr	r2, [pc, #492]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007a5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007a60:	6013      	str	r3, [r2, #0]
 8007a62:	e00b      	b.n	8007a7c <HAL_RCC_OscConfig+0xb0>
 8007a64:	4b78      	ldr	r3, [pc, #480]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	4a77      	ldr	r2, [pc, #476]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007a6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a6e:	6013      	str	r3, [r2, #0]
 8007a70:	4b75      	ldr	r3, [pc, #468]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	4a74      	ldr	r2, [pc, #464]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007a76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007a7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	685b      	ldr	r3, [r3, #4]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d013      	beq.n	8007aac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a84:	f7fa fa1c 	bl	8001ec0 <HAL_GetTick>
 8007a88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007a8a:	e008      	b.n	8007a9e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007a8c:	f7fa fa18 	bl	8001ec0 <HAL_GetTick>
 8007a90:	4602      	mov	r2, r0
 8007a92:	693b      	ldr	r3, [r7, #16]
 8007a94:	1ad3      	subs	r3, r2, r3
 8007a96:	2b64      	cmp	r3, #100	@ 0x64
 8007a98:	d901      	bls.n	8007a9e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007a9a:	2303      	movs	r3, #3
 8007a9c:	e29e      	b.n	8007fdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007a9e:	4b6a      	ldr	r3, [pc, #424]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d0f0      	beq.n	8007a8c <HAL_RCC_OscConfig+0xc0>
 8007aaa:	e014      	b.n	8007ad6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007aac:	f7fa fa08 	bl	8001ec0 <HAL_GetTick>
 8007ab0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007ab2:	e008      	b.n	8007ac6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007ab4:	f7fa fa04 	bl	8001ec0 <HAL_GetTick>
 8007ab8:	4602      	mov	r2, r0
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	1ad3      	subs	r3, r2, r3
 8007abe:	2b64      	cmp	r3, #100	@ 0x64
 8007ac0:	d901      	bls.n	8007ac6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007ac2:	2303      	movs	r3, #3
 8007ac4:	e28a      	b.n	8007fdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007ac6:	4b60      	ldr	r3, [pc, #384]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d1f0      	bne.n	8007ab4 <HAL_RCC_OscConfig+0xe8>
 8007ad2:	e000      	b.n	8007ad6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ad4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f003 0302 	and.w	r3, r3, #2
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d075      	beq.n	8007bce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007ae2:	4b59      	ldr	r3, [pc, #356]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	f003 030c 	and.w	r3, r3, #12
 8007aea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007aec:	4b56      	ldr	r3, [pc, #344]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007aee:	68db      	ldr	r3, [r3, #12]
 8007af0:	f003 0303 	and.w	r3, r3, #3
 8007af4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007af6:	69bb      	ldr	r3, [r7, #24]
 8007af8:	2b0c      	cmp	r3, #12
 8007afa:	d102      	bne.n	8007b02 <HAL_RCC_OscConfig+0x136>
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	2b02      	cmp	r3, #2
 8007b00:	d002      	beq.n	8007b08 <HAL_RCC_OscConfig+0x13c>
 8007b02:	69bb      	ldr	r3, [r7, #24]
 8007b04:	2b04      	cmp	r3, #4
 8007b06:	d11f      	bne.n	8007b48 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007b08:	4b4f      	ldr	r3, [pc, #316]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d005      	beq.n	8007b20 <HAL_RCC_OscConfig+0x154>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	68db      	ldr	r3, [r3, #12]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d101      	bne.n	8007b20 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	e25d      	b.n	8007fdc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b20:	4b49      	ldr	r3, [pc, #292]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007b22:	685b      	ldr	r3, [r3, #4]
 8007b24:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	691b      	ldr	r3, [r3, #16]
 8007b2c:	061b      	lsls	r3, r3, #24
 8007b2e:	4946      	ldr	r1, [pc, #280]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007b30:	4313      	orrs	r3, r2
 8007b32:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007b34:	4b45      	ldr	r3, [pc, #276]	@ (8007c4c <HAL_RCC_OscConfig+0x280>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f7fa f871 	bl	8001c20 <HAL_InitTick>
 8007b3e:	4603      	mov	r3, r0
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d043      	beq.n	8007bcc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007b44:	2301      	movs	r3, #1
 8007b46:	e249      	b.n	8007fdc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	68db      	ldr	r3, [r3, #12]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d023      	beq.n	8007b98 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007b50:	4b3d      	ldr	r3, [pc, #244]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a3c      	ldr	r2, [pc, #240]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007b56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b5c:	f7fa f9b0 	bl	8001ec0 <HAL_GetTick>
 8007b60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007b62:	e008      	b.n	8007b76 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007b64:	f7fa f9ac 	bl	8001ec0 <HAL_GetTick>
 8007b68:	4602      	mov	r2, r0
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	1ad3      	subs	r3, r2, r3
 8007b6e:	2b02      	cmp	r3, #2
 8007b70:	d901      	bls.n	8007b76 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007b72:	2303      	movs	r3, #3
 8007b74:	e232      	b.n	8007fdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007b76:	4b34      	ldr	r3, [pc, #208]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d0f0      	beq.n	8007b64 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b82:	4b31      	ldr	r3, [pc, #196]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007b84:	685b      	ldr	r3, [r3, #4]
 8007b86:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	691b      	ldr	r3, [r3, #16]
 8007b8e:	061b      	lsls	r3, r3, #24
 8007b90:	492d      	ldr	r1, [pc, #180]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007b92:	4313      	orrs	r3, r2
 8007b94:	604b      	str	r3, [r1, #4]
 8007b96:	e01a      	b.n	8007bce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007b98:	4b2b      	ldr	r3, [pc, #172]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	4a2a      	ldr	r2, [pc, #168]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007b9e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ba2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ba4:	f7fa f98c 	bl	8001ec0 <HAL_GetTick>
 8007ba8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007baa:	e008      	b.n	8007bbe <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007bac:	f7fa f988 	bl	8001ec0 <HAL_GetTick>
 8007bb0:	4602      	mov	r2, r0
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	1ad3      	subs	r3, r2, r3
 8007bb6:	2b02      	cmp	r3, #2
 8007bb8:	d901      	bls.n	8007bbe <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007bba:	2303      	movs	r3, #3
 8007bbc:	e20e      	b.n	8007fdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007bbe:	4b22      	ldr	r3, [pc, #136]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d1f0      	bne.n	8007bac <HAL_RCC_OscConfig+0x1e0>
 8007bca:	e000      	b.n	8007bce <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007bcc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f003 0308 	and.w	r3, r3, #8
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d041      	beq.n	8007c5e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	695b      	ldr	r3, [r3, #20]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d01c      	beq.n	8007c1c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007be2:	4b19      	ldr	r3, [pc, #100]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007be4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007be8:	4a17      	ldr	r2, [pc, #92]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007bea:	f043 0301 	orr.w	r3, r3, #1
 8007bee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bf2:	f7fa f965 	bl	8001ec0 <HAL_GetTick>
 8007bf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007bf8:	e008      	b.n	8007c0c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007bfa:	f7fa f961 	bl	8001ec0 <HAL_GetTick>
 8007bfe:	4602      	mov	r2, r0
 8007c00:	693b      	ldr	r3, [r7, #16]
 8007c02:	1ad3      	subs	r3, r2, r3
 8007c04:	2b02      	cmp	r3, #2
 8007c06:	d901      	bls.n	8007c0c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007c08:	2303      	movs	r3, #3
 8007c0a:	e1e7      	b.n	8007fdc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007c0c:	4b0e      	ldr	r3, [pc, #56]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007c0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007c12:	f003 0302 	and.w	r3, r3, #2
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d0ef      	beq.n	8007bfa <HAL_RCC_OscConfig+0x22e>
 8007c1a:	e020      	b.n	8007c5e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007c1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007c22:	4a09      	ldr	r2, [pc, #36]	@ (8007c48 <HAL_RCC_OscConfig+0x27c>)
 8007c24:	f023 0301 	bic.w	r3, r3, #1
 8007c28:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c2c:	f7fa f948 	bl	8001ec0 <HAL_GetTick>
 8007c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007c32:	e00d      	b.n	8007c50 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007c34:	f7fa f944 	bl	8001ec0 <HAL_GetTick>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	1ad3      	subs	r3, r2, r3
 8007c3e:	2b02      	cmp	r3, #2
 8007c40:	d906      	bls.n	8007c50 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007c42:	2303      	movs	r3, #3
 8007c44:	e1ca      	b.n	8007fdc <HAL_RCC_OscConfig+0x610>
 8007c46:	bf00      	nop
 8007c48:	40021000 	.word	0x40021000
 8007c4c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007c50:	4b8c      	ldr	r3, [pc, #560]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007c52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007c56:	f003 0302 	and.w	r3, r3, #2
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d1ea      	bne.n	8007c34 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f003 0304 	and.w	r3, r3, #4
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	f000 80a6 	beq.w	8007db8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007c70:	4b84      	ldr	r3, [pc, #528]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007c72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d101      	bne.n	8007c80 <HAL_RCC_OscConfig+0x2b4>
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	e000      	b.n	8007c82 <HAL_RCC_OscConfig+0x2b6>
 8007c80:	2300      	movs	r3, #0
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d00d      	beq.n	8007ca2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c86:	4b7f      	ldr	r3, [pc, #508]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007c88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c8a:	4a7e      	ldr	r2, [pc, #504]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007c8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c90:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c92:	4b7c      	ldr	r3, [pc, #496]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c9a:	60fb      	str	r3, [r7, #12]
 8007c9c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007ca2:	4b79      	ldr	r3, [pc, #484]	@ (8007e88 <HAL_RCC_OscConfig+0x4bc>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d118      	bne.n	8007ce0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007cae:	4b76      	ldr	r3, [pc, #472]	@ (8007e88 <HAL_RCC_OscConfig+0x4bc>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	4a75      	ldr	r2, [pc, #468]	@ (8007e88 <HAL_RCC_OscConfig+0x4bc>)
 8007cb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007cb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007cba:	f7fa f901 	bl	8001ec0 <HAL_GetTick>
 8007cbe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007cc0:	e008      	b.n	8007cd4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007cc2:	f7fa f8fd 	bl	8001ec0 <HAL_GetTick>
 8007cc6:	4602      	mov	r2, r0
 8007cc8:	693b      	ldr	r3, [r7, #16]
 8007cca:	1ad3      	subs	r3, r2, r3
 8007ccc:	2b02      	cmp	r3, #2
 8007cce:	d901      	bls.n	8007cd4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007cd0:	2303      	movs	r3, #3
 8007cd2:	e183      	b.n	8007fdc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007cd4:	4b6c      	ldr	r3, [pc, #432]	@ (8007e88 <HAL_RCC_OscConfig+0x4bc>)
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d0f0      	beq.n	8007cc2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	689b      	ldr	r3, [r3, #8]
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	d108      	bne.n	8007cfa <HAL_RCC_OscConfig+0x32e>
 8007ce8:	4b66      	ldr	r3, [pc, #408]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cee:	4a65      	ldr	r2, [pc, #404]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007cf0:	f043 0301 	orr.w	r3, r3, #1
 8007cf4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007cf8:	e024      	b.n	8007d44 <HAL_RCC_OscConfig+0x378>
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	689b      	ldr	r3, [r3, #8]
 8007cfe:	2b05      	cmp	r3, #5
 8007d00:	d110      	bne.n	8007d24 <HAL_RCC_OscConfig+0x358>
 8007d02:	4b60      	ldr	r3, [pc, #384]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007d04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d08:	4a5e      	ldr	r2, [pc, #376]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007d0a:	f043 0304 	orr.w	r3, r3, #4
 8007d0e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007d12:	4b5c      	ldr	r3, [pc, #368]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d18:	4a5a      	ldr	r2, [pc, #360]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007d1a:	f043 0301 	orr.w	r3, r3, #1
 8007d1e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007d22:	e00f      	b.n	8007d44 <HAL_RCC_OscConfig+0x378>
 8007d24:	4b57      	ldr	r3, [pc, #348]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d2a:	4a56      	ldr	r2, [pc, #344]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007d2c:	f023 0301 	bic.w	r3, r3, #1
 8007d30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007d34:	4b53      	ldr	r3, [pc, #332]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007d36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d3a:	4a52      	ldr	r2, [pc, #328]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007d3c:	f023 0304 	bic.w	r3, r3, #4
 8007d40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	689b      	ldr	r3, [r3, #8]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d016      	beq.n	8007d7a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d4c:	f7fa f8b8 	bl	8001ec0 <HAL_GetTick>
 8007d50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007d52:	e00a      	b.n	8007d6a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d54:	f7fa f8b4 	bl	8001ec0 <HAL_GetTick>
 8007d58:	4602      	mov	r2, r0
 8007d5a:	693b      	ldr	r3, [r7, #16]
 8007d5c:	1ad3      	subs	r3, r2, r3
 8007d5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d62:	4293      	cmp	r3, r2
 8007d64:	d901      	bls.n	8007d6a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007d66:	2303      	movs	r3, #3
 8007d68:	e138      	b.n	8007fdc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007d6a:	4b46      	ldr	r3, [pc, #280]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007d6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d70:	f003 0302 	and.w	r3, r3, #2
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d0ed      	beq.n	8007d54 <HAL_RCC_OscConfig+0x388>
 8007d78:	e015      	b.n	8007da6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d7a:	f7fa f8a1 	bl	8001ec0 <HAL_GetTick>
 8007d7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007d80:	e00a      	b.n	8007d98 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d82:	f7fa f89d 	bl	8001ec0 <HAL_GetTick>
 8007d86:	4602      	mov	r2, r0
 8007d88:	693b      	ldr	r3, [r7, #16]
 8007d8a:	1ad3      	subs	r3, r2, r3
 8007d8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d901      	bls.n	8007d98 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007d94:	2303      	movs	r3, #3
 8007d96:	e121      	b.n	8007fdc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007d98:	4b3a      	ldr	r3, [pc, #232]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d9e:	f003 0302 	and.w	r3, r3, #2
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d1ed      	bne.n	8007d82 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007da6:	7ffb      	ldrb	r3, [r7, #31]
 8007da8:	2b01      	cmp	r3, #1
 8007daa:	d105      	bne.n	8007db8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007dac:	4b35      	ldr	r3, [pc, #212]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007dae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007db0:	4a34      	ldr	r2, [pc, #208]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007db2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007db6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f003 0320 	and.w	r3, r3, #32
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d03c      	beq.n	8007e3e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	699b      	ldr	r3, [r3, #24]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d01c      	beq.n	8007e06 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007dcc:	4b2d      	ldr	r3, [pc, #180]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007dce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007dd2:	4a2c      	ldr	r2, [pc, #176]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007dd4:	f043 0301 	orr.w	r3, r3, #1
 8007dd8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ddc:	f7fa f870 	bl	8001ec0 <HAL_GetTick>
 8007de0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007de2:	e008      	b.n	8007df6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007de4:	f7fa f86c 	bl	8001ec0 <HAL_GetTick>
 8007de8:	4602      	mov	r2, r0
 8007dea:	693b      	ldr	r3, [r7, #16]
 8007dec:	1ad3      	subs	r3, r2, r3
 8007dee:	2b02      	cmp	r3, #2
 8007df0:	d901      	bls.n	8007df6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007df2:	2303      	movs	r3, #3
 8007df4:	e0f2      	b.n	8007fdc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007df6:	4b23      	ldr	r3, [pc, #140]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007df8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007dfc:	f003 0302 	and.w	r3, r3, #2
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d0ef      	beq.n	8007de4 <HAL_RCC_OscConfig+0x418>
 8007e04:	e01b      	b.n	8007e3e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007e06:	4b1f      	ldr	r3, [pc, #124]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007e08:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007e0c:	4a1d      	ldr	r2, [pc, #116]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007e0e:	f023 0301 	bic.w	r3, r3, #1
 8007e12:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e16:	f7fa f853 	bl	8001ec0 <HAL_GetTick>
 8007e1a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007e1c:	e008      	b.n	8007e30 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007e1e:	f7fa f84f 	bl	8001ec0 <HAL_GetTick>
 8007e22:	4602      	mov	r2, r0
 8007e24:	693b      	ldr	r3, [r7, #16]
 8007e26:	1ad3      	subs	r3, r2, r3
 8007e28:	2b02      	cmp	r3, #2
 8007e2a:	d901      	bls.n	8007e30 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8007e2c:	2303      	movs	r3, #3
 8007e2e:	e0d5      	b.n	8007fdc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007e30:	4b14      	ldr	r3, [pc, #80]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007e32:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007e36:	f003 0302 	and.w	r3, r3, #2
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d1ef      	bne.n	8007e1e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	69db      	ldr	r3, [r3, #28]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	f000 80c9 	beq.w	8007fda <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007e48:	4b0e      	ldr	r3, [pc, #56]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007e4a:	689b      	ldr	r3, [r3, #8]
 8007e4c:	f003 030c 	and.w	r3, r3, #12
 8007e50:	2b0c      	cmp	r3, #12
 8007e52:	f000 8083 	beq.w	8007f5c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	69db      	ldr	r3, [r3, #28]
 8007e5a:	2b02      	cmp	r3, #2
 8007e5c:	d15e      	bne.n	8007f1c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e5e:	4b09      	ldr	r3, [pc, #36]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	4a08      	ldr	r2, [pc, #32]	@ (8007e84 <HAL_RCC_OscConfig+0x4b8>)
 8007e64:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007e68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e6a:	f7fa f829 	bl	8001ec0 <HAL_GetTick>
 8007e6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007e70:	e00c      	b.n	8007e8c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e72:	f7fa f825 	bl	8001ec0 <HAL_GetTick>
 8007e76:	4602      	mov	r2, r0
 8007e78:	693b      	ldr	r3, [r7, #16]
 8007e7a:	1ad3      	subs	r3, r2, r3
 8007e7c:	2b02      	cmp	r3, #2
 8007e7e:	d905      	bls.n	8007e8c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007e80:	2303      	movs	r3, #3
 8007e82:	e0ab      	b.n	8007fdc <HAL_RCC_OscConfig+0x610>
 8007e84:	40021000 	.word	0x40021000
 8007e88:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007e8c:	4b55      	ldr	r3, [pc, #340]	@ (8007fe4 <HAL_RCC_OscConfig+0x618>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d1ec      	bne.n	8007e72 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007e98:	4b52      	ldr	r3, [pc, #328]	@ (8007fe4 <HAL_RCC_OscConfig+0x618>)
 8007e9a:	68da      	ldr	r2, [r3, #12]
 8007e9c:	4b52      	ldr	r3, [pc, #328]	@ (8007fe8 <HAL_RCC_OscConfig+0x61c>)
 8007e9e:	4013      	ands	r3, r2
 8007ea0:	687a      	ldr	r2, [r7, #4]
 8007ea2:	6a11      	ldr	r1, [r2, #32]
 8007ea4:	687a      	ldr	r2, [r7, #4]
 8007ea6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007ea8:	3a01      	subs	r2, #1
 8007eaa:	0112      	lsls	r2, r2, #4
 8007eac:	4311      	orrs	r1, r2
 8007eae:	687a      	ldr	r2, [r7, #4]
 8007eb0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007eb2:	0212      	lsls	r2, r2, #8
 8007eb4:	4311      	orrs	r1, r2
 8007eb6:	687a      	ldr	r2, [r7, #4]
 8007eb8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007eba:	0852      	lsrs	r2, r2, #1
 8007ebc:	3a01      	subs	r2, #1
 8007ebe:	0552      	lsls	r2, r2, #21
 8007ec0:	4311      	orrs	r1, r2
 8007ec2:	687a      	ldr	r2, [r7, #4]
 8007ec4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007ec6:	0852      	lsrs	r2, r2, #1
 8007ec8:	3a01      	subs	r2, #1
 8007eca:	0652      	lsls	r2, r2, #25
 8007ecc:	4311      	orrs	r1, r2
 8007ece:	687a      	ldr	r2, [r7, #4]
 8007ed0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007ed2:	06d2      	lsls	r2, r2, #27
 8007ed4:	430a      	orrs	r2, r1
 8007ed6:	4943      	ldr	r1, [pc, #268]	@ (8007fe4 <HAL_RCC_OscConfig+0x618>)
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007edc:	4b41      	ldr	r3, [pc, #260]	@ (8007fe4 <HAL_RCC_OscConfig+0x618>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4a40      	ldr	r2, [pc, #256]	@ (8007fe4 <HAL_RCC_OscConfig+0x618>)
 8007ee2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007ee6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007ee8:	4b3e      	ldr	r3, [pc, #248]	@ (8007fe4 <HAL_RCC_OscConfig+0x618>)
 8007eea:	68db      	ldr	r3, [r3, #12]
 8007eec:	4a3d      	ldr	r2, [pc, #244]	@ (8007fe4 <HAL_RCC_OscConfig+0x618>)
 8007eee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007ef2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ef4:	f7f9 ffe4 	bl	8001ec0 <HAL_GetTick>
 8007ef8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007efa:	e008      	b.n	8007f0e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007efc:	f7f9 ffe0 	bl	8001ec0 <HAL_GetTick>
 8007f00:	4602      	mov	r2, r0
 8007f02:	693b      	ldr	r3, [r7, #16]
 8007f04:	1ad3      	subs	r3, r2, r3
 8007f06:	2b02      	cmp	r3, #2
 8007f08:	d901      	bls.n	8007f0e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007f0a:	2303      	movs	r3, #3
 8007f0c:	e066      	b.n	8007fdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007f0e:	4b35      	ldr	r3, [pc, #212]	@ (8007fe4 <HAL_RCC_OscConfig+0x618>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d0f0      	beq.n	8007efc <HAL_RCC_OscConfig+0x530>
 8007f1a:	e05e      	b.n	8007fda <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f1c:	4b31      	ldr	r3, [pc, #196]	@ (8007fe4 <HAL_RCC_OscConfig+0x618>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	4a30      	ldr	r2, [pc, #192]	@ (8007fe4 <HAL_RCC_OscConfig+0x618>)
 8007f22:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007f26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f28:	f7f9 ffca 	bl	8001ec0 <HAL_GetTick>
 8007f2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007f2e:	e008      	b.n	8007f42 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f30:	f7f9 ffc6 	bl	8001ec0 <HAL_GetTick>
 8007f34:	4602      	mov	r2, r0
 8007f36:	693b      	ldr	r3, [r7, #16]
 8007f38:	1ad3      	subs	r3, r2, r3
 8007f3a:	2b02      	cmp	r3, #2
 8007f3c:	d901      	bls.n	8007f42 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8007f3e:	2303      	movs	r3, #3
 8007f40:	e04c      	b.n	8007fdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007f42:	4b28      	ldr	r3, [pc, #160]	@ (8007fe4 <HAL_RCC_OscConfig+0x618>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d1f0      	bne.n	8007f30 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007f4e:	4b25      	ldr	r3, [pc, #148]	@ (8007fe4 <HAL_RCC_OscConfig+0x618>)
 8007f50:	68da      	ldr	r2, [r3, #12]
 8007f52:	4924      	ldr	r1, [pc, #144]	@ (8007fe4 <HAL_RCC_OscConfig+0x618>)
 8007f54:	4b25      	ldr	r3, [pc, #148]	@ (8007fec <HAL_RCC_OscConfig+0x620>)
 8007f56:	4013      	ands	r3, r2
 8007f58:	60cb      	str	r3, [r1, #12]
 8007f5a:	e03e      	b.n	8007fda <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	69db      	ldr	r3, [r3, #28]
 8007f60:	2b01      	cmp	r3, #1
 8007f62:	d101      	bne.n	8007f68 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007f64:	2301      	movs	r3, #1
 8007f66:	e039      	b.n	8007fdc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007f68:	4b1e      	ldr	r3, [pc, #120]	@ (8007fe4 <HAL_RCC_OscConfig+0x618>)
 8007f6a:	68db      	ldr	r3, [r3, #12]
 8007f6c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f6e:	697b      	ldr	r3, [r7, #20]
 8007f70:	f003 0203 	and.w	r2, r3, #3
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6a1b      	ldr	r3, [r3, #32]
 8007f78:	429a      	cmp	r2, r3
 8007f7a:	d12c      	bne.n	8007fd6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007f7c:	697b      	ldr	r3, [r7, #20]
 8007f7e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f86:	3b01      	subs	r3, #1
 8007f88:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f8a:	429a      	cmp	r2, r3
 8007f8c:	d123      	bne.n	8007fd6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f98:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007f9a:	429a      	cmp	r2, r3
 8007f9c:	d11b      	bne.n	8007fd6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fa8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007faa:	429a      	cmp	r2, r3
 8007fac:	d113      	bne.n	8007fd6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007fae:	697b      	ldr	r3, [r7, #20]
 8007fb0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fb8:	085b      	lsrs	r3, r3, #1
 8007fba:	3b01      	subs	r3, #1
 8007fbc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007fbe:	429a      	cmp	r2, r3
 8007fc0:	d109      	bne.n	8007fd6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007fc2:	697b      	ldr	r3, [r7, #20]
 8007fc4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007fcc:	085b      	lsrs	r3, r3, #1
 8007fce:	3b01      	subs	r3, #1
 8007fd0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007fd2:	429a      	cmp	r2, r3
 8007fd4:	d001      	beq.n	8007fda <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	e000      	b.n	8007fdc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007fda:	2300      	movs	r3, #0
}
 8007fdc:	4618      	mov	r0, r3
 8007fde:	3720      	adds	r7, #32
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bd80      	pop	{r7, pc}
 8007fe4:	40021000 	.word	0x40021000
 8007fe8:	019f800c 	.word	0x019f800c
 8007fec:	feeefffc 	.word	0xfeeefffc

08007ff0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b086      	sub	sp, #24
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
 8007ff8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d101      	bne.n	8008008 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008004:	2301      	movs	r3, #1
 8008006:	e11e      	b.n	8008246 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008008:	4b91      	ldr	r3, [pc, #580]	@ (8008250 <HAL_RCC_ClockConfig+0x260>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f003 030f 	and.w	r3, r3, #15
 8008010:	683a      	ldr	r2, [r7, #0]
 8008012:	429a      	cmp	r2, r3
 8008014:	d910      	bls.n	8008038 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008016:	4b8e      	ldr	r3, [pc, #568]	@ (8008250 <HAL_RCC_ClockConfig+0x260>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f023 020f 	bic.w	r2, r3, #15
 800801e:	498c      	ldr	r1, [pc, #560]	@ (8008250 <HAL_RCC_ClockConfig+0x260>)
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	4313      	orrs	r3, r2
 8008024:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008026:	4b8a      	ldr	r3, [pc, #552]	@ (8008250 <HAL_RCC_ClockConfig+0x260>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f003 030f 	and.w	r3, r3, #15
 800802e:	683a      	ldr	r2, [r7, #0]
 8008030:	429a      	cmp	r2, r3
 8008032:	d001      	beq.n	8008038 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008034:	2301      	movs	r3, #1
 8008036:	e106      	b.n	8008246 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f003 0301 	and.w	r3, r3, #1
 8008040:	2b00      	cmp	r3, #0
 8008042:	d073      	beq.n	800812c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	685b      	ldr	r3, [r3, #4]
 8008048:	2b03      	cmp	r3, #3
 800804a:	d129      	bne.n	80080a0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800804c:	4b81      	ldr	r3, [pc, #516]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008054:	2b00      	cmp	r3, #0
 8008056:	d101      	bne.n	800805c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008058:	2301      	movs	r3, #1
 800805a:	e0f4      	b.n	8008246 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800805c:	f000 f9d0 	bl	8008400 <RCC_GetSysClockFreqFromPLLSource>
 8008060:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008062:	693b      	ldr	r3, [r7, #16]
 8008064:	4a7c      	ldr	r2, [pc, #496]	@ (8008258 <HAL_RCC_ClockConfig+0x268>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d93f      	bls.n	80080ea <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800806a:	4b7a      	ldr	r3, [pc, #488]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 800806c:	689b      	ldr	r3, [r3, #8]
 800806e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008072:	2b00      	cmp	r3, #0
 8008074:	d009      	beq.n	800808a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800807e:	2b00      	cmp	r3, #0
 8008080:	d033      	beq.n	80080ea <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008086:	2b00      	cmp	r3, #0
 8008088:	d12f      	bne.n	80080ea <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800808a:	4b72      	ldr	r3, [pc, #456]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 800808c:	689b      	ldr	r3, [r3, #8]
 800808e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008092:	4a70      	ldr	r2, [pc, #448]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 8008094:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008098:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800809a:	2380      	movs	r3, #128	@ 0x80
 800809c:	617b      	str	r3, [r7, #20]
 800809e:	e024      	b.n	80080ea <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	685b      	ldr	r3, [r3, #4]
 80080a4:	2b02      	cmp	r3, #2
 80080a6:	d107      	bne.n	80080b8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80080a8:	4b6a      	ldr	r3, [pc, #424]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d109      	bne.n	80080c8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80080b4:	2301      	movs	r3, #1
 80080b6:	e0c6      	b.n	8008246 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80080b8:	4b66      	ldr	r3, [pc, #408]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d101      	bne.n	80080c8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80080c4:	2301      	movs	r3, #1
 80080c6:	e0be      	b.n	8008246 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80080c8:	f000 f8ce 	bl	8008268 <HAL_RCC_GetSysClockFreq>
 80080cc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80080ce:	693b      	ldr	r3, [r7, #16]
 80080d0:	4a61      	ldr	r2, [pc, #388]	@ (8008258 <HAL_RCC_ClockConfig+0x268>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d909      	bls.n	80080ea <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80080d6:	4b5f      	ldr	r3, [pc, #380]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 80080d8:	689b      	ldr	r3, [r3, #8]
 80080da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80080de:	4a5d      	ldr	r2, [pc, #372]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 80080e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080e4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80080e6:	2380      	movs	r3, #128	@ 0x80
 80080e8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80080ea:	4b5a      	ldr	r3, [pc, #360]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 80080ec:	689b      	ldr	r3, [r3, #8]
 80080ee:	f023 0203 	bic.w	r2, r3, #3
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	685b      	ldr	r3, [r3, #4]
 80080f6:	4957      	ldr	r1, [pc, #348]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 80080f8:	4313      	orrs	r3, r2
 80080fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80080fc:	f7f9 fee0 	bl	8001ec0 <HAL_GetTick>
 8008100:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008102:	e00a      	b.n	800811a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008104:	f7f9 fedc 	bl	8001ec0 <HAL_GetTick>
 8008108:	4602      	mov	r2, r0
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	1ad3      	subs	r3, r2, r3
 800810e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008112:	4293      	cmp	r3, r2
 8008114:	d901      	bls.n	800811a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8008116:	2303      	movs	r3, #3
 8008118:	e095      	b.n	8008246 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800811a:	4b4e      	ldr	r3, [pc, #312]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 800811c:	689b      	ldr	r3, [r3, #8]
 800811e:	f003 020c 	and.w	r2, r3, #12
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	685b      	ldr	r3, [r3, #4]
 8008126:	009b      	lsls	r3, r3, #2
 8008128:	429a      	cmp	r2, r3
 800812a:	d1eb      	bne.n	8008104 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f003 0302 	and.w	r3, r3, #2
 8008134:	2b00      	cmp	r3, #0
 8008136:	d023      	beq.n	8008180 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f003 0304 	and.w	r3, r3, #4
 8008140:	2b00      	cmp	r3, #0
 8008142:	d005      	beq.n	8008150 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008144:	4b43      	ldr	r3, [pc, #268]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 8008146:	689b      	ldr	r3, [r3, #8]
 8008148:	4a42      	ldr	r2, [pc, #264]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 800814a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800814e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f003 0308 	and.w	r3, r3, #8
 8008158:	2b00      	cmp	r3, #0
 800815a:	d007      	beq.n	800816c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800815c:	4b3d      	ldr	r3, [pc, #244]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 800815e:	689b      	ldr	r3, [r3, #8]
 8008160:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008164:	4a3b      	ldr	r2, [pc, #236]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 8008166:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800816a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800816c:	4b39      	ldr	r3, [pc, #228]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 800816e:	689b      	ldr	r3, [r3, #8]
 8008170:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	689b      	ldr	r3, [r3, #8]
 8008178:	4936      	ldr	r1, [pc, #216]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 800817a:	4313      	orrs	r3, r2
 800817c:	608b      	str	r3, [r1, #8]
 800817e:	e008      	b.n	8008192 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8008180:	697b      	ldr	r3, [r7, #20]
 8008182:	2b80      	cmp	r3, #128	@ 0x80
 8008184:	d105      	bne.n	8008192 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008186:	4b33      	ldr	r3, [pc, #204]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 8008188:	689b      	ldr	r3, [r3, #8]
 800818a:	4a32      	ldr	r2, [pc, #200]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 800818c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008190:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008192:	4b2f      	ldr	r3, [pc, #188]	@ (8008250 <HAL_RCC_ClockConfig+0x260>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f003 030f 	and.w	r3, r3, #15
 800819a:	683a      	ldr	r2, [r7, #0]
 800819c:	429a      	cmp	r2, r3
 800819e:	d21d      	bcs.n	80081dc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80081a0:	4b2b      	ldr	r3, [pc, #172]	@ (8008250 <HAL_RCC_ClockConfig+0x260>)
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	f023 020f 	bic.w	r2, r3, #15
 80081a8:	4929      	ldr	r1, [pc, #164]	@ (8008250 <HAL_RCC_ClockConfig+0x260>)
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	4313      	orrs	r3, r2
 80081ae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80081b0:	f7f9 fe86 	bl	8001ec0 <HAL_GetTick>
 80081b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80081b6:	e00a      	b.n	80081ce <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80081b8:	f7f9 fe82 	bl	8001ec0 <HAL_GetTick>
 80081bc:	4602      	mov	r2, r0
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	1ad3      	subs	r3, r2, r3
 80081c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d901      	bls.n	80081ce <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80081ca:	2303      	movs	r3, #3
 80081cc:	e03b      	b.n	8008246 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80081ce:	4b20      	ldr	r3, [pc, #128]	@ (8008250 <HAL_RCC_ClockConfig+0x260>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f003 030f 	and.w	r3, r3, #15
 80081d6:	683a      	ldr	r2, [r7, #0]
 80081d8:	429a      	cmp	r2, r3
 80081da:	d1ed      	bne.n	80081b8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f003 0304 	and.w	r3, r3, #4
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d008      	beq.n	80081fa <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80081e8:	4b1a      	ldr	r3, [pc, #104]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 80081ea:	689b      	ldr	r3, [r3, #8]
 80081ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	68db      	ldr	r3, [r3, #12]
 80081f4:	4917      	ldr	r1, [pc, #92]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 80081f6:	4313      	orrs	r3, r2
 80081f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f003 0308 	and.w	r3, r3, #8
 8008202:	2b00      	cmp	r3, #0
 8008204:	d009      	beq.n	800821a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008206:	4b13      	ldr	r3, [pc, #76]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 8008208:	689b      	ldr	r3, [r3, #8]
 800820a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	691b      	ldr	r3, [r3, #16]
 8008212:	00db      	lsls	r3, r3, #3
 8008214:	490f      	ldr	r1, [pc, #60]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 8008216:	4313      	orrs	r3, r2
 8008218:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800821a:	f000 f825 	bl	8008268 <HAL_RCC_GetSysClockFreq>
 800821e:	4602      	mov	r2, r0
 8008220:	4b0c      	ldr	r3, [pc, #48]	@ (8008254 <HAL_RCC_ClockConfig+0x264>)
 8008222:	689b      	ldr	r3, [r3, #8]
 8008224:	091b      	lsrs	r3, r3, #4
 8008226:	f003 030f 	and.w	r3, r3, #15
 800822a:	490c      	ldr	r1, [pc, #48]	@ (800825c <HAL_RCC_ClockConfig+0x26c>)
 800822c:	5ccb      	ldrb	r3, [r1, r3]
 800822e:	f003 031f 	and.w	r3, r3, #31
 8008232:	fa22 f303 	lsr.w	r3, r2, r3
 8008236:	4a0a      	ldr	r2, [pc, #40]	@ (8008260 <HAL_RCC_ClockConfig+0x270>)
 8008238:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800823a:	4b0a      	ldr	r3, [pc, #40]	@ (8008264 <HAL_RCC_ClockConfig+0x274>)
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	4618      	mov	r0, r3
 8008240:	f7f9 fcee 	bl	8001c20 <HAL_InitTick>
 8008244:	4603      	mov	r3, r0
}
 8008246:	4618      	mov	r0, r3
 8008248:	3718      	adds	r7, #24
 800824a:	46bd      	mov	sp, r7
 800824c:	bd80      	pop	{r7, pc}
 800824e:	bf00      	nop
 8008250:	40022000 	.word	0x40022000
 8008254:	40021000 	.word	0x40021000
 8008258:	04c4b400 	.word	0x04c4b400
 800825c:	0800df98 	.word	0x0800df98
 8008260:	20000000 	.word	0x20000000
 8008264:	20000004 	.word	0x20000004

08008268 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008268:	b480      	push	{r7}
 800826a:	b087      	sub	sp, #28
 800826c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800826e:	4b2c      	ldr	r3, [pc, #176]	@ (8008320 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008270:	689b      	ldr	r3, [r3, #8]
 8008272:	f003 030c 	and.w	r3, r3, #12
 8008276:	2b04      	cmp	r3, #4
 8008278:	d102      	bne.n	8008280 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800827a:	4b2a      	ldr	r3, [pc, #168]	@ (8008324 <HAL_RCC_GetSysClockFreq+0xbc>)
 800827c:	613b      	str	r3, [r7, #16]
 800827e:	e047      	b.n	8008310 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008280:	4b27      	ldr	r3, [pc, #156]	@ (8008320 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008282:	689b      	ldr	r3, [r3, #8]
 8008284:	f003 030c 	and.w	r3, r3, #12
 8008288:	2b08      	cmp	r3, #8
 800828a:	d102      	bne.n	8008292 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800828c:	4b26      	ldr	r3, [pc, #152]	@ (8008328 <HAL_RCC_GetSysClockFreq+0xc0>)
 800828e:	613b      	str	r3, [r7, #16]
 8008290:	e03e      	b.n	8008310 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008292:	4b23      	ldr	r3, [pc, #140]	@ (8008320 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008294:	689b      	ldr	r3, [r3, #8]
 8008296:	f003 030c 	and.w	r3, r3, #12
 800829a:	2b0c      	cmp	r3, #12
 800829c:	d136      	bne.n	800830c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800829e:	4b20      	ldr	r3, [pc, #128]	@ (8008320 <HAL_RCC_GetSysClockFreq+0xb8>)
 80082a0:	68db      	ldr	r3, [r3, #12]
 80082a2:	f003 0303 	and.w	r3, r3, #3
 80082a6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80082a8:	4b1d      	ldr	r3, [pc, #116]	@ (8008320 <HAL_RCC_GetSysClockFreq+0xb8>)
 80082aa:	68db      	ldr	r3, [r3, #12]
 80082ac:	091b      	lsrs	r3, r3, #4
 80082ae:	f003 030f 	and.w	r3, r3, #15
 80082b2:	3301      	adds	r3, #1
 80082b4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	2b03      	cmp	r3, #3
 80082ba:	d10c      	bne.n	80082d6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80082bc:	4a1a      	ldr	r2, [pc, #104]	@ (8008328 <HAL_RCC_GetSysClockFreq+0xc0>)
 80082be:	68bb      	ldr	r3, [r7, #8]
 80082c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80082c4:	4a16      	ldr	r2, [pc, #88]	@ (8008320 <HAL_RCC_GetSysClockFreq+0xb8>)
 80082c6:	68d2      	ldr	r2, [r2, #12]
 80082c8:	0a12      	lsrs	r2, r2, #8
 80082ca:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80082ce:	fb02 f303 	mul.w	r3, r2, r3
 80082d2:	617b      	str	r3, [r7, #20]
      break;
 80082d4:	e00c      	b.n	80082f0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80082d6:	4a13      	ldr	r2, [pc, #76]	@ (8008324 <HAL_RCC_GetSysClockFreq+0xbc>)
 80082d8:	68bb      	ldr	r3, [r7, #8]
 80082da:	fbb2 f3f3 	udiv	r3, r2, r3
 80082de:	4a10      	ldr	r2, [pc, #64]	@ (8008320 <HAL_RCC_GetSysClockFreq+0xb8>)
 80082e0:	68d2      	ldr	r2, [r2, #12]
 80082e2:	0a12      	lsrs	r2, r2, #8
 80082e4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80082e8:	fb02 f303 	mul.w	r3, r2, r3
 80082ec:	617b      	str	r3, [r7, #20]
      break;
 80082ee:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80082f0:	4b0b      	ldr	r3, [pc, #44]	@ (8008320 <HAL_RCC_GetSysClockFreq+0xb8>)
 80082f2:	68db      	ldr	r3, [r3, #12]
 80082f4:	0e5b      	lsrs	r3, r3, #25
 80082f6:	f003 0303 	and.w	r3, r3, #3
 80082fa:	3301      	adds	r3, #1
 80082fc:	005b      	lsls	r3, r3, #1
 80082fe:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8008300:	697a      	ldr	r2, [r7, #20]
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	fbb2 f3f3 	udiv	r3, r2, r3
 8008308:	613b      	str	r3, [r7, #16]
 800830a:	e001      	b.n	8008310 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800830c:	2300      	movs	r3, #0
 800830e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008310:	693b      	ldr	r3, [r7, #16]
}
 8008312:	4618      	mov	r0, r3
 8008314:	371c      	adds	r7, #28
 8008316:	46bd      	mov	sp, r7
 8008318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831c:	4770      	bx	lr
 800831e:	bf00      	nop
 8008320:	40021000 	.word	0x40021000
 8008324:	00f42400 	.word	0x00f42400
 8008328:	007a1200 	.word	0x007a1200

0800832c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800832c:	b480      	push	{r7}
 800832e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008330:	4b03      	ldr	r3, [pc, #12]	@ (8008340 <HAL_RCC_GetHCLKFreq+0x14>)
 8008332:	681b      	ldr	r3, [r3, #0]
}
 8008334:	4618      	mov	r0, r3
 8008336:	46bd      	mov	sp, r7
 8008338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833c:	4770      	bx	lr
 800833e:	bf00      	nop
 8008340:	20000000 	.word	0x20000000

08008344 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008348:	f7ff fff0 	bl	800832c <HAL_RCC_GetHCLKFreq>
 800834c:	4602      	mov	r2, r0
 800834e:	4b06      	ldr	r3, [pc, #24]	@ (8008368 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008350:	689b      	ldr	r3, [r3, #8]
 8008352:	0a1b      	lsrs	r3, r3, #8
 8008354:	f003 0307 	and.w	r3, r3, #7
 8008358:	4904      	ldr	r1, [pc, #16]	@ (800836c <HAL_RCC_GetPCLK1Freq+0x28>)
 800835a:	5ccb      	ldrb	r3, [r1, r3]
 800835c:	f003 031f 	and.w	r3, r3, #31
 8008360:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008364:	4618      	mov	r0, r3
 8008366:	bd80      	pop	{r7, pc}
 8008368:	40021000 	.word	0x40021000
 800836c:	0800dfa8 	.word	0x0800dfa8

08008370 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008374:	f7ff ffda 	bl	800832c <HAL_RCC_GetHCLKFreq>
 8008378:	4602      	mov	r2, r0
 800837a:	4b06      	ldr	r3, [pc, #24]	@ (8008394 <HAL_RCC_GetPCLK2Freq+0x24>)
 800837c:	689b      	ldr	r3, [r3, #8]
 800837e:	0adb      	lsrs	r3, r3, #11
 8008380:	f003 0307 	and.w	r3, r3, #7
 8008384:	4904      	ldr	r1, [pc, #16]	@ (8008398 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008386:	5ccb      	ldrb	r3, [r1, r3]
 8008388:	f003 031f 	and.w	r3, r3, #31
 800838c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008390:	4618      	mov	r0, r3
 8008392:	bd80      	pop	{r7, pc}
 8008394:	40021000 	.word	0x40021000
 8008398:	0800dfa8 	.word	0x0800dfa8

0800839c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800839c:	b480      	push	{r7}
 800839e:	b083      	sub	sp, #12
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
 80083a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	220f      	movs	r2, #15
 80083aa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80083ac:	4b12      	ldr	r3, [pc, #72]	@ (80083f8 <HAL_RCC_GetClockConfig+0x5c>)
 80083ae:	689b      	ldr	r3, [r3, #8]
 80083b0:	f003 0203 	and.w	r2, r3, #3
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80083b8:	4b0f      	ldr	r3, [pc, #60]	@ (80083f8 <HAL_RCC_GetClockConfig+0x5c>)
 80083ba:	689b      	ldr	r3, [r3, #8]
 80083bc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80083c4:	4b0c      	ldr	r3, [pc, #48]	@ (80083f8 <HAL_RCC_GetClockConfig+0x5c>)
 80083c6:	689b      	ldr	r3, [r3, #8]
 80083c8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80083d0:	4b09      	ldr	r3, [pc, #36]	@ (80083f8 <HAL_RCC_GetClockConfig+0x5c>)
 80083d2:	689b      	ldr	r3, [r3, #8]
 80083d4:	08db      	lsrs	r3, r3, #3
 80083d6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80083de:	4b07      	ldr	r3, [pc, #28]	@ (80083fc <HAL_RCC_GetClockConfig+0x60>)
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	f003 020f 	and.w	r2, r3, #15
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	601a      	str	r2, [r3, #0]
}
 80083ea:	bf00      	nop
 80083ec:	370c      	adds	r7, #12
 80083ee:	46bd      	mov	sp, r7
 80083f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f4:	4770      	bx	lr
 80083f6:	bf00      	nop
 80083f8:	40021000 	.word	0x40021000
 80083fc:	40022000 	.word	0x40022000

08008400 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008400:	b480      	push	{r7}
 8008402:	b087      	sub	sp, #28
 8008404:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008406:	4b1e      	ldr	r3, [pc, #120]	@ (8008480 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008408:	68db      	ldr	r3, [r3, #12]
 800840a:	f003 0303 	and.w	r3, r3, #3
 800840e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008410:	4b1b      	ldr	r3, [pc, #108]	@ (8008480 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008412:	68db      	ldr	r3, [r3, #12]
 8008414:	091b      	lsrs	r3, r3, #4
 8008416:	f003 030f 	and.w	r3, r3, #15
 800841a:	3301      	adds	r3, #1
 800841c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800841e:	693b      	ldr	r3, [r7, #16]
 8008420:	2b03      	cmp	r3, #3
 8008422:	d10c      	bne.n	800843e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008424:	4a17      	ldr	r2, [pc, #92]	@ (8008484 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	fbb2 f3f3 	udiv	r3, r2, r3
 800842c:	4a14      	ldr	r2, [pc, #80]	@ (8008480 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800842e:	68d2      	ldr	r2, [r2, #12]
 8008430:	0a12      	lsrs	r2, r2, #8
 8008432:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008436:	fb02 f303 	mul.w	r3, r2, r3
 800843a:	617b      	str	r3, [r7, #20]
    break;
 800843c:	e00c      	b.n	8008458 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800843e:	4a12      	ldr	r2, [pc, #72]	@ (8008488 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	fbb2 f3f3 	udiv	r3, r2, r3
 8008446:	4a0e      	ldr	r2, [pc, #56]	@ (8008480 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008448:	68d2      	ldr	r2, [r2, #12]
 800844a:	0a12      	lsrs	r2, r2, #8
 800844c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008450:	fb02 f303 	mul.w	r3, r2, r3
 8008454:	617b      	str	r3, [r7, #20]
    break;
 8008456:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008458:	4b09      	ldr	r3, [pc, #36]	@ (8008480 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800845a:	68db      	ldr	r3, [r3, #12]
 800845c:	0e5b      	lsrs	r3, r3, #25
 800845e:	f003 0303 	and.w	r3, r3, #3
 8008462:	3301      	adds	r3, #1
 8008464:	005b      	lsls	r3, r3, #1
 8008466:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8008468:	697a      	ldr	r2, [r7, #20]
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008470:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008472:	687b      	ldr	r3, [r7, #4]
}
 8008474:	4618      	mov	r0, r3
 8008476:	371c      	adds	r7, #28
 8008478:	46bd      	mov	sp, r7
 800847a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847e:	4770      	bx	lr
 8008480:	40021000 	.word	0x40021000
 8008484:	007a1200 	.word	0x007a1200
 8008488:	00f42400 	.word	0x00f42400

0800848c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b086      	sub	sp, #24
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008494:	2300      	movs	r3, #0
 8008496:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008498:	2300      	movs	r3, #0
 800849a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	f000 8098 	beq.w	80085da <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80084aa:	2300      	movs	r3, #0
 80084ac:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80084ae:	4b43      	ldr	r3, [pc, #268]	@ (80085bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80084b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d10d      	bne.n	80084d6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80084ba:	4b40      	ldr	r3, [pc, #256]	@ (80085bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80084bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084be:	4a3f      	ldr	r2, [pc, #252]	@ (80085bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80084c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80084c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80084c6:	4b3d      	ldr	r3, [pc, #244]	@ (80085bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80084c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80084ce:	60bb      	str	r3, [r7, #8]
 80084d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80084d2:	2301      	movs	r3, #1
 80084d4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80084d6:	4b3a      	ldr	r3, [pc, #232]	@ (80085c0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	4a39      	ldr	r2, [pc, #228]	@ (80085c0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80084dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80084e0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80084e2:	f7f9 fced 	bl	8001ec0 <HAL_GetTick>
 80084e6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80084e8:	e009      	b.n	80084fe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80084ea:	f7f9 fce9 	bl	8001ec0 <HAL_GetTick>
 80084ee:	4602      	mov	r2, r0
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	1ad3      	subs	r3, r2, r3
 80084f4:	2b02      	cmp	r3, #2
 80084f6:	d902      	bls.n	80084fe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80084f8:	2303      	movs	r3, #3
 80084fa:	74fb      	strb	r3, [r7, #19]
        break;
 80084fc:	e005      	b.n	800850a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80084fe:	4b30      	ldr	r3, [pc, #192]	@ (80085c0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008506:	2b00      	cmp	r3, #0
 8008508:	d0ef      	beq.n	80084ea <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800850a:	7cfb      	ldrb	r3, [r7, #19]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d159      	bne.n	80085c4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008510:	4b2a      	ldr	r3, [pc, #168]	@ (80085bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008512:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008516:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800851a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800851c:	697b      	ldr	r3, [r7, #20]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d01e      	beq.n	8008560 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008526:	697a      	ldr	r2, [r7, #20]
 8008528:	429a      	cmp	r2, r3
 800852a:	d019      	beq.n	8008560 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800852c:	4b23      	ldr	r3, [pc, #140]	@ (80085bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800852e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008532:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008536:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008538:	4b20      	ldr	r3, [pc, #128]	@ (80085bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800853a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800853e:	4a1f      	ldr	r2, [pc, #124]	@ (80085bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008540:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008544:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008548:	4b1c      	ldr	r3, [pc, #112]	@ (80085bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800854a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800854e:	4a1b      	ldr	r2, [pc, #108]	@ (80085bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008550:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008554:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008558:	4a18      	ldr	r2, [pc, #96]	@ (80085bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800855a:	697b      	ldr	r3, [r7, #20]
 800855c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	f003 0301 	and.w	r3, r3, #1
 8008566:	2b00      	cmp	r3, #0
 8008568:	d016      	beq.n	8008598 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800856a:	f7f9 fca9 	bl	8001ec0 <HAL_GetTick>
 800856e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008570:	e00b      	b.n	800858a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008572:	f7f9 fca5 	bl	8001ec0 <HAL_GetTick>
 8008576:	4602      	mov	r2, r0
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	1ad3      	subs	r3, r2, r3
 800857c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008580:	4293      	cmp	r3, r2
 8008582:	d902      	bls.n	800858a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008584:	2303      	movs	r3, #3
 8008586:	74fb      	strb	r3, [r7, #19]
            break;
 8008588:	e006      	b.n	8008598 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800858a:	4b0c      	ldr	r3, [pc, #48]	@ (80085bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800858c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008590:	f003 0302 	and.w	r3, r3, #2
 8008594:	2b00      	cmp	r3, #0
 8008596:	d0ec      	beq.n	8008572 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008598:	7cfb      	ldrb	r3, [r7, #19]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d10b      	bne.n	80085b6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800859e:	4b07      	ldr	r3, [pc, #28]	@ (80085bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80085a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085a4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085ac:	4903      	ldr	r1, [pc, #12]	@ (80085bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80085ae:	4313      	orrs	r3, r2
 80085b0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80085b4:	e008      	b.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80085b6:	7cfb      	ldrb	r3, [r7, #19]
 80085b8:	74bb      	strb	r3, [r7, #18]
 80085ba:	e005      	b.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80085bc:	40021000 	.word	0x40021000
 80085c0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085c4:	7cfb      	ldrb	r3, [r7, #19]
 80085c6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80085c8:	7c7b      	ldrb	r3, [r7, #17]
 80085ca:	2b01      	cmp	r3, #1
 80085cc:	d105      	bne.n	80085da <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80085ce:	4ba7      	ldr	r3, [pc, #668]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085d2:	4aa6      	ldr	r2, [pc, #664]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80085d8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	f003 0301 	and.w	r3, r3, #1
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d00a      	beq.n	80085fc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80085e6:	4ba1      	ldr	r3, [pc, #644]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085ec:	f023 0203 	bic.w	r2, r3, #3
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	685b      	ldr	r3, [r3, #4]
 80085f4:	499d      	ldr	r1, [pc, #628]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085f6:	4313      	orrs	r3, r2
 80085f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f003 0302 	and.w	r3, r3, #2
 8008604:	2b00      	cmp	r3, #0
 8008606:	d00a      	beq.n	800861e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008608:	4b98      	ldr	r3, [pc, #608]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800860a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800860e:	f023 020c 	bic.w	r2, r3, #12
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	689b      	ldr	r3, [r3, #8]
 8008616:	4995      	ldr	r1, [pc, #596]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008618:	4313      	orrs	r3, r2
 800861a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f003 0304 	and.w	r3, r3, #4
 8008626:	2b00      	cmp	r3, #0
 8008628:	d00a      	beq.n	8008640 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800862a:	4b90      	ldr	r3, [pc, #576]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800862c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008630:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	68db      	ldr	r3, [r3, #12]
 8008638:	498c      	ldr	r1, [pc, #560]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800863a:	4313      	orrs	r3, r2
 800863c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f003 0308 	and.w	r3, r3, #8
 8008648:	2b00      	cmp	r3, #0
 800864a:	d00a      	beq.n	8008662 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800864c:	4b87      	ldr	r3, [pc, #540]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800864e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008652:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	691b      	ldr	r3, [r3, #16]
 800865a:	4984      	ldr	r1, [pc, #528]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800865c:	4313      	orrs	r3, r2
 800865e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f003 0310 	and.w	r3, r3, #16
 800866a:	2b00      	cmp	r3, #0
 800866c:	d00a      	beq.n	8008684 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800866e:	4b7f      	ldr	r3, [pc, #508]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008670:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008674:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	695b      	ldr	r3, [r3, #20]
 800867c:	497b      	ldr	r1, [pc, #492]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800867e:	4313      	orrs	r3, r2
 8008680:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f003 0320 	and.w	r3, r3, #32
 800868c:	2b00      	cmp	r3, #0
 800868e:	d00a      	beq.n	80086a6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008690:	4b76      	ldr	r3, [pc, #472]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008692:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008696:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	699b      	ldr	r3, [r3, #24]
 800869e:	4973      	ldr	r1, [pc, #460]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80086a0:	4313      	orrs	r3, r2
 80086a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d00a      	beq.n	80086c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80086b2:	4b6e      	ldr	r3, [pc, #440]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80086b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086b8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	69db      	ldr	r3, [r3, #28]
 80086c0:	496a      	ldr	r1, [pc, #424]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80086c2:	4313      	orrs	r3, r2
 80086c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d00a      	beq.n	80086ea <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80086d4:	4b65      	ldr	r3, [pc, #404]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80086d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086da:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6a1b      	ldr	r3, [r3, #32]
 80086e2:	4962      	ldr	r1, [pc, #392]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80086e4:	4313      	orrs	r3, r2
 80086e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d00a      	beq.n	800870c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80086f6:	4b5d      	ldr	r3, [pc, #372]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80086f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086fc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008704:	4959      	ldr	r1, [pc, #356]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008706:	4313      	orrs	r3, r2
 8008708:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008714:	2b00      	cmp	r3, #0
 8008716:	d00a      	beq.n	800872e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008718:	4b54      	ldr	r3, [pc, #336]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800871a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800871e:	f023 0203 	bic.w	r2, r3, #3
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008726:	4951      	ldr	r1, [pc, #324]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008728:	4313      	orrs	r3, r2
 800872a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008736:	2b00      	cmp	r3, #0
 8008738:	d00a      	beq.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800873a:	4b4c      	ldr	r3, [pc, #304]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800873c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008740:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008748:	4948      	ldr	r1, [pc, #288]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800874a:	4313      	orrs	r3, r2
 800874c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008758:	2b00      	cmp	r3, #0
 800875a:	d015      	beq.n	8008788 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800875c:	4b43      	ldr	r3, [pc, #268]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800875e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008762:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800876a:	4940      	ldr	r1, [pc, #256]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800876c:	4313      	orrs	r3, r2
 800876e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008776:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800877a:	d105      	bne.n	8008788 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800877c:	4b3b      	ldr	r3, [pc, #236]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800877e:	68db      	ldr	r3, [r3, #12]
 8008780:	4a3a      	ldr	r2, [pc, #232]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008782:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008786:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008790:	2b00      	cmp	r3, #0
 8008792:	d015      	beq.n	80087c0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008794:	4b35      	ldr	r3, [pc, #212]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008796:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800879a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087a2:	4932      	ldr	r1, [pc, #200]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80087a4:	4313      	orrs	r3, r2
 80087a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80087b2:	d105      	bne.n	80087c0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80087b4:	4b2d      	ldr	r3, [pc, #180]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80087b6:	68db      	ldr	r3, [r3, #12]
 80087b8:	4a2c      	ldr	r2, [pc, #176]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80087ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80087be:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d015      	beq.n	80087f8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80087cc:	4b27      	ldr	r3, [pc, #156]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80087ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087d2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087da:	4924      	ldr	r1, [pc, #144]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80087dc:	4313      	orrs	r3, r2
 80087de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80087ea:	d105      	bne.n	80087f8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80087ec:	4b1f      	ldr	r3, [pc, #124]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80087ee:	68db      	ldr	r3, [r3, #12]
 80087f0:	4a1e      	ldr	r2, [pc, #120]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80087f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80087f6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008800:	2b00      	cmp	r3, #0
 8008802:	d015      	beq.n	8008830 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008804:	4b19      	ldr	r3, [pc, #100]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800880a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008812:	4916      	ldr	r1, [pc, #88]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008814:	4313      	orrs	r3, r2
 8008816:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800881e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008822:	d105      	bne.n	8008830 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008824:	4b11      	ldr	r3, [pc, #68]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008826:	68db      	ldr	r3, [r3, #12]
 8008828:	4a10      	ldr	r2, [pc, #64]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800882a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800882e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008838:	2b00      	cmp	r3, #0
 800883a:	d019      	beq.n	8008870 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800883c:	4b0b      	ldr	r3, [pc, #44]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800883e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008842:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800884a:	4908      	ldr	r1, [pc, #32]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800884c:	4313      	orrs	r3, r2
 800884e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008856:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800885a:	d109      	bne.n	8008870 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800885c:	4b03      	ldr	r3, [pc, #12]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800885e:	68db      	ldr	r3, [r3, #12]
 8008860:	4a02      	ldr	r2, [pc, #8]	@ (800886c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008862:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008866:	60d3      	str	r3, [r2, #12]
 8008868:	e002      	b.n	8008870 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800886a:	bf00      	nop
 800886c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008878:	2b00      	cmp	r3, #0
 800887a:	d015      	beq.n	80088a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800887c:	4b29      	ldr	r3, [pc, #164]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800887e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008882:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800888a:	4926      	ldr	r1, [pc, #152]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800888c:	4313      	orrs	r3, r2
 800888e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008896:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800889a:	d105      	bne.n	80088a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800889c:	4b21      	ldr	r3, [pc, #132]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800889e:	68db      	ldr	r3, [r3, #12]
 80088a0:	4a20      	ldr	r2, [pc, #128]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80088a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80088a6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d015      	beq.n	80088e0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80088b4:	4b1b      	ldr	r3, [pc, #108]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80088b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088ba:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088c2:	4918      	ldr	r1, [pc, #96]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80088c4:	4313      	orrs	r3, r2
 80088c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088d2:	d105      	bne.n	80088e0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80088d4:	4b13      	ldr	r3, [pc, #76]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80088d6:	68db      	ldr	r3, [r3, #12]
 80088d8:	4a12      	ldr	r2, [pc, #72]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80088da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80088de:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d015      	beq.n	8008918 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80088ec:	4b0d      	ldr	r3, [pc, #52]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80088ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80088f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80088fa:	490a      	ldr	r1, [pc, #40]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80088fc:	4313      	orrs	r3, r2
 80088fe:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008906:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800890a:	d105      	bne.n	8008918 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800890c:	4b05      	ldr	r3, [pc, #20]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800890e:	68db      	ldr	r3, [r3, #12]
 8008910:	4a04      	ldr	r2, [pc, #16]	@ (8008924 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008912:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008916:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8008918:	7cbb      	ldrb	r3, [r7, #18]
}
 800891a:	4618      	mov	r0, r3
 800891c:	3718      	adds	r7, #24
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}
 8008922:	bf00      	nop
 8008924:	40021000 	.word	0x40021000

08008928 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b082      	sub	sp, #8
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2b00      	cmp	r3, #0
 8008934:	d101      	bne.n	800893a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008936:	2301      	movs	r3, #1
 8008938:	e049      	b.n	80089ce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008940:	b2db      	uxtb	r3, r3
 8008942:	2b00      	cmp	r3, #0
 8008944:	d106      	bne.n	8008954 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2200      	movs	r2, #0
 800894a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800894e:	6878      	ldr	r0, [r7, #4]
 8008950:	f000 f841 	bl	80089d6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2202      	movs	r2, #2
 8008958:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681a      	ldr	r2, [r3, #0]
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	3304      	adds	r3, #4
 8008964:	4619      	mov	r1, r3
 8008966:	4610      	mov	r0, r2
 8008968:	f000 fa30 	bl	8008dcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2201      	movs	r2, #1
 8008970:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2201      	movs	r2, #1
 8008978:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2201      	movs	r2, #1
 8008980:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2201      	movs	r2, #1
 8008988:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2201      	movs	r2, #1
 8008990:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2201      	movs	r2, #1
 8008998:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2201      	movs	r2, #1
 80089a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2201      	movs	r2, #1
 80089a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	2201      	movs	r2, #1
 80089b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2201      	movs	r2, #1
 80089b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2201      	movs	r2, #1
 80089c0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2201      	movs	r2, #1
 80089c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80089cc:	2300      	movs	r3, #0
}
 80089ce:	4618      	mov	r0, r3
 80089d0:	3708      	adds	r7, #8
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}

080089d6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80089d6:	b480      	push	{r7}
 80089d8:	b083      	sub	sp, #12
 80089da:	af00      	add	r7, sp, #0
 80089dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80089de:	bf00      	nop
 80089e0:	370c      	adds	r7, #12
 80089e2:	46bd      	mov	sp, r7
 80089e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e8:	4770      	bx	lr
	...

080089ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80089ec:	b480      	push	{r7}
 80089ee:	b085      	sub	sp, #20
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80089fa:	b2db      	uxtb	r3, r3
 80089fc:	2b01      	cmp	r3, #1
 80089fe:	d001      	beq.n	8008a04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008a00:	2301      	movs	r3, #1
 8008a02:	e054      	b.n	8008aae <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2202      	movs	r2, #2
 8008a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	68da      	ldr	r2, [r3, #12]
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f042 0201 	orr.w	r2, r2, #1
 8008a1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	4a26      	ldr	r2, [pc, #152]	@ (8008abc <HAL_TIM_Base_Start_IT+0xd0>)
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d022      	beq.n	8008a6c <HAL_TIM_Base_Start_IT+0x80>
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a2e:	d01d      	beq.n	8008a6c <HAL_TIM_Base_Start_IT+0x80>
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	4a22      	ldr	r2, [pc, #136]	@ (8008ac0 <HAL_TIM_Base_Start_IT+0xd4>)
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d018      	beq.n	8008a6c <HAL_TIM_Base_Start_IT+0x80>
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	4a21      	ldr	r2, [pc, #132]	@ (8008ac4 <HAL_TIM_Base_Start_IT+0xd8>)
 8008a40:	4293      	cmp	r3, r2
 8008a42:	d013      	beq.n	8008a6c <HAL_TIM_Base_Start_IT+0x80>
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	4a1f      	ldr	r2, [pc, #124]	@ (8008ac8 <HAL_TIM_Base_Start_IT+0xdc>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d00e      	beq.n	8008a6c <HAL_TIM_Base_Start_IT+0x80>
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	4a1e      	ldr	r2, [pc, #120]	@ (8008acc <HAL_TIM_Base_Start_IT+0xe0>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d009      	beq.n	8008a6c <HAL_TIM_Base_Start_IT+0x80>
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	4a1c      	ldr	r2, [pc, #112]	@ (8008ad0 <HAL_TIM_Base_Start_IT+0xe4>)
 8008a5e:	4293      	cmp	r3, r2
 8008a60:	d004      	beq.n	8008a6c <HAL_TIM_Base_Start_IT+0x80>
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	4a1b      	ldr	r2, [pc, #108]	@ (8008ad4 <HAL_TIM_Base_Start_IT+0xe8>)
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d115      	bne.n	8008a98 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	689a      	ldr	r2, [r3, #8]
 8008a72:	4b19      	ldr	r3, [pc, #100]	@ (8008ad8 <HAL_TIM_Base_Start_IT+0xec>)
 8008a74:	4013      	ands	r3, r2
 8008a76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	2b06      	cmp	r3, #6
 8008a7c:	d015      	beq.n	8008aaa <HAL_TIM_Base_Start_IT+0xbe>
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a84:	d011      	beq.n	8008aaa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	681a      	ldr	r2, [r3, #0]
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	f042 0201 	orr.w	r2, r2, #1
 8008a94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a96:	e008      	b.n	8008aaa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	681a      	ldr	r2, [r3, #0]
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f042 0201 	orr.w	r2, r2, #1
 8008aa6:	601a      	str	r2, [r3, #0]
 8008aa8:	e000      	b.n	8008aac <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008aaa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008aac:	2300      	movs	r3, #0
}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	3714      	adds	r7, #20
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab8:	4770      	bx	lr
 8008aba:	bf00      	nop
 8008abc:	40012c00 	.word	0x40012c00
 8008ac0:	40000400 	.word	0x40000400
 8008ac4:	40000800 	.word	0x40000800
 8008ac8:	40000c00 	.word	0x40000c00
 8008acc:	40013400 	.word	0x40013400
 8008ad0:	40014000 	.word	0x40014000
 8008ad4:	40015000 	.word	0x40015000
 8008ad8:	00010007 	.word	0x00010007

08008adc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008adc:	b580      	push	{r7, lr}
 8008ade:	b084      	sub	sp, #16
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	68db      	ldr	r3, [r3, #12]
 8008aea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	691b      	ldr	r3, [r3, #16]
 8008af2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	f003 0302 	and.w	r3, r3, #2
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d020      	beq.n	8008b40 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	f003 0302 	and.w	r3, r3, #2
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d01b      	beq.n	8008b40 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	f06f 0202 	mvn.w	r2, #2
 8008b10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2201      	movs	r2, #1
 8008b16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	699b      	ldr	r3, [r3, #24]
 8008b1e:	f003 0303 	and.w	r3, r3, #3
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d003      	beq.n	8008b2e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008b26:	6878      	ldr	r0, [r7, #4]
 8008b28:	f000 f931 	bl	8008d8e <HAL_TIM_IC_CaptureCallback>
 8008b2c:	e005      	b.n	8008b3a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f000 f923 	bl	8008d7a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f000 f934 	bl	8008da2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	f003 0304 	and.w	r3, r3, #4
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d020      	beq.n	8008b8c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	f003 0304 	and.w	r3, r3, #4
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d01b      	beq.n	8008b8c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f06f 0204 	mvn.w	r2, #4
 8008b5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2202      	movs	r2, #2
 8008b62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	699b      	ldr	r3, [r3, #24]
 8008b6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d003      	beq.n	8008b7a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f000 f90b 	bl	8008d8e <HAL_TIM_IC_CaptureCallback>
 8008b78:	e005      	b.n	8008b86 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b7a:	6878      	ldr	r0, [r7, #4]
 8008b7c:	f000 f8fd 	bl	8008d7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b80:	6878      	ldr	r0, [r7, #4]
 8008b82:	f000 f90e 	bl	8008da2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	f003 0308 	and.w	r3, r3, #8
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d020      	beq.n	8008bd8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	f003 0308 	and.w	r3, r3, #8
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d01b      	beq.n	8008bd8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f06f 0208 	mvn.w	r2, #8
 8008ba8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2204      	movs	r2, #4
 8008bae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	69db      	ldr	r3, [r3, #28]
 8008bb6:	f003 0303 	and.w	r3, r3, #3
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d003      	beq.n	8008bc6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	f000 f8e5 	bl	8008d8e <HAL_TIM_IC_CaptureCallback>
 8008bc4:	e005      	b.n	8008bd2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008bc6:	6878      	ldr	r0, [r7, #4]
 8008bc8:	f000 f8d7 	bl	8008d7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f000 f8e8 	bl	8008da2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008bd8:	68bb      	ldr	r3, [r7, #8]
 8008bda:	f003 0310 	and.w	r3, r3, #16
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d020      	beq.n	8008c24 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	f003 0310 	and.w	r3, r3, #16
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d01b      	beq.n	8008c24 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f06f 0210 	mvn.w	r2, #16
 8008bf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2208      	movs	r2, #8
 8008bfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	69db      	ldr	r3, [r3, #28]
 8008c02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d003      	beq.n	8008c12 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f000 f8bf 	bl	8008d8e <HAL_TIM_IC_CaptureCallback>
 8008c10:	e005      	b.n	8008c1e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c12:	6878      	ldr	r0, [r7, #4]
 8008c14:	f000 f8b1 	bl	8008d7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c18:	6878      	ldr	r0, [r7, #4]
 8008c1a:	f000 f8c2 	bl	8008da2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2200      	movs	r2, #0
 8008c22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	f003 0301 	and.w	r3, r3, #1
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d00c      	beq.n	8008c48 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	f003 0301 	and.w	r3, r3, #1
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d007      	beq.n	8008c48 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	f06f 0201 	mvn.w	r2, #1
 8008c40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008c42:	6878      	ldr	r0, [r7, #4]
 8008c44:	f7f8 fcbc 	bl	80015c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d104      	bne.n	8008c5c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008c52:	68bb      	ldr	r3, [r7, #8]
 8008c54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d00c      	beq.n	8008c76 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d007      	beq.n	8008c76 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008c6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f000 f969 	bl	8008f48 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008c76:	68bb      	ldr	r3, [r7, #8]
 8008c78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d00c      	beq.n	8008c9a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d007      	beq.n	8008c9a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008c92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008c94:	6878      	ldr	r0, [r7, #4]
 8008c96:	f000 f961 	bl	8008f5c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d00c      	beq.n	8008cbe <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d007      	beq.n	8008cbe <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008cb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008cb8:	6878      	ldr	r0, [r7, #4]
 8008cba:	f000 f87c 	bl	8008db6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	f003 0320 	and.w	r3, r3, #32
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d00c      	beq.n	8008ce2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	f003 0320 	and.w	r3, r3, #32
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d007      	beq.n	8008ce2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f06f 0220 	mvn.w	r2, #32
 8008cda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f000 f929 	bl	8008f34 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d00c      	beq.n	8008d06 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d007      	beq.n	8008d06 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008cfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f000 f935 	bl	8008f70 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008d06:	68bb      	ldr	r3, [r7, #8]
 8008d08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d00c      	beq.n	8008d2a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d007      	beq.n	8008d2a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8008d22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f000 f92d 	bl	8008f84 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008d2a:	68bb      	ldr	r3, [r7, #8]
 8008d2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d00c      	beq.n	8008d4e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d007      	beq.n	8008d4e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8008d46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008d48:	6878      	ldr	r0, [r7, #4]
 8008d4a:	f000 f925 	bl	8008f98 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008d4e:	68bb      	ldr	r3, [r7, #8]
 8008d50:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d00c      	beq.n	8008d72 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d007      	beq.n	8008d72 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8008d6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008d6c:	6878      	ldr	r0, [r7, #4]
 8008d6e:	f000 f91d 	bl	8008fac <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008d72:	bf00      	nop
 8008d74:	3710      	adds	r7, #16
 8008d76:	46bd      	mov	sp, r7
 8008d78:	bd80      	pop	{r7, pc}

08008d7a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008d7a:	b480      	push	{r7}
 8008d7c:	b083      	sub	sp, #12
 8008d7e:	af00      	add	r7, sp, #0
 8008d80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008d82:	bf00      	nop
 8008d84:	370c      	adds	r7, #12
 8008d86:	46bd      	mov	sp, r7
 8008d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8c:	4770      	bx	lr

08008d8e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008d8e:	b480      	push	{r7}
 8008d90:	b083      	sub	sp, #12
 8008d92:	af00      	add	r7, sp, #0
 8008d94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008d96:	bf00      	nop
 8008d98:	370c      	adds	r7, #12
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da0:	4770      	bx	lr

08008da2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008da2:	b480      	push	{r7}
 8008da4:	b083      	sub	sp, #12
 8008da6:	af00      	add	r7, sp, #0
 8008da8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008daa:	bf00      	nop
 8008dac:	370c      	adds	r7, #12
 8008dae:	46bd      	mov	sp, r7
 8008db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db4:	4770      	bx	lr

08008db6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008db6:	b480      	push	{r7}
 8008db8:	b083      	sub	sp, #12
 8008dba:	af00      	add	r7, sp, #0
 8008dbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008dbe:	bf00      	nop
 8008dc0:	370c      	adds	r7, #12
 8008dc2:	46bd      	mov	sp, r7
 8008dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc8:	4770      	bx	lr
	...

08008dcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b085      	sub	sp, #20
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
 8008dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	4a4c      	ldr	r2, [pc, #304]	@ (8008f10 <TIM_Base_SetConfig+0x144>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d017      	beq.n	8008e14 <TIM_Base_SetConfig+0x48>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008dea:	d013      	beq.n	8008e14 <TIM_Base_SetConfig+0x48>
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	4a49      	ldr	r2, [pc, #292]	@ (8008f14 <TIM_Base_SetConfig+0x148>)
 8008df0:	4293      	cmp	r3, r2
 8008df2:	d00f      	beq.n	8008e14 <TIM_Base_SetConfig+0x48>
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	4a48      	ldr	r2, [pc, #288]	@ (8008f18 <TIM_Base_SetConfig+0x14c>)
 8008df8:	4293      	cmp	r3, r2
 8008dfa:	d00b      	beq.n	8008e14 <TIM_Base_SetConfig+0x48>
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	4a47      	ldr	r2, [pc, #284]	@ (8008f1c <TIM_Base_SetConfig+0x150>)
 8008e00:	4293      	cmp	r3, r2
 8008e02:	d007      	beq.n	8008e14 <TIM_Base_SetConfig+0x48>
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	4a46      	ldr	r2, [pc, #280]	@ (8008f20 <TIM_Base_SetConfig+0x154>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d003      	beq.n	8008e14 <TIM_Base_SetConfig+0x48>
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	4a45      	ldr	r2, [pc, #276]	@ (8008f24 <TIM_Base_SetConfig+0x158>)
 8008e10:	4293      	cmp	r3, r2
 8008e12:	d108      	bne.n	8008e26 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	685b      	ldr	r3, [r3, #4]
 8008e20:	68fa      	ldr	r2, [r7, #12]
 8008e22:	4313      	orrs	r3, r2
 8008e24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	4a39      	ldr	r2, [pc, #228]	@ (8008f10 <TIM_Base_SetConfig+0x144>)
 8008e2a:	4293      	cmp	r3, r2
 8008e2c:	d023      	beq.n	8008e76 <TIM_Base_SetConfig+0xaa>
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e34:	d01f      	beq.n	8008e76 <TIM_Base_SetConfig+0xaa>
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	4a36      	ldr	r2, [pc, #216]	@ (8008f14 <TIM_Base_SetConfig+0x148>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d01b      	beq.n	8008e76 <TIM_Base_SetConfig+0xaa>
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	4a35      	ldr	r2, [pc, #212]	@ (8008f18 <TIM_Base_SetConfig+0x14c>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d017      	beq.n	8008e76 <TIM_Base_SetConfig+0xaa>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	4a34      	ldr	r2, [pc, #208]	@ (8008f1c <TIM_Base_SetConfig+0x150>)
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	d013      	beq.n	8008e76 <TIM_Base_SetConfig+0xaa>
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	4a33      	ldr	r2, [pc, #204]	@ (8008f20 <TIM_Base_SetConfig+0x154>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d00f      	beq.n	8008e76 <TIM_Base_SetConfig+0xaa>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	4a33      	ldr	r2, [pc, #204]	@ (8008f28 <TIM_Base_SetConfig+0x15c>)
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d00b      	beq.n	8008e76 <TIM_Base_SetConfig+0xaa>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	4a32      	ldr	r2, [pc, #200]	@ (8008f2c <TIM_Base_SetConfig+0x160>)
 8008e62:	4293      	cmp	r3, r2
 8008e64:	d007      	beq.n	8008e76 <TIM_Base_SetConfig+0xaa>
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	4a31      	ldr	r2, [pc, #196]	@ (8008f30 <TIM_Base_SetConfig+0x164>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d003      	beq.n	8008e76 <TIM_Base_SetConfig+0xaa>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	4a2c      	ldr	r2, [pc, #176]	@ (8008f24 <TIM_Base_SetConfig+0x158>)
 8008e72:	4293      	cmp	r3, r2
 8008e74:	d108      	bne.n	8008e88 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008e7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	68db      	ldr	r3, [r3, #12]
 8008e82:	68fa      	ldr	r2, [r7, #12]
 8008e84:	4313      	orrs	r3, r2
 8008e86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	695b      	ldr	r3, [r3, #20]
 8008e92:	4313      	orrs	r3, r2
 8008e94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	68fa      	ldr	r2, [r7, #12]
 8008e9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	689a      	ldr	r2, [r3, #8]
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	681a      	ldr	r2, [r3, #0]
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	4a18      	ldr	r2, [pc, #96]	@ (8008f10 <TIM_Base_SetConfig+0x144>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d013      	beq.n	8008edc <TIM_Base_SetConfig+0x110>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	4a1a      	ldr	r2, [pc, #104]	@ (8008f20 <TIM_Base_SetConfig+0x154>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d00f      	beq.n	8008edc <TIM_Base_SetConfig+0x110>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	4a1a      	ldr	r2, [pc, #104]	@ (8008f28 <TIM_Base_SetConfig+0x15c>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d00b      	beq.n	8008edc <TIM_Base_SetConfig+0x110>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	4a19      	ldr	r2, [pc, #100]	@ (8008f2c <TIM_Base_SetConfig+0x160>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d007      	beq.n	8008edc <TIM_Base_SetConfig+0x110>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	4a18      	ldr	r2, [pc, #96]	@ (8008f30 <TIM_Base_SetConfig+0x164>)
 8008ed0:	4293      	cmp	r3, r2
 8008ed2:	d003      	beq.n	8008edc <TIM_Base_SetConfig+0x110>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	4a13      	ldr	r2, [pc, #76]	@ (8008f24 <TIM_Base_SetConfig+0x158>)
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d103      	bne.n	8008ee4 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	691a      	ldr	r2, [r3, #16]
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	691b      	ldr	r3, [r3, #16]
 8008eee:	f003 0301 	and.w	r3, r3, #1
 8008ef2:	2b01      	cmp	r3, #1
 8008ef4:	d105      	bne.n	8008f02 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	691b      	ldr	r3, [r3, #16]
 8008efa:	f023 0201 	bic.w	r2, r3, #1
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	611a      	str	r2, [r3, #16]
  }
}
 8008f02:	bf00      	nop
 8008f04:	3714      	adds	r7, #20
 8008f06:	46bd      	mov	sp, r7
 8008f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0c:	4770      	bx	lr
 8008f0e:	bf00      	nop
 8008f10:	40012c00 	.word	0x40012c00
 8008f14:	40000400 	.word	0x40000400
 8008f18:	40000800 	.word	0x40000800
 8008f1c:	40000c00 	.word	0x40000c00
 8008f20:	40013400 	.word	0x40013400
 8008f24:	40015000 	.word	0x40015000
 8008f28:	40014000 	.word	0x40014000
 8008f2c:	40014400 	.word	0x40014400
 8008f30:	40014800 	.word	0x40014800

08008f34 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008f34:	b480      	push	{r7}
 8008f36:	b083      	sub	sp, #12
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008f3c:	bf00      	nop
 8008f3e:	370c      	adds	r7, #12
 8008f40:	46bd      	mov	sp, r7
 8008f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f46:	4770      	bx	lr

08008f48 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008f48:	b480      	push	{r7}
 8008f4a:	b083      	sub	sp, #12
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008f50:	bf00      	nop
 8008f52:	370c      	adds	r7, #12
 8008f54:	46bd      	mov	sp, r7
 8008f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5a:	4770      	bx	lr

08008f5c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b083      	sub	sp, #12
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008f64:	bf00      	nop
 8008f66:	370c      	adds	r7, #12
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6e:	4770      	bx	lr

08008f70 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b083      	sub	sp, #12
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008f78:	bf00      	nop
 8008f7a:	370c      	adds	r7, #12
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f82:	4770      	bx	lr

08008f84 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008f84:	b480      	push	{r7}
 8008f86:	b083      	sub	sp, #12
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008f8c:	bf00      	nop
 8008f8e:	370c      	adds	r7, #12
 8008f90:	46bd      	mov	sp, r7
 8008f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f96:	4770      	bx	lr

08008f98 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b083      	sub	sp, #12
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008fa0:	bf00      	nop
 8008fa2:	370c      	adds	r7, #12
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008faa:	4770      	bx	lr

08008fac <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008fac:	b480      	push	{r7}
 8008fae:	b083      	sub	sp, #12
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008fb4:	bf00      	nop
 8008fb6:	370c      	adds	r7, #12
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fbe:	4770      	bx	lr

08008fc0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b082      	sub	sp, #8
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d101      	bne.n	8008fd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008fce:	2301      	movs	r3, #1
 8008fd0:	e042      	b.n	8009058 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d106      	bne.n	8008fea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2200      	movs	r2, #0
 8008fe0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008fe4:	6878      	ldr	r0, [r7, #4]
 8008fe6:	f7f8 fd7d 	bl	8001ae4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2224      	movs	r2, #36	@ 0x24
 8008fee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	681a      	ldr	r2, [r3, #0]
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f022 0201 	bic.w	r2, r2, #1
 8009000:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009006:	2b00      	cmp	r3, #0
 8009008:	d002      	beq.n	8009010 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800900a:	6878      	ldr	r0, [r7, #4]
 800900c:	f000 fe86 	bl	8009d1c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009010:	6878      	ldr	r0, [r7, #4]
 8009012:	f000 fb87 	bl	8009724 <UART_SetConfig>
 8009016:	4603      	mov	r3, r0
 8009018:	2b01      	cmp	r3, #1
 800901a:	d101      	bne.n	8009020 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800901c:	2301      	movs	r3, #1
 800901e:	e01b      	b.n	8009058 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	685a      	ldr	r2, [r3, #4]
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800902e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	689a      	ldr	r2, [r3, #8]
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800903e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	681a      	ldr	r2, [r3, #0]
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	f042 0201 	orr.w	r2, r2, #1
 800904e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	f000 ff05 	bl	8009e60 <UART_CheckIdleState>
 8009056:	4603      	mov	r3, r0
}
 8009058:	4618      	mov	r0, r3
 800905a:	3708      	adds	r7, #8
 800905c:	46bd      	mov	sp, r7
 800905e:	bd80      	pop	{r7, pc}

08009060 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009060:	b580      	push	{r7, lr}
 8009062:	b0ba      	sub	sp, #232	@ 0xe8
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	69db      	ldr	r3, [r3, #28]
 800906e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	689b      	ldr	r3, [r3, #8]
 8009082:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009086:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800908a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800908e:	4013      	ands	r3, r2
 8009090:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009094:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009098:	2b00      	cmp	r3, #0
 800909a:	d11b      	bne.n	80090d4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800909c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090a0:	f003 0320 	and.w	r3, r3, #32
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d015      	beq.n	80090d4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80090a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090ac:	f003 0320 	and.w	r3, r3, #32
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d105      	bne.n	80090c0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80090b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d009      	beq.n	80090d4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	f000 8300 	beq.w	80096ca <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80090ce:	6878      	ldr	r0, [r7, #4]
 80090d0:	4798      	blx	r3
      }
      return;
 80090d2:	e2fa      	b.n	80096ca <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80090d4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80090d8:	2b00      	cmp	r3, #0
 80090da:	f000 8123 	beq.w	8009324 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80090de:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80090e2:	4b8d      	ldr	r3, [pc, #564]	@ (8009318 <HAL_UART_IRQHandler+0x2b8>)
 80090e4:	4013      	ands	r3, r2
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d106      	bne.n	80090f8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80090ea:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80090ee:	4b8b      	ldr	r3, [pc, #556]	@ (800931c <HAL_UART_IRQHandler+0x2bc>)
 80090f0:	4013      	ands	r3, r2
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	f000 8116 	beq.w	8009324 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80090f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090fc:	f003 0301 	and.w	r3, r3, #1
 8009100:	2b00      	cmp	r3, #0
 8009102:	d011      	beq.n	8009128 <HAL_UART_IRQHandler+0xc8>
 8009104:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009108:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800910c:	2b00      	cmp	r3, #0
 800910e:	d00b      	beq.n	8009128 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	2201      	movs	r2, #1
 8009116:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800911e:	f043 0201 	orr.w	r2, r3, #1
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009128:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800912c:	f003 0302 	and.w	r3, r3, #2
 8009130:	2b00      	cmp	r3, #0
 8009132:	d011      	beq.n	8009158 <HAL_UART_IRQHandler+0xf8>
 8009134:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009138:	f003 0301 	and.w	r3, r3, #1
 800913c:	2b00      	cmp	r3, #0
 800913e:	d00b      	beq.n	8009158 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	2202      	movs	r2, #2
 8009146:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800914e:	f043 0204 	orr.w	r2, r3, #4
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009158:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800915c:	f003 0304 	and.w	r3, r3, #4
 8009160:	2b00      	cmp	r3, #0
 8009162:	d011      	beq.n	8009188 <HAL_UART_IRQHandler+0x128>
 8009164:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009168:	f003 0301 	and.w	r3, r3, #1
 800916c:	2b00      	cmp	r3, #0
 800916e:	d00b      	beq.n	8009188 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	2204      	movs	r2, #4
 8009176:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800917e:	f043 0202 	orr.w	r2, r3, #2
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009188:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800918c:	f003 0308 	and.w	r3, r3, #8
 8009190:	2b00      	cmp	r3, #0
 8009192:	d017      	beq.n	80091c4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009194:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009198:	f003 0320 	and.w	r3, r3, #32
 800919c:	2b00      	cmp	r3, #0
 800919e:	d105      	bne.n	80091ac <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80091a0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80091a4:	4b5c      	ldr	r3, [pc, #368]	@ (8009318 <HAL_UART_IRQHandler+0x2b8>)
 80091a6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d00b      	beq.n	80091c4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	2208      	movs	r2, #8
 80091b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091ba:	f043 0208 	orr.w	r2, r3, #8
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80091c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d012      	beq.n	80091f6 <HAL_UART_IRQHandler+0x196>
 80091d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091d4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d00c      	beq.n	80091f6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80091e4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091ec:	f043 0220 	orr.w	r2, r3, #32
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	f000 8266 	beq.w	80096ce <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009202:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009206:	f003 0320 	and.w	r3, r3, #32
 800920a:	2b00      	cmp	r3, #0
 800920c:	d013      	beq.n	8009236 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800920e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009212:	f003 0320 	and.w	r3, r3, #32
 8009216:	2b00      	cmp	r3, #0
 8009218:	d105      	bne.n	8009226 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800921a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800921e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009222:	2b00      	cmp	r3, #0
 8009224:	d007      	beq.n	8009236 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800922a:	2b00      	cmp	r3, #0
 800922c:	d003      	beq.n	8009236 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800923c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	689b      	ldr	r3, [r3, #8]
 8009246:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800924a:	2b40      	cmp	r3, #64	@ 0x40
 800924c:	d005      	beq.n	800925a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800924e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009252:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009256:	2b00      	cmp	r3, #0
 8009258:	d054      	beq.n	8009304 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800925a:	6878      	ldr	r0, [r7, #4]
 800925c:	f000 ff17 	bl	800a08e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	689b      	ldr	r3, [r3, #8]
 8009266:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800926a:	2b40      	cmp	r3, #64	@ 0x40
 800926c:	d146      	bne.n	80092fc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	3308      	adds	r3, #8
 8009274:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009278:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800927c:	e853 3f00 	ldrex	r3, [r3]
 8009280:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009284:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009288:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800928c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	3308      	adds	r3, #8
 8009296:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800929a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800929e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80092a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80092aa:	e841 2300 	strex	r3, r2, [r1]
 80092ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80092b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d1d9      	bne.n	800926e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d017      	beq.n	80092f4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80092ca:	4a15      	ldr	r2, [pc, #84]	@ (8009320 <HAL_UART_IRQHandler+0x2c0>)
 80092cc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80092d4:	4618      	mov	r0, r3
 80092d6:	f7fb fac8 	bl	800486a <HAL_DMA_Abort_IT>
 80092da:	4603      	mov	r3, r0
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d019      	beq.n	8009314 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80092e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092e8:	687a      	ldr	r2, [r7, #4]
 80092ea:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80092ee:	4610      	mov	r0, r2
 80092f0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092f2:	e00f      	b.n	8009314 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80092f4:	6878      	ldr	r0, [r7, #4]
 80092f6:	f000 f9ff 	bl	80096f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092fa:	e00b      	b.n	8009314 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f000 f9fb 	bl	80096f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009302:	e007      	b.n	8009314 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f000 f9f7 	bl	80096f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	2200      	movs	r2, #0
 800930e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8009312:	e1dc      	b.n	80096ce <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009314:	bf00      	nop
    return;
 8009316:	e1da      	b.n	80096ce <HAL_UART_IRQHandler+0x66e>
 8009318:	10000001 	.word	0x10000001
 800931c:	04000120 	.word	0x04000120
 8009320:	0800a15b 	.word	0x0800a15b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009328:	2b01      	cmp	r3, #1
 800932a:	f040 8170 	bne.w	800960e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800932e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009332:	f003 0310 	and.w	r3, r3, #16
 8009336:	2b00      	cmp	r3, #0
 8009338:	f000 8169 	beq.w	800960e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800933c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009340:	f003 0310 	and.w	r3, r3, #16
 8009344:	2b00      	cmp	r3, #0
 8009346:	f000 8162 	beq.w	800960e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	2210      	movs	r2, #16
 8009350:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	689b      	ldr	r3, [r3, #8]
 8009358:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800935c:	2b40      	cmp	r3, #64	@ 0x40
 800935e:	f040 80d8 	bne.w	8009512 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	685b      	ldr	r3, [r3, #4]
 800936c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009370:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009374:	2b00      	cmp	r3, #0
 8009376:	f000 80af 	beq.w	80094d8 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009380:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009384:	429a      	cmp	r2, r3
 8009386:	f080 80a7 	bcs.w	80094d8 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009390:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	f003 0320 	and.w	r3, r3, #32
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	f040 8087 	bne.w	80094b6 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80093b4:	e853 3f00 	ldrex	r3, [r3]
 80093b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80093bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80093c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80093c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	461a      	mov	r2, r3
 80093ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80093d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80093d6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093da:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80093de:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80093e2:	e841 2300 	strex	r3, r2, [r1]
 80093e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80093ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d1da      	bne.n	80093a8 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	3308      	adds	r3, #8
 80093f8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80093fc:	e853 3f00 	ldrex	r3, [r3]
 8009400:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009402:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009404:	f023 0301 	bic.w	r3, r3, #1
 8009408:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	3308      	adds	r3, #8
 8009412:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009416:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800941a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800941c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800941e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009422:	e841 2300 	strex	r3, r2, [r1]
 8009426:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009428:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800942a:	2b00      	cmp	r3, #0
 800942c:	d1e1      	bne.n	80093f2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	3308      	adds	r3, #8
 8009434:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009436:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009438:	e853 3f00 	ldrex	r3, [r3]
 800943c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800943e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009440:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009444:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	3308      	adds	r3, #8
 800944e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009452:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009454:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009456:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009458:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800945a:	e841 2300 	strex	r3, r2, [r1]
 800945e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009460:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009462:	2b00      	cmp	r3, #0
 8009464:	d1e3      	bne.n	800942e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2220      	movs	r2, #32
 800946a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	2200      	movs	r2, #0
 8009472:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800947a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800947c:	e853 3f00 	ldrex	r3, [r3]
 8009480:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009482:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009484:	f023 0310 	bic.w	r3, r3, #16
 8009488:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	461a      	mov	r2, r3
 8009492:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009496:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009498:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800949a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800949c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800949e:	e841 2300 	strex	r3, r2, [r1]
 80094a2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80094a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d1e4      	bne.n	8009474 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80094b0:	4618      	mov	r0, r3
 80094b2:	f7fb f981 	bl	80047b8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	2202      	movs	r2, #2
 80094ba:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80094c8:	b29b      	uxth	r3, r3
 80094ca:	1ad3      	subs	r3, r2, r3
 80094cc:	b29b      	uxth	r3, r3
 80094ce:	4619      	mov	r1, r3
 80094d0:	6878      	ldr	r0, [r7, #4]
 80094d2:	f000 f91b 	bl	800970c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80094d6:	e0fc      	b.n	80096d2 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80094de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80094e2:	429a      	cmp	r2, r3
 80094e4:	f040 80f5 	bne.w	80096d2 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	f003 0320 	and.w	r3, r3, #32
 80094f6:	2b20      	cmp	r3, #32
 80094f8:	f040 80eb 	bne.w	80096d2 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2202      	movs	r2, #2
 8009500:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009508:	4619      	mov	r1, r3
 800950a:	6878      	ldr	r0, [r7, #4]
 800950c:	f000 f8fe 	bl	800970c <HAL_UARTEx_RxEventCallback>
      return;
 8009510:	e0df      	b.n	80096d2 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800951e:	b29b      	uxth	r3, r3
 8009520:	1ad3      	subs	r3, r2, r3
 8009522:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800952c:	b29b      	uxth	r3, r3
 800952e:	2b00      	cmp	r3, #0
 8009530:	f000 80d1 	beq.w	80096d6 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8009534:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009538:	2b00      	cmp	r3, #0
 800953a:	f000 80cc 	beq.w	80096d6 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009546:	e853 3f00 	ldrex	r3, [r3]
 800954a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800954c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800954e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009552:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	461a      	mov	r2, r3
 800955c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009560:	647b      	str	r3, [r7, #68]	@ 0x44
 8009562:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009564:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009566:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009568:	e841 2300 	strex	r3, r2, [r1]
 800956c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800956e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009570:	2b00      	cmp	r3, #0
 8009572:	d1e4      	bne.n	800953e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	3308      	adds	r3, #8
 800957a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800957c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800957e:	e853 3f00 	ldrex	r3, [r3]
 8009582:	623b      	str	r3, [r7, #32]
   return(result);
 8009584:	6a3b      	ldr	r3, [r7, #32]
 8009586:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800958a:	f023 0301 	bic.w	r3, r3, #1
 800958e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	3308      	adds	r3, #8
 8009598:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800959c:	633a      	str	r2, [r7, #48]	@ 0x30
 800959e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80095a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095a4:	e841 2300 	strex	r3, r2, [r1]
 80095a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80095aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d1e1      	bne.n	8009574 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2220      	movs	r2, #32
 80095b4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2200      	movs	r2, #0
 80095bc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2200      	movs	r2, #0
 80095c2:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095ca:	693b      	ldr	r3, [r7, #16]
 80095cc:	e853 3f00 	ldrex	r3, [r3]
 80095d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	f023 0310 	bic.w	r3, r3, #16
 80095d8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	461a      	mov	r2, r3
 80095e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80095e6:	61fb      	str	r3, [r7, #28]
 80095e8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095ea:	69b9      	ldr	r1, [r7, #24]
 80095ec:	69fa      	ldr	r2, [r7, #28]
 80095ee:	e841 2300 	strex	r3, r2, [r1]
 80095f2:	617b      	str	r3, [r7, #20]
   return(result);
 80095f4:	697b      	ldr	r3, [r7, #20]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d1e4      	bne.n	80095c4 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2202      	movs	r2, #2
 80095fe:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009600:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009604:	4619      	mov	r1, r3
 8009606:	6878      	ldr	r0, [r7, #4]
 8009608:	f000 f880 	bl	800970c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800960c:	e063      	b.n	80096d6 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800960e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009612:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009616:	2b00      	cmp	r3, #0
 8009618:	d00e      	beq.n	8009638 <HAL_UART_IRQHandler+0x5d8>
 800961a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800961e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009622:	2b00      	cmp	r3, #0
 8009624:	d008      	beq.n	8009638 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800962e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009630:	6878      	ldr	r0, [r7, #4]
 8009632:	f000 fdcf 	bl	800a1d4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009636:	e051      	b.n	80096dc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009638:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800963c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009640:	2b00      	cmp	r3, #0
 8009642:	d014      	beq.n	800966e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009644:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009648:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800964c:	2b00      	cmp	r3, #0
 800964e:	d105      	bne.n	800965c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009650:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009654:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009658:	2b00      	cmp	r3, #0
 800965a:	d008      	beq.n	800966e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009660:	2b00      	cmp	r3, #0
 8009662:	d03a      	beq.n	80096da <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009668:	6878      	ldr	r0, [r7, #4]
 800966a:	4798      	blx	r3
    }
    return;
 800966c:	e035      	b.n	80096da <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800966e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009672:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009676:	2b00      	cmp	r3, #0
 8009678:	d009      	beq.n	800968e <HAL_UART_IRQHandler+0x62e>
 800967a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800967e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009682:	2b00      	cmp	r3, #0
 8009684:	d003      	beq.n	800968e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f000 fd79 	bl	800a17e <UART_EndTransmit_IT>
    return;
 800968c:	e026      	b.n	80096dc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800968e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009692:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009696:	2b00      	cmp	r3, #0
 8009698:	d009      	beq.n	80096ae <HAL_UART_IRQHandler+0x64e>
 800969a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800969e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d003      	beq.n	80096ae <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80096a6:	6878      	ldr	r0, [r7, #4]
 80096a8:	f000 fda8 	bl	800a1fc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80096ac:	e016      	b.n	80096dc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80096ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d010      	beq.n	80096dc <HAL_UART_IRQHandler+0x67c>
 80096ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80096be:	2b00      	cmp	r3, #0
 80096c0:	da0c      	bge.n	80096dc <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80096c2:	6878      	ldr	r0, [r7, #4]
 80096c4:	f000 fd90 	bl	800a1e8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80096c8:	e008      	b.n	80096dc <HAL_UART_IRQHandler+0x67c>
      return;
 80096ca:	bf00      	nop
 80096cc:	e006      	b.n	80096dc <HAL_UART_IRQHandler+0x67c>
    return;
 80096ce:	bf00      	nop
 80096d0:	e004      	b.n	80096dc <HAL_UART_IRQHandler+0x67c>
      return;
 80096d2:	bf00      	nop
 80096d4:	e002      	b.n	80096dc <HAL_UART_IRQHandler+0x67c>
      return;
 80096d6:	bf00      	nop
 80096d8:	e000      	b.n	80096dc <HAL_UART_IRQHandler+0x67c>
    return;
 80096da:	bf00      	nop
  }
}
 80096dc:	37e8      	adds	r7, #232	@ 0xe8
 80096de:	46bd      	mov	sp, r7
 80096e0:	bd80      	pop	{r7, pc}
 80096e2:	bf00      	nop

080096e4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80096e4:	b480      	push	{r7}
 80096e6:	b083      	sub	sp, #12
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80096ec:	bf00      	nop
 80096ee:	370c      	adds	r7, #12
 80096f0:	46bd      	mov	sp, r7
 80096f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f6:	4770      	bx	lr

080096f8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80096f8:	b480      	push	{r7}
 80096fa:	b083      	sub	sp, #12
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009700:	bf00      	nop
 8009702:	370c      	adds	r7, #12
 8009704:	46bd      	mov	sp, r7
 8009706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970a:	4770      	bx	lr

0800970c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800970c:	b480      	push	{r7}
 800970e:	b083      	sub	sp, #12
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]
 8009714:	460b      	mov	r3, r1
 8009716:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009718:	bf00      	nop
 800971a:	370c      	adds	r7, #12
 800971c:	46bd      	mov	sp, r7
 800971e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009722:	4770      	bx	lr

08009724 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009724:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009728:	b08c      	sub	sp, #48	@ 0x30
 800972a:	af00      	add	r7, sp, #0
 800972c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800972e:	2300      	movs	r3, #0
 8009730:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009734:	697b      	ldr	r3, [r7, #20]
 8009736:	689a      	ldr	r2, [r3, #8]
 8009738:	697b      	ldr	r3, [r7, #20]
 800973a:	691b      	ldr	r3, [r3, #16]
 800973c:	431a      	orrs	r2, r3
 800973e:	697b      	ldr	r3, [r7, #20]
 8009740:	695b      	ldr	r3, [r3, #20]
 8009742:	431a      	orrs	r2, r3
 8009744:	697b      	ldr	r3, [r7, #20]
 8009746:	69db      	ldr	r3, [r3, #28]
 8009748:	4313      	orrs	r3, r2
 800974a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	681a      	ldr	r2, [r3, #0]
 8009752:	4baa      	ldr	r3, [pc, #680]	@ (80099fc <UART_SetConfig+0x2d8>)
 8009754:	4013      	ands	r3, r2
 8009756:	697a      	ldr	r2, [r7, #20]
 8009758:	6812      	ldr	r2, [r2, #0]
 800975a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800975c:	430b      	orrs	r3, r1
 800975e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009760:	697b      	ldr	r3, [r7, #20]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	685b      	ldr	r3, [r3, #4]
 8009766:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800976a:	697b      	ldr	r3, [r7, #20]
 800976c:	68da      	ldr	r2, [r3, #12]
 800976e:	697b      	ldr	r3, [r7, #20]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	430a      	orrs	r2, r1
 8009774:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009776:	697b      	ldr	r3, [r7, #20]
 8009778:	699b      	ldr	r3, [r3, #24]
 800977a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800977c:	697b      	ldr	r3, [r7, #20]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	4a9f      	ldr	r2, [pc, #636]	@ (8009a00 <UART_SetConfig+0x2dc>)
 8009782:	4293      	cmp	r3, r2
 8009784:	d004      	beq.n	8009790 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009786:	697b      	ldr	r3, [r7, #20]
 8009788:	6a1b      	ldr	r3, [r3, #32]
 800978a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800978c:	4313      	orrs	r3, r2
 800978e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009790:	697b      	ldr	r3, [r7, #20]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	689b      	ldr	r3, [r3, #8]
 8009796:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800979a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800979e:	697a      	ldr	r2, [r7, #20]
 80097a0:	6812      	ldr	r2, [r2, #0]
 80097a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80097a4:	430b      	orrs	r3, r1
 80097a6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80097a8:	697b      	ldr	r3, [r7, #20]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097ae:	f023 010f 	bic.w	r1, r3, #15
 80097b2:	697b      	ldr	r3, [r7, #20]
 80097b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80097b6:	697b      	ldr	r3, [r7, #20]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	430a      	orrs	r2, r1
 80097bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80097be:	697b      	ldr	r3, [r7, #20]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	4a90      	ldr	r2, [pc, #576]	@ (8009a04 <UART_SetConfig+0x2e0>)
 80097c4:	4293      	cmp	r3, r2
 80097c6:	d125      	bne.n	8009814 <UART_SetConfig+0xf0>
 80097c8:	4b8f      	ldr	r3, [pc, #572]	@ (8009a08 <UART_SetConfig+0x2e4>)
 80097ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097ce:	f003 0303 	and.w	r3, r3, #3
 80097d2:	2b03      	cmp	r3, #3
 80097d4:	d81a      	bhi.n	800980c <UART_SetConfig+0xe8>
 80097d6:	a201      	add	r2, pc, #4	@ (adr r2, 80097dc <UART_SetConfig+0xb8>)
 80097d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097dc:	080097ed 	.word	0x080097ed
 80097e0:	080097fd 	.word	0x080097fd
 80097e4:	080097f5 	.word	0x080097f5
 80097e8:	08009805 	.word	0x08009805
 80097ec:	2301      	movs	r3, #1
 80097ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097f2:	e116      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80097f4:	2302      	movs	r3, #2
 80097f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097fa:	e112      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80097fc:	2304      	movs	r3, #4
 80097fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009802:	e10e      	b.n	8009a22 <UART_SetConfig+0x2fe>
 8009804:	2308      	movs	r3, #8
 8009806:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800980a:	e10a      	b.n	8009a22 <UART_SetConfig+0x2fe>
 800980c:	2310      	movs	r3, #16
 800980e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009812:	e106      	b.n	8009a22 <UART_SetConfig+0x2fe>
 8009814:	697b      	ldr	r3, [r7, #20]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	4a7c      	ldr	r2, [pc, #496]	@ (8009a0c <UART_SetConfig+0x2e8>)
 800981a:	4293      	cmp	r3, r2
 800981c:	d138      	bne.n	8009890 <UART_SetConfig+0x16c>
 800981e:	4b7a      	ldr	r3, [pc, #488]	@ (8009a08 <UART_SetConfig+0x2e4>)
 8009820:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009824:	f003 030c 	and.w	r3, r3, #12
 8009828:	2b0c      	cmp	r3, #12
 800982a:	d82d      	bhi.n	8009888 <UART_SetConfig+0x164>
 800982c:	a201      	add	r2, pc, #4	@ (adr r2, 8009834 <UART_SetConfig+0x110>)
 800982e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009832:	bf00      	nop
 8009834:	08009869 	.word	0x08009869
 8009838:	08009889 	.word	0x08009889
 800983c:	08009889 	.word	0x08009889
 8009840:	08009889 	.word	0x08009889
 8009844:	08009879 	.word	0x08009879
 8009848:	08009889 	.word	0x08009889
 800984c:	08009889 	.word	0x08009889
 8009850:	08009889 	.word	0x08009889
 8009854:	08009871 	.word	0x08009871
 8009858:	08009889 	.word	0x08009889
 800985c:	08009889 	.word	0x08009889
 8009860:	08009889 	.word	0x08009889
 8009864:	08009881 	.word	0x08009881
 8009868:	2300      	movs	r3, #0
 800986a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800986e:	e0d8      	b.n	8009a22 <UART_SetConfig+0x2fe>
 8009870:	2302      	movs	r3, #2
 8009872:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009876:	e0d4      	b.n	8009a22 <UART_SetConfig+0x2fe>
 8009878:	2304      	movs	r3, #4
 800987a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800987e:	e0d0      	b.n	8009a22 <UART_SetConfig+0x2fe>
 8009880:	2308      	movs	r3, #8
 8009882:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009886:	e0cc      	b.n	8009a22 <UART_SetConfig+0x2fe>
 8009888:	2310      	movs	r3, #16
 800988a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800988e:	e0c8      	b.n	8009a22 <UART_SetConfig+0x2fe>
 8009890:	697b      	ldr	r3, [r7, #20]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	4a5e      	ldr	r2, [pc, #376]	@ (8009a10 <UART_SetConfig+0x2ec>)
 8009896:	4293      	cmp	r3, r2
 8009898:	d125      	bne.n	80098e6 <UART_SetConfig+0x1c2>
 800989a:	4b5b      	ldr	r3, [pc, #364]	@ (8009a08 <UART_SetConfig+0x2e4>)
 800989c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80098a0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80098a4:	2b30      	cmp	r3, #48	@ 0x30
 80098a6:	d016      	beq.n	80098d6 <UART_SetConfig+0x1b2>
 80098a8:	2b30      	cmp	r3, #48	@ 0x30
 80098aa:	d818      	bhi.n	80098de <UART_SetConfig+0x1ba>
 80098ac:	2b20      	cmp	r3, #32
 80098ae:	d00a      	beq.n	80098c6 <UART_SetConfig+0x1a2>
 80098b0:	2b20      	cmp	r3, #32
 80098b2:	d814      	bhi.n	80098de <UART_SetConfig+0x1ba>
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d002      	beq.n	80098be <UART_SetConfig+0x19a>
 80098b8:	2b10      	cmp	r3, #16
 80098ba:	d008      	beq.n	80098ce <UART_SetConfig+0x1aa>
 80098bc:	e00f      	b.n	80098de <UART_SetConfig+0x1ba>
 80098be:	2300      	movs	r3, #0
 80098c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098c4:	e0ad      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80098c6:	2302      	movs	r3, #2
 80098c8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098cc:	e0a9      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80098ce:	2304      	movs	r3, #4
 80098d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098d4:	e0a5      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80098d6:	2308      	movs	r3, #8
 80098d8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098dc:	e0a1      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80098de:	2310      	movs	r3, #16
 80098e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098e4:	e09d      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80098e6:	697b      	ldr	r3, [r7, #20]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	4a4a      	ldr	r2, [pc, #296]	@ (8009a14 <UART_SetConfig+0x2f0>)
 80098ec:	4293      	cmp	r3, r2
 80098ee:	d125      	bne.n	800993c <UART_SetConfig+0x218>
 80098f0:	4b45      	ldr	r3, [pc, #276]	@ (8009a08 <UART_SetConfig+0x2e4>)
 80098f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80098f6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80098fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80098fc:	d016      	beq.n	800992c <UART_SetConfig+0x208>
 80098fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8009900:	d818      	bhi.n	8009934 <UART_SetConfig+0x210>
 8009902:	2b80      	cmp	r3, #128	@ 0x80
 8009904:	d00a      	beq.n	800991c <UART_SetConfig+0x1f8>
 8009906:	2b80      	cmp	r3, #128	@ 0x80
 8009908:	d814      	bhi.n	8009934 <UART_SetConfig+0x210>
 800990a:	2b00      	cmp	r3, #0
 800990c:	d002      	beq.n	8009914 <UART_SetConfig+0x1f0>
 800990e:	2b40      	cmp	r3, #64	@ 0x40
 8009910:	d008      	beq.n	8009924 <UART_SetConfig+0x200>
 8009912:	e00f      	b.n	8009934 <UART_SetConfig+0x210>
 8009914:	2300      	movs	r3, #0
 8009916:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800991a:	e082      	b.n	8009a22 <UART_SetConfig+0x2fe>
 800991c:	2302      	movs	r3, #2
 800991e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009922:	e07e      	b.n	8009a22 <UART_SetConfig+0x2fe>
 8009924:	2304      	movs	r3, #4
 8009926:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800992a:	e07a      	b.n	8009a22 <UART_SetConfig+0x2fe>
 800992c:	2308      	movs	r3, #8
 800992e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009932:	e076      	b.n	8009a22 <UART_SetConfig+0x2fe>
 8009934:	2310      	movs	r3, #16
 8009936:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800993a:	e072      	b.n	8009a22 <UART_SetConfig+0x2fe>
 800993c:	697b      	ldr	r3, [r7, #20]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	4a35      	ldr	r2, [pc, #212]	@ (8009a18 <UART_SetConfig+0x2f4>)
 8009942:	4293      	cmp	r3, r2
 8009944:	d12a      	bne.n	800999c <UART_SetConfig+0x278>
 8009946:	4b30      	ldr	r3, [pc, #192]	@ (8009a08 <UART_SetConfig+0x2e4>)
 8009948:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800994c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009950:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009954:	d01a      	beq.n	800998c <UART_SetConfig+0x268>
 8009956:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800995a:	d81b      	bhi.n	8009994 <UART_SetConfig+0x270>
 800995c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009960:	d00c      	beq.n	800997c <UART_SetConfig+0x258>
 8009962:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009966:	d815      	bhi.n	8009994 <UART_SetConfig+0x270>
 8009968:	2b00      	cmp	r3, #0
 800996a:	d003      	beq.n	8009974 <UART_SetConfig+0x250>
 800996c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009970:	d008      	beq.n	8009984 <UART_SetConfig+0x260>
 8009972:	e00f      	b.n	8009994 <UART_SetConfig+0x270>
 8009974:	2300      	movs	r3, #0
 8009976:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800997a:	e052      	b.n	8009a22 <UART_SetConfig+0x2fe>
 800997c:	2302      	movs	r3, #2
 800997e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009982:	e04e      	b.n	8009a22 <UART_SetConfig+0x2fe>
 8009984:	2304      	movs	r3, #4
 8009986:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800998a:	e04a      	b.n	8009a22 <UART_SetConfig+0x2fe>
 800998c:	2308      	movs	r3, #8
 800998e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009992:	e046      	b.n	8009a22 <UART_SetConfig+0x2fe>
 8009994:	2310      	movs	r3, #16
 8009996:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800999a:	e042      	b.n	8009a22 <UART_SetConfig+0x2fe>
 800999c:	697b      	ldr	r3, [r7, #20]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	4a17      	ldr	r2, [pc, #92]	@ (8009a00 <UART_SetConfig+0x2dc>)
 80099a2:	4293      	cmp	r3, r2
 80099a4:	d13a      	bne.n	8009a1c <UART_SetConfig+0x2f8>
 80099a6:	4b18      	ldr	r3, [pc, #96]	@ (8009a08 <UART_SetConfig+0x2e4>)
 80099a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099ac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80099b0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80099b4:	d01a      	beq.n	80099ec <UART_SetConfig+0x2c8>
 80099b6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80099ba:	d81b      	bhi.n	80099f4 <UART_SetConfig+0x2d0>
 80099bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099c0:	d00c      	beq.n	80099dc <UART_SetConfig+0x2b8>
 80099c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099c6:	d815      	bhi.n	80099f4 <UART_SetConfig+0x2d0>
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d003      	beq.n	80099d4 <UART_SetConfig+0x2b0>
 80099cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80099d0:	d008      	beq.n	80099e4 <UART_SetConfig+0x2c0>
 80099d2:	e00f      	b.n	80099f4 <UART_SetConfig+0x2d0>
 80099d4:	2300      	movs	r3, #0
 80099d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099da:	e022      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80099dc:	2302      	movs	r3, #2
 80099de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099e2:	e01e      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80099e4:	2304      	movs	r3, #4
 80099e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099ea:	e01a      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80099ec:	2308      	movs	r3, #8
 80099ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099f2:	e016      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80099f4:	2310      	movs	r3, #16
 80099f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099fa:	e012      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80099fc:	cfff69f3 	.word	0xcfff69f3
 8009a00:	40008000 	.word	0x40008000
 8009a04:	40013800 	.word	0x40013800
 8009a08:	40021000 	.word	0x40021000
 8009a0c:	40004400 	.word	0x40004400
 8009a10:	40004800 	.word	0x40004800
 8009a14:	40004c00 	.word	0x40004c00
 8009a18:	40005000 	.word	0x40005000
 8009a1c:	2310      	movs	r3, #16
 8009a1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009a22:	697b      	ldr	r3, [r7, #20]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	4aae      	ldr	r2, [pc, #696]	@ (8009ce0 <UART_SetConfig+0x5bc>)
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	f040 8097 	bne.w	8009b5c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009a2e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009a32:	2b08      	cmp	r3, #8
 8009a34:	d823      	bhi.n	8009a7e <UART_SetConfig+0x35a>
 8009a36:	a201      	add	r2, pc, #4	@ (adr r2, 8009a3c <UART_SetConfig+0x318>)
 8009a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a3c:	08009a61 	.word	0x08009a61
 8009a40:	08009a7f 	.word	0x08009a7f
 8009a44:	08009a69 	.word	0x08009a69
 8009a48:	08009a7f 	.word	0x08009a7f
 8009a4c:	08009a6f 	.word	0x08009a6f
 8009a50:	08009a7f 	.word	0x08009a7f
 8009a54:	08009a7f 	.word	0x08009a7f
 8009a58:	08009a7f 	.word	0x08009a7f
 8009a5c:	08009a77 	.word	0x08009a77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009a60:	f7fe fc70 	bl	8008344 <HAL_RCC_GetPCLK1Freq>
 8009a64:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009a66:	e010      	b.n	8009a8a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009a68:	4b9e      	ldr	r3, [pc, #632]	@ (8009ce4 <UART_SetConfig+0x5c0>)
 8009a6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009a6c:	e00d      	b.n	8009a8a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009a6e:	f7fe fbfb 	bl	8008268 <HAL_RCC_GetSysClockFreq>
 8009a72:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009a74:	e009      	b.n	8009a8a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009a7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009a7c:	e005      	b.n	8009a8a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009a7e:	2300      	movs	r3, #0
 8009a80:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009a82:	2301      	movs	r3, #1
 8009a84:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009a88:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	f000 8130 	beq.w	8009cf2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009a92:	697b      	ldr	r3, [r7, #20]
 8009a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a96:	4a94      	ldr	r2, [pc, #592]	@ (8009ce8 <UART_SetConfig+0x5c4>)
 8009a98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a9c:	461a      	mov	r2, r3
 8009a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aa0:	fbb3 f3f2 	udiv	r3, r3, r2
 8009aa4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009aa6:	697b      	ldr	r3, [r7, #20]
 8009aa8:	685a      	ldr	r2, [r3, #4]
 8009aaa:	4613      	mov	r3, r2
 8009aac:	005b      	lsls	r3, r3, #1
 8009aae:	4413      	add	r3, r2
 8009ab0:	69ba      	ldr	r2, [r7, #24]
 8009ab2:	429a      	cmp	r2, r3
 8009ab4:	d305      	bcc.n	8009ac2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009ab6:	697b      	ldr	r3, [r7, #20]
 8009ab8:	685b      	ldr	r3, [r3, #4]
 8009aba:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009abc:	69ba      	ldr	r2, [r7, #24]
 8009abe:	429a      	cmp	r2, r3
 8009ac0:	d903      	bls.n	8009aca <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009ac2:	2301      	movs	r3, #1
 8009ac4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009ac8:	e113      	b.n	8009cf2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009acc:	2200      	movs	r2, #0
 8009ace:	60bb      	str	r3, [r7, #8]
 8009ad0:	60fa      	str	r2, [r7, #12]
 8009ad2:	697b      	ldr	r3, [r7, #20]
 8009ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ad6:	4a84      	ldr	r2, [pc, #528]	@ (8009ce8 <UART_SetConfig+0x5c4>)
 8009ad8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009adc:	b29b      	uxth	r3, r3
 8009ade:	2200      	movs	r2, #0
 8009ae0:	603b      	str	r3, [r7, #0]
 8009ae2:	607a      	str	r2, [r7, #4]
 8009ae4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009ae8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009aec:	f7f6 fb98 	bl	8000220 <__aeabi_uldivmod>
 8009af0:	4602      	mov	r2, r0
 8009af2:	460b      	mov	r3, r1
 8009af4:	4610      	mov	r0, r2
 8009af6:	4619      	mov	r1, r3
 8009af8:	f04f 0200 	mov.w	r2, #0
 8009afc:	f04f 0300 	mov.w	r3, #0
 8009b00:	020b      	lsls	r3, r1, #8
 8009b02:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009b06:	0202      	lsls	r2, r0, #8
 8009b08:	6979      	ldr	r1, [r7, #20]
 8009b0a:	6849      	ldr	r1, [r1, #4]
 8009b0c:	0849      	lsrs	r1, r1, #1
 8009b0e:	2000      	movs	r0, #0
 8009b10:	460c      	mov	r4, r1
 8009b12:	4605      	mov	r5, r0
 8009b14:	eb12 0804 	adds.w	r8, r2, r4
 8009b18:	eb43 0905 	adc.w	r9, r3, r5
 8009b1c:	697b      	ldr	r3, [r7, #20]
 8009b1e:	685b      	ldr	r3, [r3, #4]
 8009b20:	2200      	movs	r2, #0
 8009b22:	469a      	mov	sl, r3
 8009b24:	4693      	mov	fp, r2
 8009b26:	4652      	mov	r2, sl
 8009b28:	465b      	mov	r3, fp
 8009b2a:	4640      	mov	r0, r8
 8009b2c:	4649      	mov	r1, r9
 8009b2e:	f7f6 fb77 	bl	8000220 <__aeabi_uldivmod>
 8009b32:	4602      	mov	r2, r0
 8009b34:	460b      	mov	r3, r1
 8009b36:	4613      	mov	r3, r2
 8009b38:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009b3a:	6a3b      	ldr	r3, [r7, #32]
 8009b3c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009b40:	d308      	bcc.n	8009b54 <UART_SetConfig+0x430>
 8009b42:	6a3b      	ldr	r3, [r7, #32]
 8009b44:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009b48:	d204      	bcs.n	8009b54 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8009b4a:	697b      	ldr	r3, [r7, #20]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	6a3a      	ldr	r2, [r7, #32]
 8009b50:	60da      	str	r2, [r3, #12]
 8009b52:	e0ce      	b.n	8009cf2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009b54:	2301      	movs	r3, #1
 8009b56:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009b5a:	e0ca      	b.n	8009cf2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b5c:	697b      	ldr	r3, [r7, #20]
 8009b5e:	69db      	ldr	r3, [r3, #28]
 8009b60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b64:	d166      	bne.n	8009c34 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009b66:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009b6a:	2b08      	cmp	r3, #8
 8009b6c:	d827      	bhi.n	8009bbe <UART_SetConfig+0x49a>
 8009b6e:	a201      	add	r2, pc, #4	@ (adr r2, 8009b74 <UART_SetConfig+0x450>)
 8009b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b74:	08009b99 	.word	0x08009b99
 8009b78:	08009ba1 	.word	0x08009ba1
 8009b7c:	08009ba9 	.word	0x08009ba9
 8009b80:	08009bbf 	.word	0x08009bbf
 8009b84:	08009baf 	.word	0x08009baf
 8009b88:	08009bbf 	.word	0x08009bbf
 8009b8c:	08009bbf 	.word	0x08009bbf
 8009b90:	08009bbf 	.word	0x08009bbf
 8009b94:	08009bb7 	.word	0x08009bb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009b98:	f7fe fbd4 	bl	8008344 <HAL_RCC_GetPCLK1Freq>
 8009b9c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009b9e:	e014      	b.n	8009bca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009ba0:	f7fe fbe6 	bl	8008370 <HAL_RCC_GetPCLK2Freq>
 8009ba4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009ba6:	e010      	b.n	8009bca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009ba8:	4b4e      	ldr	r3, [pc, #312]	@ (8009ce4 <UART_SetConfig+0x5c0>)
 8009baa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009bac:	e00d      	b.n	8009bca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009bae:	f7fe fb5b 	bl	8008268 <HAL_RCC_GetSysClockFreq>
 8009bb2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009bb4:	e009      	b.n	8009bca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009bb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009bba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009bbc:	e005      	b.n	8009bca <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009bc2:	2301      	movs	r3, #1
 8009bc4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009bc8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	f000 8090 	beq.w	8009cf2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009bd2:	697b      	ldr	r3, [r7, #20]
 8009bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bd6:	4a44      	ldr	r2, [pc, #272]	@ (8009ce8 <UART_SetConfig+0x5c4>)
 8009bd8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009bdc:	461a      	mov	r2, r3
 8009bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009be0:	fbb3 f3f2 	udiv	r3, r3, r2
 8009be4:	005a      	lsls	r2, r3, #1
 8009be6:	697b      	ldr	r3, [r7, #20]
 8009be8:	685b      	ldr	r3, [r3, #4]
 8009bea:	085b      	lsrs	r3, r3, #1
 8009bec:	441a      	add	r2, r3
 8009bee:	697b      	ldr	r3, [r7, #20]
 8009bf0:	685b      	ldr	r3, [r3, #4]
 8009bf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bf6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009bf8:	6a3b      	ldr	r3, [r7, #32]
 8009bfa:	2b0f      	cmp	r3, #15
 8009bfc:	d916      	bls.n	8009c2c <UART_SetConfig+0x508>
 8009bfe:	6a3b      	ldr	r3, [r7, #32]
 8009c00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c04:	d212      	bcs.n	8009c2c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009c06:	6a3b      	ldr	r3, [r7, #32]
 8009c08:	b29b      	uxth	r3, r3
 8009c0a:	f023 030f 	bic.w	r3, r3, #15
 8009c0e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009c10:	6a3b      	ldr	r3, [r7, #32]
 8009c12:	085b      	lsrs	r3, r3, #1
 8009c14:	b29b      	uxth	r3, r3
 8009c16:	f003 0307 	and.w	r3, r3, #7
 8009c1a:	b29a      	uxth	r2, r3
 8009c1c:	8bfb      	ldrh	r3, [r7, #30]
 8009c1e:	4313      	orrs	r3, r2
 8009c20:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009c22:	697b      	ldr	r3, [r7, #20]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	8bfa      	ldrh	r2, [r7, #30]
 8009c28:	60da      	str	r2, [r3, #12]
 8009c2a:	e062      	b.n	8009cf2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009c2c:	2301      	movs	r3, #1
 8009c2e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009c32:	e05e      	b.n	8009cf2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009c34:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009c38:	2b08      	cmp	r3, #8
 8009c3a:	d828      	bhi.n	8009c8e <UART_SetConfig+0x56a>
 8009c3c:	a201      	add	r2, pc, #4	@ (adr r2, 8009c44 <UART_SetConfig+0x520>)
 8009c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c42:	bf00      	nop
 8009c44:	08009c69 	.word	0x08009c69
 8009c48:	08009c71 	.word	0x08009c71
 8009c4c:	08009c79 	.word	0x08009c79
 8009c50:	08009c8f 	.word	0x08009c8f
 8009c54:	08009c7f 	.word	0x08009c7f
 8009c58:	08009c8f 	.word	0x08009c8f
 8009c5c:	08009c8f 	.word	0x08009c8f
 8009c60:	08009c8f 	.word	0x08009c8f
 8009c64:	08009c87 	.word	0x08009c87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009c68:	f7fe fb6c 	bl	8008344 <HAL_RCC_GetPCLK1Freq>
 8009c6c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009c6e:	e014      	b.n	8009c9a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009c70:	f7fe fb7e 	bl	8008370 <HAL_RCC_GetPCLK2Freq>
 8009c74:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009c76:	e010      	b.n	8009c9a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009c78:	4b1a      	ldr	r3, [pc, #104]	@ (8009ce4 <UART_SetConfig+0x5c0>)
 8009c7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009c7c:	e00d      	b.n	8009c9a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009c7e:	f7fe faf3 	bl	8008268 <HAL_RCC_GetSysClockFreq>
 8009c82:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009c84:	e009      	b.n	8009c9a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009c8c:	e005      	b.n	8009c9a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009c8e:	2300      	movs	r3, #0
 8009c90:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009c92:	2301      	movs	r3, #1
 8009c94:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009c98:	bf00      	nop
    }

    if (pclk != 0U)
 8009c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d028      	beq.n	8009cf2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009ca0:	697b      	ldr	r3, [r7, #20]
 8009ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ca4:	4a10      	ldr	r2, [pc, #64]	@ (8009ce8 <UART_SetConfig+0x5c4>)
 8009ca6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009caa:	461a      	mov	r2, r3
 8009cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cae:	fbb3 f2f2 	udiv	r2, r3, r2
 8009cb2:	697b      	ldr	r3, [r7, #20]
 8009cb4:	685b      	ldr	r3, [r3, #4]
 8009cb6:	085b      	lsrs	r3, r3, #1
 8009cb8:	441a      	add	r2, r3
 8009cba:	697b      	ldr	r3, [r7, #20]
 8009cbc:	685b      	ldr	r3, [r3, #4]
 8009cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cc2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009cc4:	6a3b      	ldr	r3, [r7, #32]
 8009cc6:	2b0f      	cmp	r3, #15
 8009cc8:	d910      	bls.n	8009cec <UART_SetConfig+0x5c8>
 8009cca:	6a3b      	ldr	r3, [r7, #32]
 8009ccc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009cd0:	d20c      	bcs.n	8009cec <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009cd2:	6a3b      	ldr	r3, [r7, #32]
 8009cd4:	b29a      	uxth	r2, r3
 8009cd6:	697b      	ldr	r3, [r7, #20]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	60da      	str	r2, [r3, #12]
 8009cdc:	e009      	b.n	8009cf2 <UART_SetConfig+0x5ce>
 8009cde:	bf00      	nop
 8009ce0:	40008000 	.word	0x40008000
 8009ce4:	00f42400 	.word	0x00f42400
 8009ce8:	0800dfb0 	.word	0x0800dfb0
      }
      else
      {
        ret = HAL_ERROR;
 8009cec:	2301      	movs	r3, #1
 8009cee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009cf2:	697b      	ldr	r3, [r7, #20]
 8009cf4:	2201      	movs	r2, #1
 8009cf6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009cfa:	697b      	ldr	r3, [r7, #20]
 8009cfc:	2201      	movs	r2, #1
 8009cfe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009d02:	697b      	ldr	r3, [r7, #20]
 8009d04:	2200      	movs	r2, #0
 8009d06:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009d08:	697b      	ldr	r3, [r7, #20]
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009d0e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009d12:	4618      	mov	r0, r3
 8009d14:	3730      	adds	r7, #48	@ 0x30
 8009d16:	46bd      	mov	sp, r7
 8009d18:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009d1c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009d1c:	b480      	push	{r7}
 8009d1e:	b083      	sub	sp, #12
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d28:	f003 0308 	and.w	r3, r3, #8
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d00a      	beq.n	8009d46 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	685b      	ldr	r3, [r3, #4]
 8009d36:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	430a      	orrs	r2, r1
 8009d44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d4a:	f003 0301 	and.w	r3, r3, #1
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d00a      	beq.n	8009d68 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	685b      	ldr	r3, [r3, #4]
 8009d58:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	430a      	orrs	r2, r1
 8009d66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d6c:	f003 0302 	and.w	r3, r3, #2
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d00a      	beq.n	8009d8a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	685b      	ldr	r3, [r3, #4]
 8009d7a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	430a      	orrs	r2, r1
 8009d88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d8e:	f003 0304 	and.w	r3, r3, #4
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d00a      	beq.n	8009dac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	685b      	ldr	r3, [r3, #4]
 8009d9c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	430a      	orrs	r2, r1
 8009daa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009db0:	f003 0310 	and.w	r3, r3, #16
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d00a      	beq.n	8009dce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	689b      	ldr	r3, [r3, #8]
 8009dbe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	430a      	orrs	r2, r1
 8009dcc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dd2:	f003 0320 	and.w	r3, r3, #32
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d00a      	beq.n	8009df0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	689b      	ldr	r3, [r3, #8]
 8009de0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	430a      	orrs	r2, r1
 8009dee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009df4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d01a      	beq.n	8009e32 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	685b      	ldr	r3, [r3, #4]
 8009e02:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	430a      	orrs	r2, r1
 8009e10:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009e1a:	d10a      	bne.n	8009e32 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	685b      	ldr	r3, [r3, #4]
 8009e22:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	430a      	orrs	r2, r1
 8009e30:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d00a      	beq.n	8009e54 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	685b      	ldr	r3, [r3, #4]
 8009e44:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	430a      	orrs	r2, r1
 8009e52:	605a      	str	r2, [r3, #4]
  }
}
 8009e54:	bf00      	nop
 8009e56:	370c      	adds	r7, #12
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5e:	4770      	bx	lr

08009e60 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b098      	sub	sp, #96	@ 0x60
 8009e64:	af02      	add	r7, sp, #8
 8009e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	2200      	movs	r2, #0
 8009e6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009e70:	f7f8 f826 	bl	8001ec0 <HAL_GetTick>
 8009e74:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f003 0308 	and.w	r3, r3, #8
 8009e80:	2b08      	cmp	r3, #8
 8009e82:	d12f      	bne.n	8009ee4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e84:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009e88:	9300      	str	r3, [sp, #0]
 8009e8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009e92:	6878      	ldr	r0, [r7, #4]
 8009e94:	f000 f88e 	bl	8009fb4 <UART_WaitOnFlagUntilTimeout>
 8009e98:	4603      	mov	r3, r0
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d022      	beq.n	8009ee4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ea6:	e853 3f00 	ldrex	r3, [r3]
 8009eaa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009eac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009eae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009eb2:	653b      	str	r3, [r7, #80]	@ 0x50
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	461a      	mov	r2, r3
 8009eba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ebc:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ebe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ec0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009ec2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009ec4:	e841 2300 	strex	r3, r2, [r1]
 8009ec8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009eca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d1e6      	bne.n	8009e9e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	2220      	movs	r2, #32
 8009ed4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2200      	movs	r2, #0
 8009edc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009ee0:	2303      	movs	r3, #3
 8009ee2:	e063      	b.n	8009fac <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	f003 0304 	and.w	r3, r3, #4
 8009eee:	2b04      	cmp	r3, #4
 8009ef0:	d149      	bne.n	8009f86 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009ef2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009ef6:	9300      	str	r3, [sp, #0]
 8009ef8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009efa:	2200      	movs	r2, #0
 8009efc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009f00:	6878      	ldr	r0, [r7, #4]
 8009f02:	f000 f857 	bl	8009fb4 <UART_WaitOnFlagUntilTimeout>
 8009f06:	4603      	mov	r3, r0
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d03c      	beq.n	8009f86 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f14:	e853 3f00 	ldrex	r3, [r3]
 8009f18:	623b      	str	r3, [r7, #32]
   return(result);
 8009f1a:	6a3b      	ldr	r3, [r7, #32]
 8009f1c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009f20:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	461a      	mov	r2, r3
 8009f28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f2a:	633b      	str	r3, [r7, #48]	@ 0x30
 8009f2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f32:	e841 2300 	strex	r3, r2, [r1]
 8009f36:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d1e6      	bne.n	8009f0c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	3308      	adds	r3, #8
 8009f44:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f46:	693b      	ldr	r3, [r7, #16]
 8009f48:	e853 3f00 	ldrex	r3, [r3]
 8009f4c:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	f023 0301 	bic.w	r3, r3, #1
 8009f54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	3308      	adds	r3, #8
 8009f5c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009f5e:	61fa      	str	r2, [r7, #28]
 8009f60:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f62:	69b9      	ldr	r1, [r7, #24]
 8009f64:	69fa      	ldr	r2, [r7, #28]
 8009f66:	e841 2300 	strex	r3, r2, [r1]
 8009f6a:	617b      	str	r3, [r7, #20]
   return(result);
 8009f6c:	697b      	ldr	r3, [r7, #20]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d1e5      	bne.n	8009f3e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	2220      	movs	r2, #32
 8009f76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009f82:	2303      	movs	r3, #3
 8009f84:	e012      	b.n	8009fac <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	2220      	movs	r2, #32
 8009f8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	2220      	movs	r2, #32
 8009f92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2200      	movs	r2, #0
 8009f9a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	2200      	movs	r2, #0
 8009fa6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009faa:	2300      	movs	r3, #0
}
 8009fac:	4618      	mov	r0, r3
 8009fae:	3758      	adds	r7, #88	@ 0x58
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	bd80      	pop	{r7, pc}

08009fb4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b084      	sub	sp, #16
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	60f8      	str	r0, [r7, #12]
 8009fbc:	60b9      	str	r1, [r7, #8]
 8009fbe:	603b      	str	r3, [r7, #0]
 8009fc0:	4613      	mov	r3, r2
 8009fc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009fc4:	e04f      	b.n	800a066 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009fc6:	69bb      	ldr	r3, [r7, #24]
 8009fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fcc:	d04b      	beq.n	800a066 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009fce:	f7f7 ff77 	bl	8001ec0 <HAL_GetTick>
 8009fd2:	4602      	mov	r2, r0
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	1ad3      	subs	r3, r2, r3
 8009fd8:	69ba      	ldr	r2, [r7, #24]
 8009fda:	429a      	cmp	r2, r3
 8009fdc:	d302      	bcc.n	8009fe4 <UART_WaitOnFlagUntilTimeout+0x30>
 8009fde:	69bb      	ldr	r3, [r7, #24]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d101      	bne.n	8009fe8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009fe4:	2303      	movs	r3, #3
 8009fe6:	e04e      	b.n	800a086 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	f003 0304 	and.w	r3, r3, #4
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d037      	beq.n	800a066 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009ff6:	68bb      	ldr	r3, [r7, #8]
 8009ff8:	2b80      	cmp	r3, #128	@ 0x80
 8009ffa:	d034      	beq.n	800a066 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009ffc:	68bb      	ldr	r3, [r7, #8]
 8009ffe:	2b40      	cmp	r3, #64	@ 0x40
 800a000:	d031      	beq.n	800a066 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	69db      	ldr	r3, [r3, #28]
 800a008:	f003 0308 	and.w	r3, r3, #8
 800a00c:	2b08      	cmp	r3, #8
 800a00e:	d110      	bne.n	800a032 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	2208      	movs	r2, #8
 800a016:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a018:	68f8      	ldr	r0, [r7, #12]
 800a01a:	f000 f838 	bl	800a08e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	2208      	movs	r2, #8
 800a022:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	2200      	movs	r2, #0
 800a02a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a02e:	2301      	movs	r3, #1
 800a030:	e029      	b.n	800a086 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	69db      	ldr	r3, [r3, #28]
 800a038:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a03c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a040:	d111      	bne.n	800a066 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a04a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a04c:	68f8      	ldr	r0, [r7, #12]
 800a04e:	f000 f81e 	bl	800a08e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	2220      	movs	r2, #32
 800a056:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	2200      	movs	r2, #0
 800a05e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a062:	2303      	movs	r3, #3
 800a064:	e00f      	b.n	800a086 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	69da      	ldr	r2, [r3, #28]
 800a06c:	68bb      	ldr	r3, [r7, #8]
 800a06e:	4013      	ands	r3, r2
 800a070:	68ba      	ldr	r2, [r7, #8]
 800a072:	429a      	cmp	r2, r3
 800a074:	bf0c      	ite	eq
 800a076:	2301      	moveq	r3, #1
 800a078:	2300      	movne	r3, #0
 800a07a:	b2db      	uxtb	r3, r3
 800a07c:	461a      	mov	r2, r3
 800a07e:	79fb      	ldrb	r3, [r7, #7]
 800a080:	429a      	cmp	r2, r3
 800a082:	d0a0      	beq.n	8009fc6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a084:	2300      	movs	r3, #0
}
 800a086:	4618      	mov	r0, r3
 800a088:	3710      	adds	r7, #16
 800a08a:	46bd      	mov	sp, r7
 800a08c:	bd80      	pop	{r7, pc}

0800a08e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a08e:	b480      	push	{r7}
 800a090:	b095      	sub	sp, #84	@ 0x54
 800a092:	af00      	add	r7, sp, #0
 800a094:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a09c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a09e:	e853 3f00 	ldrex	r3, [r3]
 800a0a2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a0a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a0aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	461a      	mov	r2, r3
 800a0b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a0b4:	643b      	str	r3, [r7, #64]	@ 0x40
 800a0b6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0b8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a0ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a0bc:	e841 2300 	strex	r3, r2, [r1]
 800a0c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a0c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d1e6      	bne.n	800a096 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	3308      	adds	r3, #8
 800a0ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0d0:	6a3b      	ldr	r3, [r7, #32]
 800a0d2:	e853 3f00 	ldrex	r3, [r3]
 800a0d6:	61fb      	str	r3, [r7, #28]
   return(result);
 800a0d8:	69fb      	ldr	r3, [r7, #28]
 800a0da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a0de:	f023 0301 	bic.w	r3, r3, #1
 800a0e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	3308      	adds	r3, #8
 800a0ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a0ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a0ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a0f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a0f4:	e841 2300 	strex	r3, r2, [r1]
 800a0f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a0fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d1e3      	bne.n	800a0c8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a104:	2b01      	cmp	r3, #1
 800a106:	d118      	bne.n	800a13a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	e853 3f00 	ldrex	r3, [r3]
 800a114:	60bb      	str	r3, [r7, #8]
   return(result);
 800a116:	68bb      	ldr	r3, [r7, #8]
 800a118:	f023 0310 	bic.w	r3, r3, #16
 800a11c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	461a      	mov	r2, r3
 800a124:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a126:	61bb      	str	r3, [r7, #24]
 800a128:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a12a:	6979      	ldr	r1, [r7, #20]
 800a12c:	69ba      	ldr	r2, [r7, #24]
 800a12e:	e841 2300 	strex	r3, r2, [r1]
 800a132:	613b      	str	r3, [r7, #16]
   return(result);
 800a134:	693b      	ldr	r3, [r7, #16]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d1e6      	bne.n	800a108 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	2220      	movs	r2, #32
 800a13e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	2200      	movs	r2, #0
 800a146:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	2200      	movs	r2, #0
 800a14c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a14e:	bf00      	nop
 800a150:	3754      	adds	r7, #84	@ 0x54
 800a152:	46bd      	mov	sp, r7
 800a154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a158:	4770      	bx	lr

0800a15a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a15a:	b580      	push	{r7, lr}
 800a15c:	b084      	sub	sp, #16
 800a15e:	af00      	add	r7, sp, #0
 800a160:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a166:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	2200      	movs	r2, #0
 800a16c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a170:	68f8      	ldr	r0, [r7, #12]
 800a172:	f7ff fac1 	bl	80096f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a176:	bf00      	nop
 800a178:	3710      	adds	r7, #16
 800a17a:	46bd      	mov	sp, r7
 800a17c:	bd80      	pop	{r7, pc}

0800a17e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a17e:	b580      	push	{r7, lr}
 800a180:	b088      	sub	sp, #32
 800a182:	af00      	add	r7, sp, #0
 800a184:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	e853 3f00 	ldrex	r3, [r3]
 800a192:	60bb      	str	r3, [r7, #8]
   return(result);
 800a194:	68bb      	ldr	r3, [r7, #8]
 800a196:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a19a:	61fb      	str	r3, [r7, #28]
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	461a      	mov	r2, r3
 800a1a2:	69fb      	ldr	r3, [r7, #28]
 800a1a4:	61bb      	str	r3, [r7, #24]
 800a1a6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1a8:	6979      	ldr	r1, [r7, #20]
 800a1aa:	69ba      	ldr	r2, [r7, #24]
 800a1ac:	e841 2300 	strex	r3, r2, [r1]
 800a1b0:	613b      	str	r3, [r7, #16]
   return(result);
 800a1b2:	693b      	ldr	r3, [r7, #16]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d1e6      	bne.n	800a186 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2220      	movs	r2, #32
 800a1bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a1c6:	6878      	ldr	r0, [r7, #4]
 800a1c8:	f7ff fa8c 	bl	80096e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a1cc:	bf00      	nop
 800a1ce:	3720      	adds	r7, #32
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	bd80      	pop	{r7, pc}

0800a1d4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a1d4:	b480      	push	{r7}
 800a1d6:	b083      	sub	sp, #12
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a1dc:	bf00      	nop
 800a1de:	370c      	adds	r7, #12
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e6:	4770      	bx	lr

0800a1e8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a1e8:	b480      	push	{r7}
 800a1ea:	b083      	sub	sp, #12
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a1f0:	bf00      	nop
 800a1f2:	370c      	adds	r7, #12
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fa:	4770      	bx	lr

0800a1fc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a1fc:	b480      	push	{r7}
 800a1fe:	b083      	sub	sp, #12
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a204:	bf00      	nop
 800a206:	370c      	adds	r7, #12
 800a208:	46bd      	mov	sp, r7
 800a20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20e:	4770      	bx	lr

0800a210 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a210:	b480      	push	{r7}
 800a212:	b085      	sub	sp, #20
 800a214:	af00      	add	r7, sp, #0
 800a216:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a21e:	2b01      	cmp	r3, #1
 800a220:	d101      	bne.n	800a226 <HAL_UARTEx_DisableFifoMode+0x16>
 800a222:	2302      	movs	r3, #2
 800a224:	e027      	b.n	800a276 <HAL_UARTEx_DisableFifoMode+0x66>
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	2201      	movs	r2, #1
 800a22a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	2224      	movs	r2, #36	@ 0x24
 800a232:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	681a      	ldr	r2, [r3, #0]
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	f022 0201 	bic.w	r2, r2, #1
 800a24c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a254:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2200      	movs	r2, #0
 800a25a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	68fa      	ldr	r2, [r7, #12]
 800a262:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2220      	movs	r2, #32
 800a268:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	2200      	movs	r2, #0
 800a270:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a274:	2300      	movs	r3, #0
}
 800a276:	4618      	mov	r0, r3
 800a278:	3714      	adds	r7, #20
 800a27a:	46bd      	mov	sp, r7
 800a27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a280:	4770      	bx	lr

0800a282 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a282:	b580      	push	{r7, lr}
 800a284:	b084      	sub	sp, #16
 800a286:	af00      	add	r7, sp, #0
 800a288:	6078      	str	r0, [r7, #4]
 800a28a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a292:	2b01      	cmp	r3, #1
 800a294:	d101      	bne.n	800a29a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a296:	2302      	movs	r3, #2
 800a298:	e02d      	b.n	800a2f6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2201      	movs	r2, #1
 800a29e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2224      	movs	r2, #36	@ 0x24
 800a2a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	681a      	ldr	r2, [r3, #0]
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	f022 0201 	bic.w	r2, r2, #1
 800a2c0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	689b      	ldr	r3, [r3, #8]
 800a2c8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	683a      	ldr	r2, [r7, #0]
 800a2d2:	430a      	orrs	r2, r1
 800a2d4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a2d6:	6878      	ldr	r0, [r7, #4]
 800a2d8:	f000 f850 	bl	800a37c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	68fa      	ldr	r2, [r7, #12]
 800a2e2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2220      	movs	r2, #32
 800a2e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a2f4:	2300      	movs	r3, #0
}
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	3710      	adds	r7, #16
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bd80      	pop	{r7, pc}

0800a2fe <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a2fe:	b580      	push	{r7, lr}
 800a300:	b084      	sub	sp, #16
 800a302:	af00      	add	r7, sp, #0
 800a304:	6078      	str	r0, [r7, #4]
 800a306:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a30e:	2b01      	cmp	r3, #1
 800a310:	d101      	bne.n	800a316 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a312:	2302      	movs	r3, #2
 800a314:	e02d      	b.n	800a372 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	2201      	movs	r2, #1
 800a31a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	2224      	movs	r2, #36	@ 0x24
 800a322:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	681a      	ldr	r2, [r3, #0]
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	f022 0201 	bic.w	r2, r2, #1
 800a33c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	689b      	ldr	r3, [r3, #8]
 800a344:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	683a      	ldr	r2, [r7, #0]
 800a34e:	430a      	orrs	r2, r1
 800a350:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a352:	6878      	ldr	r0, [r7, #4]
 800a354:	f000 f812 	bl	800a37c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	68fa      	ldr	r2, [r7, #12]
 800a35e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2220      	movs	r2, #32
 800a364:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2200      	movs	r2, #0
 800a36c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a370:	2300      	movs	r3, #0
}
 800a372:	4618      	mov	r0, r3
 800a374:	3710      	adds	r7, #16
 800a376:	46bd      	mov	sp, r7
 800a378:	bd80      	pop	{r7, pc}
	...

0800a37c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a37c:	b480      	push	{r7}
 800a37e:	b085      	sub	sp, #20
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d108      	bne.n	800a39e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	2201      	movs	r2, #1
 800a390:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2201      	movs	r2, #1
 800a398:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a39c:	e031      	b.n	800a402 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a39e:	2308      	movs	r3, #8
 800a3a0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a3a2:	2308      	movs	r3, #8
 800a3a4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	689b      	ldr	r3, [r3, #8]
 800a3ac:	0e5b      	lsrs	r3, r3, #25
 800a3ae:	b2db      	uxtb	r3, r3
 800a3b0:	f003 0307 	and.w	r3, r3, #7
 800a3b4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	689b      	ldr	r3, [r3, #8]
 800a3bc:	0f5b      	lsrs	r3, r3, #29
 800a3be:	b2db      	uxtb	r3, r3
 800a3c0:	f003 0307 	and.w	r3, r3, #7
 800a3c4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a3c6:	7bbb      	ldrb	r3, [r7, #14]
 800a3c8:	7b3a      	ldrb	r2, [r7, #12]
 800a3ca:	4911      	ldr	r1, [pc, #68]	@ (800a410 <UARTEx_SetNbDataToProcess+0x94>)
 800a3cc:	5c8a      	ldrb	r2, [r1, r2]
 800a3ce:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a3d2:	7b3a      	ldrb	r2, [r7, #12]
 800a3d4:	490f      	ldr	r1, [pc, #60]	@ (800a414 <UARTEx_SetNbDataToProcess+0x98>)
 800a3d6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a3d8:	fb93 f3f2 	sdiv	r3, r3, r2
 800a3dc:	b29a      	uxth	r2, r3
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a3e4:	7bfb      	ldrb	r3, [r7, #15]
 800a3e6:	7b7a      	ldrb	r2, [r7, #13]
 800a3e8:	4909      	ldr	r1, [pc, #36]	@ (800a410 <UARTEx_SetNbDataToProcess+0x94>)
 800a3ea:	5c8a      	ldrb	r2, [r1, r2]
 800a3ec:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a3f0:	7b7a      	ldrb	r2, [r7, #13]
 800a3f2:	4908      	ldr	r1, [pc, #32]	@ (800a414 <UARTEx_SetNbDataToProcess+0x98>)
 800a3f4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a3f6:	fb93 f3f2 	sdiv	r3, r3, r2
 800a3fa:	b29a      	uxth	r2, r3
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a402:	bf00      	nop
 800a404:	3714      	adds	r7, #20
 800a406:	46bd      	mov	sp, r7
 800a408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40c:	4770      	bx	lr
 800a40e:	bf00      	nop
 800a410:	0800dfc8 	.word	0x0800dfc8
 800a414:	0800dfd0 	.word	0x0800dfd0

0800a418 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800a418:	b480      	push	{r7}
 800a41a:	b085      	sub	sp, #20
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a420:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800a424:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a42c:	b29a      	uxth	r2, r3
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	b29b      	uxth	r3, r3
 800a432:	43db      	mvns	r3, r3
 800a434:	b29b      	uxth	r3, r3
 800a436:	4013      	ands	r3, r2
 800a438:	b29a      	uxth	r2, r3
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a440:	2300      	movs	r3, #0
}
 800a442:	4618      	mov	r0, r3
 800a444:	3714      	adds	r7, #20
 800a446:	46bd      	mov	sp, r7
 800a448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44c:	4770      	bx	lr

0800a44e <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800a44e:	b480      	push	{r7}
 800a450:	b085      	sub	sp, #20
 800a452:	af00      	add	r7, sp, #0
 800a454:	60f8      	str	r0, [r7, #12]
 800a456:	1d3b      	adds	r3, r7, #4
 800a458:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	2201      	movs	r2, #1
 800a460:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	2200      	movs	r2, #0
 800a468:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	2200      	movs	r2, #0
 800a470:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	2200      	movs	r2, #0
 800a478:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800a47c:	2300      	movs	r3, #0
}
 800a47e:	4618      	mov	r0, r3
 800a480:	3714      	adds	r7, #20
 800a482:	46bd      	mov	sp, r7
 800a484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a488:	4770      	bx	lr

0800a48a <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a48a:	b580      	push	{r7, lr}
 800a48c:	b0ac      	sub	sp, #176	@ 0xb0
 800a48e:	af00      	add	r7, sp, #0
 800a490:	6078      	str	r0, [r7, #4]
 800a492:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	785b      	ldrb	r3, [r3, #1]
 800a498:	2b01      	cmp	r3, #1
 800a49a:	f040 84ca 	bne.w	800ae32 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800a49e:	683b      	ldr	r3, [r7, #0]
 800a4a0:	699a      	ldr	r2, [r3, #24]
 800a4a2:	683b      	ldr	r3, [r7, #0]
 800a4a4:	691b      	ldr	r3, [r3, #16]
 800a4a6:	429a      	cmp	r2, r3
 800a4a8:	d904      	bls.n	800a4b4 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800a4aa:	683b      	ldr	r3, [r7, #0]
 800a4ac:	691b      	ldr	r3, [r3, #16]
 800a4ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a4b2:	e003      	b.n	800a4bc <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	699b      	ldr	r3, [r3, #24]
 800a4b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800a4bc:	683b      	ldr	r3, [r7, #0]
 800a4be:	7b1b      	ldrb	r3, [r3, #12]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d122      	bne.n	800a50a <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	6959      	ldr	r1, [r3, #20]
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	88da      	ldrh	r2, [r3, #6]
 800a4cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a4d0:	b29b      	uxth	r3, r3
 800a4d2:	6878      	ldr	r0, [r7, #4]
 800a4d4:	f000 fdac 	bl	800b030 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	613b      	str	r3, [r7, #16]
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a4e2:	b29b      	uxth	r3, r3
 800a4e4:	461a      	mov	r2, r3
 800a4e6:	693b      	ldr	r3, [r7, #16]
 800a4e8:	4413      	add	r3, r2
 800a4ea:	613b      	str	r3, [r7, #16]
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	781b      	ldrb	r3, [r3, #0]
 800a4f0:	00da      	lsls	r2, r3, #3
 800a4f2:	693b      	ldr	r3, [r7, #16]
 800a4f4:	4413      	add	r3, r2
 800a4f6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a4fa:	60fb      	str	r3, [r7, #12]
 800a4fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a500:	b29a      	uxth	r2, r3
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	801a      	strh	r2, [r3, #0]
 800a506:	f000 bc6f 	b.w	800ade8 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800a50a:	683b      	ldr	r3, [r7, #0]
 800a50c:	78db      	ldrb	r3, [r3, #3]
 800a50e:	2b02      	cmp	r3, #2
 800a510:	f040 831e 	bne.w	800ab50 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	6a1a      	ldr	r2, [r3, #32]
 800a518:	683b      	ldr	r3, [r7, #0]
 800a51a:	691b      	ldr	r3, [r3, #16]
 800a51c:	429a      	cmp	r2, r3
 800a51e:	f240 82cf 	bls.w	800aac0 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800a522:	687a      	ldr	r2, [r7, #4]
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	781b      	ldrb	r3, [r3, #0]
 800a528:	009b      	lsls	r3, r3, #2
 800a52a:	4413      	add	r3, r2
 800a52c:	881b      	ldrh	r3, [r3, #0]
 800a52e:	b29b      	uxth	r3, r3
 800a530:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a534:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a538:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800a53c:	687a      	ldr	r2, [r7, #4]
 800a53e:	683b      	ldr	r3, [r7, #0]
 800a540:	781b      	ldrb	r3, [r3, #0]
 800a542:	009b      	lsls	r3, r3, #2
 800a544:	441a      	add	r2, r3
 800a546:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800a54a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a54e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a552:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800a556:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a55a:	b29b      	uxth	r3, r3
 800a55c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800a55e:	683b      	ldr	r3, [r7, #0]
 800a560:	6a1a      	ldr	r2, [r3, #32]
 800a562:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a566:	1ad2      	subs	r2, r2, r3
 800a568:	683b      	ldr	r3, [r7, #0]
 800a56a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a56c:	687a      	ldr	r2, [r7, #4]
 800a56e:	683b      	ldr	r3, [r7, #0]
 800a570:	781b      	ldrb	r3, [r3, #0]
 800a572:	009b      	lsls	r3, r3, #2
 800a574:	4413      	add	r3, r2
 800a576:	881b      	ldrh	r3, [r3, #0]
 800a578:	b29b      	uxth	r3, r3
 800a57a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a57e:	2b00      	cmp	r3, #0
 800a580:	f000 814f 	beq.w	800a822 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	633b      	str	r3, [r7, #48]	@ 0x30
 800a588:	683b      	ldr	r3, [r7, #0]
 800a58a:	785b      	ldrb	r3, [r3, #1]
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d16b      	bne.n	800a668 <USB_EPStartXfer+0x1de>
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a59a:	b29b      	uxth	r3, r3
 800a59c:	461a      	mov	r2, r3
 800a59e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5a0:	4413      	add	r3, r2
 800a5a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a5a4:	683b      	ldr	r3, [r7, #0]
 800a5a6:	781b      	ldrb	r3, [r3, #0]
 800a5a8:	00da      	lsls	r2, r3, #3
 800a5aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5ac:	4413      	add	r3, r2
 800a5ae:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a5b2:	627b      	str	r3, [r7, #36]	@ 0x24
 800a5b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5b6:	881b      	ldrh	r3, [r3, #0]
 800a5b8:	b29b      	uxth	r3, r3
 800a5ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a5be:	b29a      	uxth	r2, r3
 800a5c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5c2:	801a      	strh	r2, [r3, #0]
 800a5c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d10a      	bne.n	800a5e2 <USB_EPStartXfer+0x158>
 800a5cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5ce:	881b      	ldrh	r3, [r3, #0]
 800a5d0:	b29b      	uxth	r3, r3
 800a5d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a5d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a5da:	b29a      	uxth	r2, r3
 800a5dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5de:	801a      	strh	r2, [r3, #0]
 800a5e0:	e05b      	b.n	800a69a <USB_EPStartXfer+0x210>
 800a5e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a5e6:	2b3e      	cmp	r3, #62	@ 0x3e
 800a5e8:	d81c      	bhi.n	800a624 <USB_EPStartXfer+0x19a>
 800a5ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a5ee:	085b      	lsrs	r3, r3, #1
 800a5f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a5f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a5f8:	f003 0301 	and.w	r3, r3, #1
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d004      	beq.n	800a60a <USB_EPStartXfer+0x180>
 800a600:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a604:	3301      	adds	r3, #1
 800a606:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a60a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a60c:	881b      	ldrh	r3, [r3, #0]
 800a60e:	b29a      	uxth	r2, r3
 800a610:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a614:	b29b      	uxth	r3, r3
 800a616:	029b      	lsls	r3, r3, #10
 800a618:	b29b      	uxth	r3, r3
 800a61a:	4313      	orrs	r3, r2
 800a61c:	b29a      	uxth	r2, r3
 800a61e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a620:	801a      	strh	r2, [r3, #0]
 800a622:	e03a      	b.n	800a69a <USB_EPStartXfer+0x210>
 800a624:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a628:	095b      	lsrs	r3, r3, #5
 800a62a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a62e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a632:	f003 031f 	and.w	r3, r3, #31
 800a636:	2b00      	cmp	r3, #0
 800a638:	d104      	bne.n	800a644 <USB_EPStartXfer+0x1ba>
 800a63a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a63e:	3b01      	subs	r3, #1
 800a640:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a646:	881b      	ldrh	r3, [r3, #0]
 800a648:	b29a      	uxth	r2, r3
 800a64a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a64e:	b29b      	uxth	r3, r3
 800a650:	029b      	lsls	r3, r3, #10
 800a652:	b29b      	uxth	r3, r3
 800a654:	4313      	orrs	r3, r2
 800a656:	b29b      	uxth	r3, r3
 800a658:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a65c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a660:	b29a      	uxth	r2, r3
 800a662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a664:	801a      	strh	r2, [r3, #0]
 800a666:	e018      	b.n	800a69a <USB_EPStartXfer+0x210>
 800a668:	683b      	ldr	r3, [r7, #0]
 800a66a:	785b      	ldrb	r3, [r3, #1]
 800a66c:	2b01      	cmp	r3, #1
 800a66e:	d114      	bne.n	800a69a <USB_EPStartXfer+0x210>
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a676:	b29b      	uxth	r3, r3
 800a678:	461a      	mov	r2, r3
 800a67a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a67c:	4413      	add	r3, r2
 800a67e:	633b      	str	r3, [r7, #48]	@ 0x30
 800a680:	683b      	ldr	r3, [r7, #0]
 800a682:	781b      	ldrb	r3, [r3, #0]
 800a684:	00da      	lsls	r2, r3, #3
 800a686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a688:	4413      	add	r3, r2
 800a68a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a68e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a690:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a694:	b29a      	uxth	r2, r3
 800a696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a698:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a69a:	683b      	ldr	r3, [r7, #0]
 800a69c:	895b      	ldrh	r3, [r3, #10]
 800a69e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	6959      	ldr	r1, [r3, #20]
 800a6a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a6aa:	b29b      	uxth	r3, r3
 800a6ac:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a6b0:	6878      	ldr	r0, [r7, #4]
 800a6b2:	f000 fcbd 	bl	800b030 <USB_WritePMA>
            ep->xfer_buff += len;
 800a6b6:	683b      	ldr	r3, [r7, #0]
 800a6b8:	695a      	ldr	r2, [r3, #20]
 800a6ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a6be:	441a      	add	r2, r3
 800a6c0:	683b      	ldr	r3, [r7, #0]
 800a6c2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800a6c4:	683b      	ldr	r3, [r7, #0]
 800a6c6:	6a1a      	ldr	r2, [r3, #32]
 800a6c8:	683b      	ldr	r3, [r7, #0]
 800a6ca:	691b      	ldr	r3, [r3, #16]
 800a6cc:	429a      	cmp	r2, r3
 800a6ce:	d907      	bls.n	800a6e0 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	6a1a      	ldr	r2, [r3, #32]
 800a6d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a6d8:	1ad2      	subs	r2, r2, r3
 800a6da:	683b      	ldr	r3, [r7, #0]
 800a6dc:	621a      	str	r2, [r3, #32]
 800a6de:	e006      	b.n	800a6ee <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800a6e0:	683b      	ldr	r3, [r7, #0]
 800a6e2:	6a1b      	ldr	r3, [r3, #32]
 800a6e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800a6e8:	683b      	ldr	r3, [r7, #0]
 800a6ea:	2200      	movs	r2, #0
 800a6ec:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a6ee:	683b      	ldr	r3, [r7, #0]
 800a6f0:	785b      	ldrb	r3, [r3, #1]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d16b      	bne.n	800a7ce <USB_EPStartXfer+0x344>
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	61bb      	str	r3, [r7, #24]
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a700:	b29b      	uxth	r3, r3
 800a702:	461a      	mov	r2, r3
 800a704:	69bb      	ldr	r3, [r7, #24]
 800a706:	4413      	add	r3, r2
 800a708:	61bb      	str	r3, [r7, #24]
 800a70a:	683b      	ldr	r3, [r7, #0]
 800a70c:	781b      	ldrb	r3, [r3, #0]
 800a70e:	00da      	lsls	r2, r3, #3
 800a710:	69bb      	ldr	r3, [r7, #24]
 800a712:	4413      	add	r3, r2
 800a714:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a718:	617b      	str	r3, [r7, #20]
 800a71a:	697b      	ldr	r3, [r7, #20]
 800a71c:	881b      	ldrh	r3, [r3, #0]
 800a71e:	b29b      	uxth	r3, r3
 800a720:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a724:	b29a      	uxth	r2, r3
 800a726:	697b      	ldr	r3, [r7, #20]
 800a728:	801a      	strh	r2, [r3, #0]
 800a72a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d10a      	bne.n	800a748 <USB_EPStartXfer+0x2be>
 800a732:	697b      	ldr	r3, [r7, #20]
 800a734:	881b      	ldrh	r3, [r3, #0]
 800a736:	b29b      	uxth	r3, r3
 800a738:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a73c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a740:	b29a      	uxth	r2, r3
 800a742:	697b      	ldr	r3, [r7, #20]
 800a744:	801a      	strh	r2, [r3, #0]
 800a746:	e05d      	b.n	800a804 <USB_EPStartXfer+0x37a>
 800a748:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a74c:	2b3e      	cmp	r3, #62	@ 0x3e
 800a74e:	d81c      	bhi.n	800a78a <USB_EPStartXfer+0x300>
 800a750:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a754:	085b      	lsrs	r3, r3, #1
 800a756:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a75a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a75e:	f003 0301 	and.w	r3, r3, #1
 800a762:	2b00      	cmp	r3, #0
 800a764:	d004      	beq.n	800a770 <USB_EPStartXfer+0x2e6>
 800a766:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a76a:	3301      	adds	r3, #1
 800a76c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a770:	697b      	ldr	r3, [r7, #20]
 800a772:	881b      	ldrh	r3, [r3, #0]
 800a774:	b29a      	uxth	r2, r3
 800a776:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a77a:	b29b      	uxth	r3, r3
 800a77c:	029b      	lsls	r3, r3, #10
 800a77e:	b29b      	uxth	r3, r3
 800a780:	4313      	orrs	r3, r2
 800a782:	b29a      	uxth	r2, r3
 800a784:	697b      	ldr	r3, [r7, #20]
 800a786:	801a      	strh	r2, [r3, #0]
 800a788:	e03c      	b.n	800a804 <USB_EPStartXfer+0x37a>
 800a78a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a78e:	095b      	lsrs	r3, r3, #5
 800a790:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a794:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a798:	f003 031f 	and.w	r3, r3, #31
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d104      	bne.n	800a7aa <USB_EPStartXfer+0x320>
 800a7a0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a7a4:	3b01      	subs	r3, #1
 800a7a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a7aa:	697b      	ldr	r3, [r7, #20]
 800a7ac:	881b      	ldrh	r3, [r3, #0]
 800a7ae:	b29a      	uxth	r2, r3
 800a7b0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a7b4:	b29b      	uxth	r3, r3
 800a7b6:	029b      	lsls	r3, r3, #10
 800a7b8:	b29b      	uxth	r3, r3
 800a7ba:	4313      	orrs	r3, r2
 800a7bc:	b29b      	uxth	r3, r3
 800a7be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a7c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a7c6:	b29a      	uxth	r2, r3
 800a7c8:	697b      	ldr	r3, [r7, #20]
 800a7ca:	801a      	strh	r2, [r3, #0]
 800a7cc:	e01a      	b.n	800a804 <USB_EPStartXfer+0x37a>
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	785b      	ldrb	r3, [r3, #1]
 800a7d2:	2b01      	cmp	r3, #1
 800a7d4:	d116      	bne.n	800a804 <USB_EPStartXfer+0x37a>
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	623b      	str	r3, [r7, #32]
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a7e0:	b29b      	uxth	r3, r3
 800a7e2:	461a      	mov	r2, r3
 800a7e4:	6a3b      	ldr	r3, [r7, #32]
 800a7e6:	4413      	add	r3, r2
 800a7e8:	623b      	str	r3, [r7, #32]
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	781b      	ldrb	r3, [r3, #0]
 800a7ee:	00da      	lsls	r2, r3, #3
 800a7f0:	6a3b      	ldr	r3, [r7, #32]
 800a7f2:	4413      	add	r3, r2
 800a7f4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a7f8:	61fb      	str	r3, [r7, #28]
 800a7fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a7fe:	b29a      	uxth	r2, r3
 800a800:	69fb      	ldr	r3, [r7, #28]
 800a802:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800a804:	683b      	ldr	r3, [r7, #0]
 800a806:	891b      	ldrh	r3, [r3, #8]
 800a808:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a80c:	683b      	ldr	r3, [r7, #0]
 800a80e:	6959      	ldr	r1, [r3, #20]
 800a810:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a814:	b29b      	uxth	r3, r3
 800a816:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a81a:	6878      	ldr	r0, [r7, #4]
 800a81c:	f000 fc08 	bl	800b030 <USB_WritePMA>
 800a820:	e2e2      	b.n	800ade8 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a822:	683b      	ldr	r3, [r7, #0]
 800a824:	785b      	ldrb	r3, [r3, #1]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d16b      	bne.n	800a902 <USB_EPStartXfer+0x478>
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a834:	b29b      	uxth	r3, r3
 800a836:	461a      	mov	r2, r3
 800a838:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a83a:	4413      	add	r3, r2
 800a83c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a83e:	683b      	ldr	r3, [r7, #0]
 800a840:	781b      	ldrb	r3, [r3, #0]
 800a842:	00da      	lsls	r2, r3, #3
 800a844:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a846:	4413      	add	r3, r2
 800a848:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a84c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a84e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a850:	881b      	ldrh	r3, [r3, #0]
 800a852:	b29b      	uxth	r3, r3
 800a854:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a858:	b29a      	uxth	r2, r3
 800a85a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a85c:	801a      	strh	r2, [r3, #0]
 800a85e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a862:	2b00      	cmp	r3, #0
 800a864:	d10a      	bne.n	800a87c <USB_EPStartXfer+0x3f2>
 800a866:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a868:	881b      	ldrh	r3, [r3, #0]
 800a86a:	b29b      	uxth	r3, r3
 800a86c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a870:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a874:	b29a      	uxth	r2, r3
 800a876:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a878:	801a      	strh	r2, [r3, #0]
 800a87a:	e05d      	b.n	800a938 <USB_EPStartXfer+0x4ae>
 800a87c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a880:	2b3e      	cmp	r3, #62	@ 0x3e
 800a882:	d81c      	bhi.n	800a8be <USB_EPStartXfer+0x434>
 800a884:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a888:	085b      	lsrs	r3, r3, #1
 800a88a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a88e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a892:	f003 0301 	and.w	r3, r3, #1
 800a896:	2b00      	cmp	r3, #0
 800a898:	d004      	beq.n	800a8a4 <USB_EPStartXfer+0x41a>
 800a89a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a89e:	3301      	adds	r3, #1
 800a8a0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a8a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8a6:	881b      	ldrh	r3, [r3, #0]
 800a8a8:	b29a      	uxth	r2, r3
 800a8aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a8ae:	b29b      	uxth	r3, r3
 800a8b0:	029b      	lsls	r3, r3, #10
 800a8b2:	b29b      	uxth	r3, r3
 800a8b4:	4313      	orrs	r3, r2
 800a8b6:	b29a      	uxth	r2, r3
 800a8b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8ba:	801a      	strh	r2, [r3, #0]
 800a8bc:	e03c      	b.n	800a938 <USB_EPStartXfer+0x4ae>
 800a8be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a8c2:	095b      	lsrs	r3, r3, #5
 800a8c4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a8c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a8cc:	f003 031f 	and.w	r3, r3, #31
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d104      	bne.n	800a8de <USB_EPStartXfer+0x454>
 800a8d4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a8d8:	3b01      	subs	r3, #1
 800a8da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a8de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8e0:	881b      	ldrh	r3, [r3, #0]
 800a8e2:	b29a      	uxth	r2, r3
 800a8e4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a8e8:	b29b      	uxth	r3, r3
 800a8ea:	029b      	lsls	r3, r3, #10
 800a8ec:	b29b      	uxth	r3, r3
 800a8ee:	4313      	orrs	r3, r2
 800a8f0:	b29b      	uxth	r3, r3
 800a8f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a8f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a8fa:	b29a      	uxth	r2, r3
 800a8fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8fe:	801a      	strh	r2, [r3, #0]
 800a900:	e01a      	b.n	800a938 <USB_EPStartXfer+0x4ae>
 800a902:	683b      	ldr	r3, [r7, #0]
 800a904:	785b      	ldrb	r3, [r3, #1]
 800a906:	2b01      	cmp	r3, #1
 800a908:	d116      	bne.n	800a938 <USB_EPStartXfer+0x4ae>
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	653b      	str	r3, [r7, #80]	@ 0x50
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a914:	b29b      	uxth	r3, r3
 800a916:	461a      	mov	r2, r3
 800a918:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a91a:	4413      	add	r3, r2
 800a91c:	653b      	str	r3, [r7, #80]	@ 0x50
 800a91e:	683b      	ldr	r3, [r7, #0]
 800a920:	781b      	ldrb	r3, [r3, #0]
 800a922:	00da      	lsls	r2, r3, #3
 800a924:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a926:	4413      	add	r3, r2
 800a928:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a92c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a92e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a932:	b29a      	uxth	r2, r3
 800a934:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a936:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800a938:	683b      	ldr	r3, [r7, #0]
 800a93a:	891b      	ldrh	r3, [r3, #8]
 800a93c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a940:	683b      	ldr	r3, [r7, #0]
 800a942:	6959      	ldr	r1, [r3, #20]
 800a944:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a948:	b29b      	uxth	r3, r3
 800a94a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a94e:	6878      	ldr	r0, [r7, #4]
 800a950:	f000 fb6e 	bl	800b030 <USB_WritePMA>
            ep->xfer_buff += len;
 800a954:	683b      	ldr	r3, [r7, #0]
 800a956:	695a      	ldr	r2, [r3, #20]
 800a958:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a95c:	441a      	add	r2, r3
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	6a1a      	ldr	r2, [r3, #32]
 800a966:	683b      	ldr	r3, [r7, #0]
 800a968:	691b      	ldr	r3, [r3, #16]
 800a96a:	429a      	cmp	r2, r3
 800a96c:	d907      	bls.n	800a97e <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	6a1a      	ldr	r2, [r3, #32]
 800a972:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a976:	1ad2      	subs	r2, r2, r3
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	621a      	str	r2, [r3, #32]
 800a97c:	e006      	b.n	800a98c <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800a97e:	683b      	ldr	r3, [r7, #0]
 800a980:	6a1b      	ldr	r3, [r3, #32]
 800a982:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800a986:	683b      	ldr	r3, [r7, #0]
 800a988:	2200      	movs	r2, #0
 800a98a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	643b      	str	r3, [r7, #64]	@ 0x40
 800a990:	683b      	ldr	r3, [r7, #0]
 800a992:	785b      	ldrb	r3, [r3, #1]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d16b      	bne.n	800aa70 <USB_EPStartXfer+0x5e6>
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a9a2:	b29b      	uxth	r3, r3
 800a9a4:	461a      	mov	r2, r3
 800a9a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9a8:	4413      	add	r3, r2
 800a9aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	781b      	ldrb	r3, [r3, #0]
 800a9b0:	00da      	lsls	r2, r3, #3
 800a9b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9b4:	4413      	add	r3, r2
 800a9b6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a9ba:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9be:	881b      	ldrh	r3, [r3, #0]
 800a9c0:	b29b      	uxth	r3, r3
 800a9c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a9c6:	b29a      	uxth	r2, r3
 800a9c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9ca:	801a      	strh	r2, [r3, #0]
 800a9cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d10a      	bne.n	800a9ea <USB_EPStartXfer+0x560>
 800a9d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9d6:	881b      	ldrh	r3, [r3, #0]
 800a9d8:	b29b      	uxth	r3, r3
 800a9da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a9de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a9e2:	b29a      	uxth	r2, r3
 800a9e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9e6:	801a      	strh	r2, [r3, #0]
 800a9e8:	e05b      	b.n	800aaa2 <USB_EPStartXfer+0x618>
 800a9ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a9ee:	2b3e      	cmp	r3, #62	@ 0x3e
 800a9f0:	d81c      	bhi.n	800aa2c <USB_EPStartXfer+0x5a2>
 800a9f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a9f6:	085b      	lsrs	r3, r3, #1
 800a9f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a9fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aa00:	f003 0301 	and.w	r3, r3, #1
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d004      	beq.n	800aa12 <USB_EPStartXfer+0x588>
 800aa08:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800aa0c:	3301      	adds	r3, #1
 800aa0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800aa12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa14:	881b      	ldrh	r3, [r3, #0]
 800aa16:	b29a      	uxth	r2, r3
 800aa18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800aa1c:	b29b      	uxth	r3, r3
 800aa1e:	029b      	lsls	r3, r3, #10
 800aa20:	b29b      	uxth	r3, r3
 800aa22:	4313      	orrs	r3, r2
 800aa24:	b29a      	uxth	r2, r3
 800aa26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa28:	801a      	strh	r2, [r3, #0]
 800aa2a:	e03a      	b.n	800aaa2 <USB_EPStartXfer+0x618>
 800aa2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aa30:	095b      	lsrs	r3, r3, #5
 800aa32:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800aa36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aa3a:	f003 031f 	and.w	r3, r3, #31
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d104      	bne.n	800aa4c <USB_EPStartXfer+0x5c2>
 800aa42:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800aa46:	3b01      	subs	r3, #1
 800aa48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800aa4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa4e:	881b      	ldrh	r3, [r3, #0]
 800aa50:	b29a      	uxth	r2, r3
 800aa52:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800aa56:	b29b      	uxth	r3, r3
 800aa58:	029b      	lsls	r3, r3, #10
 800aa5a:	b29b      	uxth	r3, r3
 800aa5c:	4313      	orrs	r3, r2
 800aa5e:	b29b      	uxth	r3, r3
 800aa60:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aa64:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aa68:	b29a      	uxth	r2, r3
 800aa6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa6c:	801a      	strh	r2, [r3, #0]
 800aa6e:	e018      	b.n	800aaa2 <USB_EPStartXfer+0x618>
 800aa70:	683b      	ldr	r3, [r7, #0]
 800aa72:	785b      	ldrb	r3, [r3, #1]
 800aa74:	2b01      	cmp	r3, #1
 800aa76:	d114      	bne.n	800aaa2 <USB_EPStartXfer+0x618>
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aa7e:	b29b      	uxth	r3, r3
 800aa80:	461a      	mov	r2, r3
 800aa82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa84:	4413      	add	r3, r2
 800aa86:	643b      	str	r3, [r7, #64]	@ 0x40
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	781b      	ldrb	r3, [r3, #0]
 800aa8c:	00da      	lsls	r2, r3, #3
 800aa8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa90:	4413      	add	r3, r2
 800aa92:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800aa96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aa98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aa9c:	b29a      	uxth	r2, r3
 800aa9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aaa0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800aaa2:	683b      	ldr	r3, [r7, #0]
 800aaa4:	895b      	ldrh	r3, [r3, #10]
 800aaa6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800aaaa:	683b      	ldr	r3, [r7, #0]
 800aaac:	6959      	ldr	r1, [r3, #20]
 800aaae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aab2:	b29b      	uxth	r3, r3
 800aab4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800aab8:	6878      	ldr	r0, [r7, #4]
 800aaba:	f000 fab9 	bl	800b030 <USB_WritePMA>
 800aabe:	e193      	b.n	800ade8 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	6a1b      	ldr	r3, [r3, #32]
 800aac4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800aac8:	687a      	ldr	r2, [r7, #4]
 800aaca:	683b      	ldr	r3, [r7, #0]
 800aacc:	781b      	ldrb	r3, [r3, #0]
 800aace:	009b      	lsls	r3, r3, #2
 800aad0:	4413      	add	r3, r2
 800aad2:	881b      	ldrh	r3, [r3, #0]
 800aad4:	b29b      	uxth	r3, r3
 800aad6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800aada:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aade:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800aae2:	687a      	ldr	r2, [r7, #4]
 800aae4:	683b      	ldr	r3, [r7, #0]
 800aae6:	781b      	ldrb	r3, [r3, #0]
 800aae8:	009b      	lsls	r3, r3, #2
 800aaea:	441a      	add	r2, r3
 800aaec:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800aaf0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aaf4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aaf8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aafc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab00:	b29b      	uxth	r3, r3
 800ab02:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ab0e:	b29b      	uxth	r3, r3
 800ab10:	461a      	mov	r2, r3
 800ab12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ab14:	4413      	add	r3, r2
 800ab16:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ab18:	683b      	ldr	r3, [r7, #0]
 800ab1a:	781b      	ldrb	r3, [r3, #0]
 800ab1c:	00da      	lsls	r2, r3, #3
 800ab1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ab20:	4413      	add	r3, r2
 800ab22:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ab26:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ab28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ab2c:	b29a      	uxth	r2, r3
 800ab2e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ab30:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800ab32:	683b      	ldr	r3, [r7, #0]
 800ab34:	891b      	ldrh	r3, [r3, #8]
 800ab36:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ab3a:	683b      	ldr	r3, [r7, #0]
 800ab3c:	6959      	ldr	r1, [r3, #20]
 800ab3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ab42:	b29b      	uxth	r3, r3
 800ab44:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ab48:	6878      	ldr	r0, [r7, #4]
 800ab4a:	f000 fa71 	bl	800b030 <USB_WritePMA>
 800ab4e:	e14b      	b.n	800ade8 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800ab50:	683b      	ldr	r3, [r7, #0]
 800ab52:	6a1a      	ldr	r2, [r3, #32]
 800ab54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ab58:	1ad2      	subs	r2, r2, r3
 800ab5a:	683b      	ldr	r3, [r7, #0]
 800ab5c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ab5e:	687a      	ldr	r2, [r7, #4]
 800ab60:	683b      	ldr	r3, [r7, #0]
 800ab62:	781b      	ldrb	r3, [r3, #0]
 800ab64:	009b      	lsls	r3, r3, #2
 800ab66:	4413      	add	r3, r2
 800ab68:	881b      	ldrh	r3, [r3, #0]
 800ab6a:	b29b      	uxth	r3, r3
 800ab6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	f000 809a 	beq.w	800acaa <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	673b      	str	r3, [r7, #112]	@ 0x70
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	785b      	ldrb	r3, [r3, #1]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d16b      	bne.n	800ac5a <USB_EPStartXfer+0x7d0>
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ab8c:	b29b      	uxth	r3, r3
 800ab8e:	461a      	mov	r2, r3
 800ab90:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ab92:	4413      	add	r3, r2
 800ab94:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ab96:	683b      	ldr	r3, [r7, #0]
 800ab98:	781b      	ldrb	r3, [r3, #0]
 800ab9a:	00da      	lsls	r2, r3, #3
 800ab9c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ab9e:	4413      	add	r3, r2
 800aba0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800aba4:	667b      	str	r3, [r7, #100]	@ 0x64
 800aba6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aba8:	881b      	ldrh	r3, [r3, #0]
 800abaa:	b29b      	uxth	r3, r3
 800abac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800abb0:	b29a      	uxth	r2, r3
 800abb2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800abb4:	801a      	strh	r2, [r3, #0]
 800abb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d10a      	bne.n	800abd4 <USB_EPStartXfer+0x74a>
 800abbe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800abc0:	881b      	ldrh	r3, [r3, #0]
 800abc2:	b29b      	uxth	r3, r3
 800abc4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800abc8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800abcc:	b29a      	uxth	r2, r3
 800abce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800abd0:	801a      	strh	r2, [r3, #0]
 800abd2:	e05b      	b.n	800ac8c <USB_EPStartXfer+0x802>
 800abd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800abd8:	2b3e      	cmp	r3, #62	@ 0x3e
 800abda:	d81c      	bhi.n	800ac16 <USB_EPStartXfer+0x78c>
 800abdc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800abe0:	085b      	lsrs	r3, r3, #1
 800abe2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800abe6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800abea:	f003 0301 	and.w	r3, r3, #1
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d004      	beq.n	800abfc <USB_EPStartXfer+0x772>
 800abf2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800abf6:	3301      	adds	r3, #1
 800abf8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800abfc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800abfe:	881b      	ldrh	r3, [r3, #0]
 800ac00:	b29a      	uxth	r2, r3
 800ac02:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ac06:	b29b      	uxth	r3, r3
 800ac08:	029b      	lsls	r3, r3, #10
 800ac0a:	b29b      	uxth	r3, r3
 800ac0c:	4313      	orrs	r3, r2
 800ac0e:	b29a      	uxth	r2, r3
 800ac10:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ac12:	801a      	strh	r2, [r3, #0]
 800ac14:	e03a      	b.n	800ac8c <USB_EPStartXfer+0x802>
 800ac16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac1a:	095b      	lsrs	r3, r3, #5
 800ac1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ac20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac24:	f003 031f 	and.w	r3, r3, #31
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d104      	bne.n	800ac36 <USB_EPStartXfer+0x7ac>
 800ac2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ac30:	3b01      	subs	r3, #1
 800ac32:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ac36:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ac38:	881b      	ldrh	r3, [r3, #0]
 800ac3a:	b29a      	uxth	r2, r3
 800ac3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ac40:	b29b      	uxth	r3, r3
 800ac42:	029b      	lsls	r3, r3, #10
 800ac44:	b29b      	uxth	r3, r3
 800ac46:	4313      	orrs	r3, r2
 800ac48:	b29b      	uxth	r3, r3
 800ac4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ac4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ac52:	b29a      	uxth	r2, r3
 800ac54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ac56:	801a      	strh	r2, [r3, #0]
 800ac58:	e018      	b.n	800ac8c <USB_EPStartXfer+0x802>
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	785b      	ldrb	r3, [r3, #1]
 800ac5e:	2b01      	cmp	r3, #1
 800ac60:	d114      	bne.n	800ac8c <USB_EPStartXfer+0x802>
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ac68:	b29b      	uxth	r3, r3
 800ac6a:	461a      	mov	r2, r3
 800ac6c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ac6e:	4413      	add	r3, r2
 800ac70:	673b      	str	r3, [r7, #112]	@ 0x70
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	781b      	ldrb	r3, [r3, #0]
 800ac76:	00da      	lsls	r2, r3, #3
 800ac78:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ac7a:	4413      	add	r3, r2
 800ac7c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ac80:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ac82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac86:	b29a      	uxth	r2, r3
 800ac88:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ac8a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800ac8c:	683b      	ldr	r3, [r7, #0]
 800ac8e:	895b      	ldrh	r3, [r3, #10]
 800ac90:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ac94:	683b      	ldr	r3, [r7, #0]
 800ac96:	6959      	ldr	r1, [r3, #20]
 800ac98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac9c:	b29b      	uxth	r3, r3
 800ac9e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800aca2:	6878      	ldr	r0, [r7, #4]
 800aca4:	f000 f9c4 	bl	800b030 <USB_WritePMA>
 800aca8:	e09e      	b.n	800ade8 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800acaa:	683b      	ldr	r3, [r7, #0]
 800acac:	785b      	ldrb	r3, [r3, #1]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d16b      	bne.n	800ad8a <USB_EPStartXfer+0x900>
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800acbc:	b29b      	uxth	r3, r3
 800acbe:	461a      	mov	r2, r3
 800acc0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800acc2:	4413      	add	r3, r2
 800acc4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	781b      	ldrb	r3, [r3, #0]
 800acca:	00da      	lsls	r2, r3, #3
 800accc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800acce:	4413      	add	r3, r2
 800acd0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800acd4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800acd6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800acd8:	881b      	ldrh	r3, [r3, #0]
 800acda:	b29b      	uxth	r3, r3
 800acdc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ace0:	b29a      	uxth	r2, r3
 800ace2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ace4:	801a      	strh	r2, [r3, #0]
 800ace6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800acea:	2b00      	cmp	r3, #0
 800acec:	d10a      	bne.n	800ad04 <USB_EPStartXfer+0x87a>
 800acee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800acf0:	881b      	ldrh	r3, [r3, #0]
 800acf2:	b29b      	uxth	r3, r3
 800acf4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800acf8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800acfc:	b29a      	uxth	r2, r3
 800acfe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ad00:	801a      	strh	r2, [r3, #0]
 800ad02:	e063      	b.n	800adcc <USB_EPStartXfer+0x942>
 800ad04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad08:	2b3e      	cmp	r3, #62	@ 0x3e
 800ad0a:	d81c      	bhi.n	800ad46 <USB_EPStartXfer+0x8bc>
 800ad0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad10:	085b      	lsrs	r3, r3, #1
 800ad12:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ad16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad1a:	f003 0301 	and.w	r3, r3, #1
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d004      	beq.n	800ad2c <USB_EPStartXfer+0x8a2>
 800ad22:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ad26:	3301      	adds	r3, #1
 800ad28:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ad2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ad2e:	881b      	ldrh	r3, [r3, #0]
 800ad30:	b29a      	uxth	r2, r3
 800ad32:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ad36:	b29b      	uxth	r3, r3
 800ad38:	029b      	lsls	r3, r3, #10
 800ad3a:	b29b      	uxth	r3, r3
 800ad3c:	4313      	orrs	r3, r2
 800ad3e:	b29a      	uxth	r2, r3
 800ad40:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ad42:	801a      	strh	r2, [r3, #0]
 800ad44:	e042      	b.n	800adcc <USB_EPStartXfer+0x942>
 800ad46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad4a:	095b      	lsrs	r3, r3, #5
 800ad4c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ad50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad54:	f003 031f 	and.w	r3, r3, #31
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d104      	bne.n	800ad66 <USB_EPStartXfer+0x8dc>
 800ad5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ad60:	3b01      	subs	r3, #1
 800ad62:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ad66:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ad68:	881b      	ldrh	r3, [r3, #0]
 800ad6a:	b29a      	uxth	r2, r3
 800ad6c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ad70:	b29b      	uxth	r3, r3
 800ad72:	029b      	lsls	r3, r3, #10
 800ad74:	b29b      	uxth	r3, r3
 800ad76:	4313      	orrs	r3, r2
 800ad78:	b29b      	uxth	r3, r3
 800ad7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ad7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ad82:	b29a      	uxth	r2, r3
 800ad84:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ad86:	801a      	strh	r2, [r3, #0]
 800ad88:	e020      	b.n	800adcc <USB_EPStartXfer+0x942>
 800ad8a:	683b      	ldr	r3, [r7, #0]
 800ad8c:	785b      	ldrb	r3, [r3, #1]
 800ad8e:	2b01      	cmp	r3, #1
 800ad90:	d11c      	bne.n	800adcc <USB_EPStartXfer+0x942>
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ad9e:	b29b      	uxth	r3, r3
 800ada0:	461a      	mov	r2, r3
 800ada2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ada6:	4413      	add	r3, r2
 800ada8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800adac:	683b      	ldr	r3, [r7, #0]
 800adae:	781b      	ldrb	r3, [r3, #0]
 800adb0:	00da      	lsls	r2, r3, #3
 800adb2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800adb6:	4413      	add	r3, r2
 800adb8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800adbc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800adc0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800adc4:	b29a      	uxth	r2, r3
 800adc6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800adca:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800adcc:	683b      	ldr	r3, [r7, #0]
 800adce:	891b      	ldrh	r3, [r3, #8]
 800add0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800add4:	683b      	ldr	r3, [r7, #0]
 800add6:	6959      	ldr	r1, [r3, #20]
 800add8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800addc:	b29b      	uxth	r3, r3
 800adde:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ade2:	6878      	ldr	r0, [r7, #4]
 800ade4:	f000 f924 	bl	800b030 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800ade8:	687a      	ldr	r2, [r7, #4]
 800adea:	683b      	ldr	r3, [r7, #0]
 800adec:	781b      	ldrb	r3, [r3, #0]
 800adee:	009b      	lsls	r3, r3, #2
 800adf0:	4413      	add	r3, r2
 800adf2:	881b      	ldrh	r3, [r3, #0]
 800adf4:	b29b      	uxth	r3, r3
 800adf6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800adfa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800adfe:	817b      	strh	r3, [r7, #10]
 800ae00:	897b      	ldrh	r3, [r7, #10]
 800ae02:	f083 0310 	eor.w	r3, r3, #16
 800ae06:	817b      	strh	r3, [r7, #10]
 800ae08:	897b      	ldrh	r3, [r7, #10]
 800ae0a:	f083 0320 	eor.w	r3, r3, #32
 800ae0e:	817b      	strh	r3, [r7, #10]
 800ae10:	687a      	ldr	r2, [r7, #4]
 800ae12:	683b      	ldr	r3, [r7, #0]
 800ae14:	781b      	ldrb	r3, [r3, #0]
 800ae16:	009b      	lsls	r3, r3, #2
 800ae18:	441a      	add	r2, r3
 800ae1a:	897b      	ldrh	r3, [r7, #10]
 800ae1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ae20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ae24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ae28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae2c:	b29b      	uxth	r3, r3
 800ae2e:	8013      	strh	r3, [r2, #0]
 800ae30:	e0d5      	b.n	800afde <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800ae32:	683b      	ldr	r3, [r7, #0]
 800ae34:	7b1b      	ldrb	r3, [r3, #12]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d156      	bne.n	800aee8 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800ae3a:	683b      	ldr	r3, [r7, #0]
 800ae3c:	699b      	ldr	r3, [r3, #24]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d122      	bne.n	800ae88 <USB_EPStartXfer+0x9fe>
 800ae42:	683b      	ldr	r3, [r7, #0]
 800ae44:	78db      	ldrb	r3, [r3, #3]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d11e      	bne.n	800ae88 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800ae4a:	687a      	ldr	r2, [r7, #4]
 800ae4c:	683b      	ldr	r3, [r7, #0]
 800ae4e:	781b      	ldrb	r3, [r3, #0]
 800ae50:	009b      	lsls	r3, r3, #2
 800ae52:	4413      	add	r3, r2
 800ae54:	881b      	ldrh	r3, [r3, #0]
 800ae56:	b29b      	uxth	r3, r3
 800ae58:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ae5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae60:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800ae64:	687a      	ldr	r2, [r7, #4]
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	781b      	ldrb	r3, [r3, #0]
 800ae6a:	009b      	lsls	r3, r3, #2
 800ae6c:	441a      	add	r2, r3
 800ae6e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800ae72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ae76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ae7a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800ae7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae82:	b29b      	uxth	r3, r3
 800ae84:	8013      	strh	r3, [r2, #0]
 800ae86:	e01d      	b.n	800aec4 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800ae88:	687a      	ldr	r2, [r7, #4]
 800ae8a:	683b      	ldr	r3, [r7, #0]
 800ae8c:	781b      	ldrb	r3, [r3, #0]
 800ae8e:	009b      	lsls	r3, r3, #2
 800ae90:	4413      	add	r3, r2
 800ae92:	881b      	ldrh	r3, [r3, #0]
 800ae94:	b29b      	uxth	r3, r3
 800ae96:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800ae9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae9e:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800aea2:	687a      	ldr	r2, [r7, #4]
 800aea4:	683b      	ldr	r3, [r7, #0]
 800aea6:	781b      	ldrb	r3, [r3, #0]
 800aea8:	009b      	lsls	r3, r3, #2
 800aeaa:	441a      	add	r2, r3
 800aeac:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800aeb0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aeb4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aeb8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aebc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aec0:	b29b      	uxth	r3, r3
 800aec2:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800aec4:	683b      	ldr	r3, [r7, #0]
 800aec6:	699a      	ldr	r2, [r3, #24]
 800aec8:	683b      	ldr	r3, [r7, #0]
 800aeca:	691b      	ldr	r3, [r3, #16]
 800aecc:	429a      	cmp	r2, r3
 800aece:	d907      	bls.n	800aee0 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800aed0:	683b      	ldr	r3, [r7, #0]
 800aed2:	699a      	ldr	r2, [r3, #24]
 800aed4:	683b      	ldr	r3, [r7, #0]
 800aed6:	691b      	ldr	r3, [r3, #16]
 800aed8:	1ad2      	subs	r2, r2, r3
 800aeda:	683b      	ldr	r3, [r7, #0]
 800aedc:	619a      	str	r2, [r3, #24]
 800aede:	e054      	b.n	800af8a <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800aee0:	683b      	ldr	r3, [r7, #0]
 800aee2:	2200      	movs	r2, #0
 800aee4:	619a      	str	r2, [r3, #24]
 800aee6:	e050      	b.n	800af8a <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	78db      	ldrb	r3, [r3, #3]
 800aeec:	2b02      	cmp	r3, #2
 800aeee:	d142      	bne.n	800af76 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800aef0:	683b      	ldr	r3, [r7, #0]
 800aef2:	69db      	ldr	r3, [r3, #28]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d048      	beq.n	800af8a <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800aef8:	687a      	ldr	r2, [r7, #4]
 800aefa:	683b      	ldr	r3, [r7, #0]
 800aefc:	781b      	ldrb	r3, [r3, #0]
 800aefe:	009b      	lsls	r3, r3, #2
 800af00:	4413      	add	r3, r2
 800af02:	881b      	ldrh	r3, [r3, #0]
 800af04:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800af08:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800af0c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800af10:	2b00      	cmp	r3, #0
 800af12:	d005      	beq.n	800af20 <USB_EPStartXfer+0xa96>
 800af14:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800af18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d10b      	bne.n	800af38 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800af20:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800af24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d12e      	bne.n	800af8a <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800af2c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800af30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af34:	2b00      	cmp	r3, #0
 800af36:	d128      	bne.n	800af8a <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800af38:	687a      	ldr	r2, [r7, #4]
 800af3a:	683b      	ldr	r3, [r7, #0]
 800af3c:	781b      	ldrb	r3, [r3, #0]
 800af3e:	009b      	lsls	r3, r3, #2
 800af40:	4413      	add	r3, r2
 800af42:	881b      	ldrh	r3, [r3, #0]
 800af44:	b29b      	uxth	r3, r3
 800af46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800af4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af4e:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800af52:	687a      	ldr	r2, [r7, #4]
 800af54:	683b      	ldr	r3, [r7, #0]
 800af56:	781b      	ldrb	r3, [r3, #0]
 800af58:	009b      	lsls	r3, r3, #2
 800af5a:	441a      	add	r2, r3
 800af5c:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800af60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800af64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800af68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800af6c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800af70:	b29b      	uxth	r3, r3
 800af72:	8013      	strh	r3, [r2, #0]
 800af74:	e009      	b.n	800af8a <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800af76:	683b      	ldr	r3, [r7, #0]
 800af78:	78db      	ldrb	r3, [r3, #3]
 800af7a:	2b01      	cmp	r3, #1
 800af7c:	d103      	bne.n	800af86 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800af7e:	683b      	ldr	r3, [r7, #0]
 800af80:	2200      	movs	r2, #0
 800af82:	619a      	str	r2, [r3, #24]
 800af84:	e001      	b.n	800af8a <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800af86:	2301      	movs	r3, #1
 800af88:	e02a      	b.n	800afe0 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800af8a:	687a      	ldr	r2, [r7, #4]
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	781b      	ldrb	r3, [r3, #0]
 800af90:	009b      	lsls	r3, r3, #2
 800af92:	4413      	add	r3, r2
 800af94:	881b      	ldrh	r3, [r3, #0]
 800af96:	b29b      	uxth	r3, r3
 800af98:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800af9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800afa0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800afa4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800afa8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800afac:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800afb0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800afb4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800afb8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800afbc:	687a      	ldr	r2, [r7, #4]
 800afbe:	683b      	ldr	r3, [r7, #0]
 800afc0:	781b      	ldrb	r3, [r3, #0]
 800afc2:	009b      	lsls	r3, r3, #2
 800afc4:	441a      	add	r2, r3
 800afc6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800afca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800afce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800afd2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800afd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afda:	b29b      	uxth	r3, r3
 800afdc:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800afde:	2300      	movs	r3, #0
}
 800afe0:	4618      	mov	r0, r3
 800afe2:	37b0      	adds	r7, #176	@ 0xb0
 800afe4:	46bd      	mov	sp, r7
 800afe6:	bd80      	pop	{r7, pc}

0800afe8 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800afe8:	b480      	push	{r7}
 800afea:	b083      	sub	sp, #12
 800afec:	af00      	add	r7, sp, #0
 800afee:	6078      	str	r0, [r7, #4]
 800aff0:	460b      	mov	r3, r1
 800aff2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800aff4:	78fb      	ldrb	r3, [r7, #3]
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d103      	bne.n	800b002 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	2280      	movs	r2, #128	@ 0x80
 800affe:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800b002:	2300      	movs	r3, #0
}
 800b004:	4618      	mov	r0, r3
 800b006:	370c      	adds	r7, #12
 800b008:	46bd      	mov	sp, r7
 800b00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00e:	4770      	bx	lr

0800b010 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800b010:	b480      	push	{r7}
 800b012:	b085      	sub	sp, #20
 800b014:	af00      	add	r7, sp, #0
 800b016:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b01e:	b29b      	uxth	r3, r3
 800b020:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800b022:	68fb      	ldr	r3, [r7, #12]
}
 800b024:	4618      	mov	r0, r3
 800b026:	3714      	adds	r7, #20
 800b028:	46bd      	mov	sp, r7
 800b02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b02e:	4770      	bx	lr

0800b030 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b030:	b480      	push	{r7}
 800b032:	b08b      	sub	sp, #44	@ 0x2c
 800b034:	af00      	add	r7, sp, #0
 800b036:	60f8      	str	r0, [r7, #12]
 800b038:	60b9      	str	r1, [r7, #8]
 800b03a:	4611      	mov	r1, r2
 800b03c:	461a      	mov	r2, r3
 800b03e:	460b      	mov	r3, r1
 800b040:	80fb      	strh	r3, [r7, #6]
 800b042:	4613      	mov	r3, r2
 800b044:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800b046:	88bb      	ldrh	r3, [r7, #4]
 800b048:	3301      	adds	r3, #1
 800b04a:	085b      	lsrs	r3, r3, #1
 800b04c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800b052:	68bb      	ldr	r3, [r7, #8]
 800b054:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800b056:	88fa      	ldrh	r2, [r7, #6]
 800b058:	697b      	ldr	r3, [r7, #20]
 800b05a:	4413      	add	r3, r2
 800b05c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b060:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800b062:	69bb      	ldr	r3, [r7, #24]
 800b064:	627b      	str	r3, [r7, #36]	@ 0x24
 800b066:	e01b      	b.n	800b0a0 <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 800b068:	69fb      	ldr	r3, [r7, #28]
 800b06a:	781b      	ldrb	r3, [r3, #0]
 800b06c:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800b06e:	69fb      	ldr	r3, [r7, #28]
 800b070:	3301      	adds	r3, #1
 800b072:	781b      	ldrb	r3, [r3, #0]
 800b074:	021b      	lsls	r3, r3, #8
 800b076:	b21a      	sxth	r2, r3
 800b078:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b07c:	4313      	orrs	r3, r2
 800b07e:	b21b      	sxth	r3, r3
 800b080:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800b082:	6a3b      	ldr	r3, [r7, #32]
 800b084:	8a7a      	ldrh	r2, [r7, #18]
 800b086:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800b088:	6a3b      	ldr	r3, [r7, #32]
 800b08a:	3302      	adds	r3, #2
 800b08c:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800b08e:	69fb      	ldr	r3, [r7, #28]
 800b090:	3301      	adds	r3, #1
 800b092:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800b094:	69fb      	ldr	r3, [r7, #28]
 800b096:	3301      	adds	r3, #1
 800b098:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800b09a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b09c:	3b01      	subs	r3, #1
 800b09e:	627b      	str	r3, [r7, #36]	@ 0x24
 800b0a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d1e0      	bne.n	800b068 <USB_WritePMA+0x38>
  }
}
 800b0a6:	bf00      	nop
 800b0a8:	bf00      	nop
 800b0aa:	372c      	adds	r7, #44	@ 0x2c
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b2:	4770      	bx	lr

0800b0b4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b0b4:	b480      	push	{r7}
 800b0b6:	b08b      	sub	sp, #44	@ 0x2c
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	60f8      	str	r0, [r7, #12]
 800b0bc:	60b9      	str	r1, [r7, #8]
 800b0be:	4611      	mov	r1, r2
 800b0c0:	461a      	mov	r2, r3
 800b0c2:	460b      	mov	r3, r1
 800b0c4:	80fb      	strh	r3, [r7, #6]
 800b0c6:	4613      	mov	r3, r2
 800b0c8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800b0ca:	88bb      	ldrh	r3, [r7, #4]
 800b0cc:	085b      	lsrs	r3, r3, #1
 800b0ce:	b29b      	uxth	r3, r3
 800b0d0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800b0d6:	68bb      	ldr	r3, [r7, #8]
 800b0d8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800b0da:	88fa      	ldrh	r2, [r7, #6]
 800b0dc:	697b      	ldr	r3, [r7, #20]
 800b0de:	4413      	add	r3, r2
 800b0e0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b0e4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800b0e6:	69bb      	ldr	r3, [r7, #24]
 800b0e8:	627b      	str	r3, [r7, #36]	@ 0x24
 800b0ea:	e018      	b.n	800b11e <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800b0ec:	6a3b      	ldr	r3, [r7, #32]
 800b0ee:	881b      	ldrh	r3, [r3, #0]
 800b0f0:	b29b      	uxth	r3, r3
 800b0f2:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800b0f4:	6a3b      	ldr	r3, [r7, #32]
 800b0f6:	3302      	adds	r3, #2
 800b0f8:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800b0fa:	693b      	ldr	r3, [r7, #16]
 800b0fc:	b2da      	uxtb	r2, r3
 800b0fe:	69fb      	ldr	r3, [r7, #28]
 800b100:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800b102:	69fb      	ldr	r3, [r7, #28]
 800b104:	3301      	adds	r3, #1
 800b106:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800b108:	693b      	ldr	r3, [r7, #16]
 800b10a:	0a1b      	lsrs	r3, r3, #8
 800b10c:	b2da      	uxtb	r2, r3
 800b10e:	69fb      	ldr	r3, [r7, #28]
 800b110:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800b112:	69fb      	ldr	r3, [r7, #28]
 800b114:	3301      	adds	r3, #1
 800b116:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800b118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b11a:	3b01      	subs	r3, #1
 800b11c:	627b      	str	r3, [r7, #36]	@ 0x24
 800b11e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b120:	2b00      	cmp	r3, #0
 800b122:	d1e3      	bne.n	800b0ec <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800b124:	88bb      	ldrh	r3, [r7, #4]
 800b126:	f003 0301 	and.w	r3, r3, #1
 800b12a:	b29b      	uxth	r3, r3
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d007      	beq.n	800b140 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800b130:	6a3b      	ldr	r3, [r7, #32]
 800b132:	881b      	ldrh	r3, [r3, #0]
 800b134:	b29b      	uxth	r3, r3
 800b136:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800b138:	693b      	ldr	r3, [r7, #16]
 800b13a:	b2da      	uxtb	r2, r3
 800b13c:	69fb      	ldr	r3, [r7, #28]
 800b13e:	701a      	strb	r2, [r3, #0]
  }
}
 800b140:	bf00      	nop
 800b142:	372c      	adds	r7, #44	@ 0x2c
 800b144:	46bd      	mov	sp, r7
 800b146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14a:	4770      	bx	lr

0800b14c <__NVIC_SetPriority>:
{
 800b14c:	b480      	push	{r7}
 800b14e:	b083      	sub	sp, #12
 800b150:	af00      	add	r7, sp, #0
 800b152:	4603      	mov	r3, r0
 800b154:	6039      	str	r1, [r7, #0]
 800b156:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b158:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	db0a      	blt.n	800b176 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	b2da      	uxtb	r2, r3
 800b164:	490c      	ldr	r1, [pc, #48]	@ (800b198 <__NVIC_SetPriority+0x4c>)
 800b166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b16a:	0112      	lsls	r2, r2, #4
 800b16c:	b2d2      	uxtb	r2, r2
 800b16e:	440b      	add	r3, r1
 800b170:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800b174:	e00a      	b.n	800b18c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b176:	683b      	ldr	r3, [r7, #0]
 800b178:	b2da      	uxtb	r2, r3
 800b17a:	4908      	ldr	r1, [pc, #32]	@ (800b19c <__NVIC_SetPriority+0x50>)
 800b17c:	79fb      	ldrb	r3, [r7, #7]
 800b17e:	f003 030f 	and.w	r3, r3, #15
 800b182:	3b04      	subs	r3, #4
 800b184:	0112      	lsls	r2, r2, #4
 800b186:	b2d2      	uxtb	r2, r2
 800b188:	440b      	add	r3, r1
 800b18a:	761a      	strb	r2, [r3, #24]
}
 800b18c:	bf00      	nop
 800b18e:	370c      	adds	r7, #12
 800b190:	46bd      	mov	sp, r7
 800b192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b196:	4770      	bx	lr
 800b198:	e000e100 	.word	0xe000e100
 800b19c:	e000ed00 	.word	0xe000ed00

0800b1a0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800b1a4:	4b05      	ldr	r3, [pc, #20]	@ (800b1bc <SysTick_Handler+0x1c>)
 800b1a6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800b1a8:	f001 fd46 	bl	800cc38 <xTaskGetSchedulerState>
 800b1ac:	4603      	mov	r3, r0
 800b1ae:	2b01      	cmp	r3, #1
 800b1b0:	d001      	beq.n	800b1b6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800b1b2:	f002 fb41 	bl	800d838 <xPortSysTickHandler>
  }
}
 800b1b6:	bf00      	nop
 800b1b8:	bd80      	pop	{r7, pc}
 800b1ba:	bf00      	nop
 800b1bc:	e000e010 	.word	0xe000e010

0800b1c0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800b1c4:	2100      	movs	r1, #0
 800b1c6:	f06f 0004 	mvn.w	r0, #4
 800b1ca:	f7ff ffbf 	bl	800b14c <__NVIC_SetPriority>
#endif
}
 800b1ce:	bf00      	nop
 800b1d0:	bd80      	pop	{r7, pc}
	...

0800b1d4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b1d4:	b480      	push	{r7}
 800b1d6:	b083      	sub	sp, #12
 800b1d8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b1da:	f3ef 8305 	mrs	r3, IPSR
 800b1de:	603b      	str	r3, [r7, #0]
  return(result);
 800b1e0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d003      	beq.n	800b1ee <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800b1e6:	f06f 0305 	mvn.w	r3, #5
 800b1ea:	607b      	str	r3, [r7, #4]
 800b1ec:	e00c      	b.n	800b208 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b1ee:	4b0a      	ldr	r3, [pc, #40]	@ (800b218 <osKernelInitialize+0x44>)
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d105      	bne.n	800b202 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b1f6:	4b08      	ldr	r3, [pc, #32]	@ (800b218 <osKernelInitialize+0x44>)
 800b1f8:	2201      	movs	r2, #1
 800b1fa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	607b      	str	r3, [r7, #4]
 800b200:	e002      	b.n	800b208 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800b202:	f04f 33ff 	mov.w	r3, #4294967295
 800b206:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b208:	687b      	ldr	r3, [r7, #4]
}
 800b20a:	4618      	mov	r0, r3
 800b20c:	370c      	adds	r7, #12
 800b20e:	46bd      	mov	sp, r7
 800b210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b214:	4770      	bx	lr
 800b216:	bf00      	nop
 800b218:	200006fc 	.word	0x200006fc

0800b21c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b21c:	b580      	push	{r7, lr}
 800b21e:	b082      	sub	sp, #8
 800b220:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b222:	f3ef 8305 	mrs	r3, IPSR
 800b226:	603b      	str	r3, [r7, #0]
  return(result);
 800b228:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d003      	beq.n	800b236 <osKernelStart+0x1a>
    stat = osErrorISR;
 800b22e:	f06f 0305 	mvn.w	r3, #5
 800b232:	607b      	str	r3, [r7, #4]
 800b234:	e010      	b.n	800b258 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b236:	4b0b      	ldr	r3, [pc, #44]	@ (800b264 <osKernelStart+0x48>)
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	2b01      	cmp	r3, #1
 800b23c:	d109      	bne.n	800b252 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b23e:	f7ff ffbf 	bl	800b1c0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b242:	4b08      	ldr	r3, [pc, #32]	@ (800b264 <osKernelStart+0x48>)
 800b244:	2202      	movs	r2, #2
 800b246:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b248:	f001 f892 	bl	800c370 <vTaskStartScheduler>
      stat = osOK;
 800b24c:	2300      	movs	r3, #0
 800b24e:	607b      	str	r3, [r7, #4]
 800b250:	e002      	b.n	800b258 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b252:	f04f 33ff 	mov.w	r3, #4294967295
 800b256:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b258:	687b      	ldr	r3, [r7, #4]
}
 800b25a:	4618      	mov	r0, r3
 800b25c:	3708      	adds	r7, #8
 800b25e:	46bd      	mov	sp, r7
 800b260:	bd80      	pop	{r7, pc}
 800b262:	bf00      	nop
 800b264:	200006fc 	.word	0x200006fc

0800b268 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b268:	b580      	push	{r7, lr}
 800b26a:	b08e      	sub	sp, #56	@ 0x38
 800b26c:	af04      	add	r7, sp, #16
 800b26e:	60f8      	str	r0, [r7, #12]
 800b270:	60b9      	str	r1, [r7, #8]
 800b272:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b274:	2300      	movs	r3, #0
 800b276:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b278:	f3ef 8305 	mrs	r3, IPSR
 800b27c:	617b      	str	r3, [r7, #20]
  return(result);
 800b27e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b280:	2b00      	cmp	r3, #0
 800b282:	d17e      	bne.n	800b382 <osThreadNew+0x11a>
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	2b00      	cmp	r3, #0
 800b288:	d07b      	beq.n	800b382 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800b28a:	2380      	movs	r3, #128	@ 0x80
 800b28c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b28e:	2318      	movs	r3, #24
 800b290:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b292:	2300      	movs	r3, #0
 800b294:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800b296:	f04f 33ff 	mov.w	r3, #4294967295
 800b29a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d045      	beq.n	800b32e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d002      	beq.n	800b2b0 <osThreadNew+0x48>
        name = attr->name;
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	699b      	ldr	r3, [r3, #24]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d002      	beq.n	800b2be <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	699b      	ldr	r3, [r3, #24]
 800b2bc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b2be:	69fb      	ldr	r3, [r7, #28]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d008      	beq.n	800b2d6 <osThreadNew+0x6e>
 800b2c4:	69fb      	ldr	r3, [r7, #28]
 800b2c6:	2b38      	cmp	r3, #56	@ 0x38
 800b2c8:	d805      	bhi.n	800b2d6 <osThreadNew+0x6e>
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	685b      	ldr	r3, [r3, #4]
 800b2ce:	f003 0301 	and.w	r3, r3, #1
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d001      	beq.n	800b2da <osThreadNew+0x72>
        return (NULL);
 800b2d6:	2300      	movs	r3, #0
 800b2d8:	e054      	b.n	800b384 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	695b      	ldr	r3, [r3, #20]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d003      	beq.n	800b2ea <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	695b      	ldr	r3, [r3, #20]
 800b2e6:	089b      	lsrs	r3, r3, #2
 800b2e8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	689b      	ldr	r3, [r3, #8]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d00e      	beq.n	800b310 <osThreadNew+0xa8>
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	68db      	ldr	r3, [r3, #12]
 800b2f6:	2ba7      	cmp	r3, #167	@ 0xa7
 800b2f8:	d90a      	bls.n	800b310 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d006      	beq.n	800b310 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	695b      	ldr	r3, [r3, #20]
 800b306:	2b00      	cmp	r3, #0
 800b308:	d002      	beq.n	800b310 <osThreadNew+0xa8>
        mem = 1;
 800b30a:	2301      	movs	r3, #1
 800b30c:	61bb      	str	r3, [r7, #24]
 800b30e:	e010      	b.n	800b332 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	689b      	ldr	r3, [r3, #8]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d10c      	bne.n	800b332 <osThreadNew+0xca>
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	68db      	ldr	r3, [r3, #12]
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d108      	bne.n	800b332 <osThreadNew+0xca>
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	691b      	ldr	r3, [r3, #16]
 800b324:	2b00      	cmp	r3, #0
 800b326:	d104      	bne.n	800b332 <osThreadNew+0xca>
          mem = 0;
 800b328:	2300      	movs	r3, #0
 800b32a:	61bb      	str	r3, [r7, #24]
 800b32c:	e001      	b.n	800b332 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b32e:	2300      	movs	r3, #0
 800b330:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b332:	69bb      	ldr	r3, [r7, #24]
 800b334:	2b01      	cmp	r3, #1
 800b336:	d110      	bne.n	800b35a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b33c:	687a      	ldr	r2, [r7, #4]
 800b33e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b340:	9202      	str	r2, [sp, #8]
 800b342:	9301      	str	r3, [sp, #4]
 800b344:	69fb      	ldr	r3, [r7, #28]
 800b346:	9300      	str	r3, [sp, #0]
 800b348:	68bb      	ldr	r3, [r7, #8]
 800b34a:	6a3a      	ldr	r2, [r7, #32]
 800b34c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b34e:	68f8      	ldr	r0, [r7, #12]
 800b350:	f000 fe1a 	bl	800bf88 <xTaskCreateStatic>
 800b354:	4603      	mov	r3, r0
 800b356:	613b      	str	r3, [r7, #16]
 800b358:	e013      	b.n	800b382 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b35a:	69bb      	ldr	r3, [r7, #24]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d110      	bne.n	800b382 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b360:	6a3b      	ldr	r3, [r7, #32]
 800b362:	b29a      	uxth	r2, r3
 800b364:	f107 0310 	add.w	r3, r7, #16
 800b368:	9301      	str	r3, [sp, #4]
 800b36a:	69fb      	ldr	r3, [r7, #28]
 800b36c:	9300      	str	r3, [sp, #0]
 800b36e:	68bb      	ldr	r3, [r7, #8]
 800b370:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b372:	68f8      	ldr	r0, [r7, #12]
 800b374:	f000 fe68 	bl	800c048 <xTaskCreate>
 800b378:	4603      	mov	r3, r0
 800b37a:	2b01      	cmp	r3, #1
 800b37c:	d001      	beq.n	800b382 <osThreadNew+0x11a>
            hTask = NULL;
 800b37e:	2300      	movs	r3, #0
 800b380:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b382:	693b      	ldr	r3, [r7, #16]
}
 800b384:	4618      	mov	r0, r3
 800b386:	3728      	adds	r7, #40	@ 0x28
 800b388:	46bd      	mov	sp, r7
 800b38a:	bd80      	pop	{r7, pc}

0800b38c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b38c:	b580      	push	{r7, lr}
 800b38e:	b084      	sub	sp, #16
 800b390:	af00      	add	r7, sp, #0
 800b392:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b394:	f3ef 8305 	mrs	r3, IPSR
 800b398:	60bb      	str	r3, [r7, #8]
  return(result);
 800b39a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d003      	beq.n	800b3a8 <osDelay+0x1c>
    stat = osErrorISR;
 800b3a0:	f06f 0305 	mvn.w	r3, #5
 800b3a4:	60fb      	str	r3, [r7, #12]
 800b3a6:	e007      	b.n	800b3b8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d002      	beq.n	800b3b8 <osDelay+0x2c>
      vTaskDelay(ticks);
 800b3b2:	6878      	ldr	r0, [r7, #4]
 800b3b4:	f000 ffa6 	bl	800c304 <vTaskDelay>
    }
  }

  return (stat);
 800b3b8:	68fb      	ldr	r3, [r7, #12]
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3710      	adds	r7, #16
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}
	...

0800b3c4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b3c4:	b480      	push	{r7}
 800b3c6:	b085      	sub	sp, #20
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	60f8      	str	r0, [r7, #12]
 800b3cc:	60b9      	str	r1, [r7, #8]
 800b3ce:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	4a07      	ldr	r2, [pc, #28]	@ (800b3f0 <vApplicationGetIdleTaskMemory+0x2c>)
 800b3d4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b3d6:	68bb      	ldr	r3, [r7, #8]
 800b3d8:	4a06      	ldr	r2, [pc, #24]	@ (800b3f4 <vApplicationGetIdleTaskMemory+0x30>)
 800b3da:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	2280      	movs	r2, #128	@ 0x80
 800b3e0:	601a      	str	r2, [r3, #0]
}
 800b3e2:	bf00      	nop
 800b3e4:	3714      	adds	r7, #20
 800b3e6:	46bd      	mov	sp, r7
 800b3e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ec:	4770      	bx	lr
 800b3ee:	bf00      	nop
 800b3f0:	20000700 	.word	0x20000700
 800b3f4:	200007a8 	.word	0x200007a8

0800b3f8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b3f8:	b480      	push	{r7}
 800b3fa:	b085      	sub	sp, #20
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	60f8      	str	r0, [r7, #12]
 800b400:	60b9      	str	r1, [r7, #8]
 800b402:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	4a07      	ldr	r2, [pc, #28]	@ (800b424 <vApplicationGetTimerTaskMemory+0x2c>)
 800b408:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b40a:	68bb      	ldr	r3, [r7, #8]
 800b40c:	4a06      	ldr	r2, [pc, #24]	@ (800b428 <vApplicationGetTimerTaskMemory+0x30>)
 800b40e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b416:	601a      	str	r2, [r3, #0]
}
 800b418:	bf00      	nop
 800b41a:	3714      	adds	r7, #20
 800b41c:	46bd      	mov	sp, r7
 800b41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b422:	4770      	bx	lr
 800b424:	200009a8 	.word	0x200009a8
 800b428:	20000a50 	.word	0x20000a50

0800b42c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b42c:	b480      	push	{r7}
 800b42e:	b083      	sub	sp, #12
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	f103 0208 	add.w	r2, r3, #8
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	f04f 32ff 	mov.w	r2, #4294967295
 800b444:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	f103 0208 	add.w	r2, r3, #8
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	f103 0208 	add.w	r2, r3, #8
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	2200      	movs	r2, #0
 800b45e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b460:	bf00      	nop
 800b462:	370c      	adds	r7, #12
 800b464:	46bd      	mov	sp, r7
 800b466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b46a:	4770      	bx	lr

0800b46c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b46c:	b480      	push	{r7}
 800b46e:	b083      	sub	sp, #12
 800b470:	af00      	add	r7, sp, #0
 800b472:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	2200      	movs	r2, #0
 800b478:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b47a:	bf00      	nop
 800b47c:	370c      	adds	r7, #12
 800b47e:	46bd      	mov	sp, r7
 800b480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b484:	4770      	bx	lr

0800b486 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b486:	b480      	push	{r7}
 800b488:	b085      	sub	sp, #20
 800b48a:	af00      	add	r7, sp, #0
 800b48c:	6078      	str	r0, [r7, #4]
 800b48e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	685b      	ldr	r3, [r3, #4]
 800b494:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b496:	683b      	ldr	r3, [r7, #0]
 800b498:	68fa      	ldr	r2, [r7, #12]
 800b49a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	689a      	ldr	r2, [r3, #8]
 800b4a0:	683b      	ldr	r3, [r7, #0]
 800b4a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	689b      	ldr	r3, [r3, #8]
 800b4a8:	683a      	ldr	r2, [r7, #0]
 800b4aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	683a      	ldr	r2, [r7, #0]
 800b4b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b4b2:	683b      	ldr	r3, [r7, #0]
 800b4b4:	687a      	ldr	r2, [r7, #4]
 800b4b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	1c5a      	adds	r2, r3, #1
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	601a      	str	r2, [r3, #0]
}
 800b4c2:	bf00      	nop
 800b4c4:	3714      	adds	r7, #20
 800b4c6:	46bd      	mov	sp, r7
 800b4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4cc:	4770      	bx	lr

0800b4ce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b4ce:	b480      	push	{r7}
 800b4d0:	b085      	sub	sp, #20
 800b4d2:	af00      	add	r7, sp, #0
 800b4d4:	6078      	str	r0, [r7, #4]
 800b4d6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b4d8:	683b      	ldr	r3, [r7, #0]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b4de:	68bb      	ldr	r3, [r7, #8]
 800b4e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4e4:	d103      	bne.n	800b4ee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	691b      	ldr	r3, [r3, #16]
 800b4ea:	60fb      	str	r3, [r7, #12]
 800b4ec:	e00c      	b.n	800b508 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	3308      	adds	r3, #8
 800b4f2:	60fb      	str	r3, [r7, #12]
 800b4f4:	e002      	b.n	800b4fc <vListInsert+0x2e>
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	685b      	ldr	r3, [r3, #4]
 800b4fa:	60fb      	str	r3, [r7, #12]
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	685b      	ldr	r3, [r3, #4]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	68ba      	ldr	r2, [r7, #8]
 800b504:	429a      	cmp	r2, r3
 800b506:	d2f6      	bcs.n	800b4f6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	685a      	ldr	r2, [r3, #4]
 800b50c:	683b      	ldr	r3, [r7, #0]
 800b50e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b510:	683b      	ldr	r3, [r7, #0]
 800b512:	685b      	ldr	r3, [r3, #4]
 800b514:	683a      	ldr	r2, [r7, #0]
 800b516:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	68fa      	ldr	r2, [r7, #12]
 800b51c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	683a      	ldr	r2, [r7, #0]
 800b522:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	687a      	ldr	r2, [r7, #4]
 800b528:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	1c5a      	adds	r2, r3, #1
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	601a      	str	r2, [r3, #0]
}
 800b534:	bf00      	nop
 800b536:	3714      	adds	r7, #20
 800b538:	46bd      	mov	sp, r7
 800b53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b53e:	4770      	bx	lr

0800b540 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b540:	b480      	push	{r7}
 800b542:	b085      	sub	sp, #20
 800b544:	af00      	add	r7, sp, #0
 800b546:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	691b      	ldr	r3, [r3, #16]
 800b54c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	685b      	ldr	r3, [r3, #4]
 800b552:	687a      	ldr	r2, [r7, #4]
 800b554:	6892      	ldr	r2, [r2, #8]
 800b556:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	689b      	ldr	r3, [r3, #8]
 800b55c:	687a      	ldr	r2, [r7, #4]
 800b55e:	6852      	ldr	r2, [r2, #4]
 800b560:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	685b      	ldr	r3, [r3, #4]
 800b566:	687a      	ldr	r2, [r7, #4]
 800b568:	429a      	cmp	r2, r3
 800b56a:	d103      	bne.n	800b574 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	689a      	ldr	r2, [r3, #8]
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	2200      	movs	r2, #0
 800b578:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	1e5a      	subs	r2, r3, #1
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	681b      	ldr	r3, [r3, #0]
}
 800b588:	4618      	mov	r0, r3
 800b58a:	3714      	adds	r7, #20
 800b58c:	46bd      	mov	sp, r7
 800b58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b592:	4770      	bx	lr

0800b594 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b594:	b580      	push	{r7, lr}
 800b596:	b084      	sub	sp, #16
 800b598:	af00      	add	r7, sp, #0
 800b59a:	6078      	str	r0, [r7, #4]
 800b59c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d10b      	bne.n	800b5c0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b5a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5ac:	f383 8811 	msr	BASEPRI, r3
 800b5b0:	f3bf 8f6f 	isb	sy
 800b5b4:	f3bf 8f4f 	dsb	sy
 800b5b8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b5ba:	bf00      	nop
 800b5bc:	bf00      	nop
 800b5be:	e7fd      	b.n	800b5bc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b5c0:	f002 f8aa 	bl	800d718 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	681a      	ldr	r2, [r3, #0]
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5cc:	68f9      	ldr	r1, [r7, #12]
 800b5ce:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b5d0:	fb01 f303 	mul.w	r3, r1, r3
 800b5d4:	441a      	add	r2, r3
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	2200      	movs	r2, #0
 800b5de:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	681a      	ldr	r2, [r3, #0]
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	681a      	ldr	r2, [r3, #0]
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5f0:	3b01      	subs	r3, #1
 800b5f2:	68f9      	ldr	r1, [r7, #12]
 800b5f4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b5f6:	fb01 f303 	mul.w	r3, r1, r3
 800b5fa:	441a      	add	r2, r3
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	22ff      	movs	r2, #255	@ 0xff
 800b604:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	22ff      	movs	r2, #255	@ 0xff
 800b60c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800b610:	683b      	ldr	r3, [r7, #0]
 800b612:	2b00      	cmp	r3, #0
 800b614:	d114      	bne.n	800b640 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	691b      	ldr	r3, [r3, #16]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d01a      	beq.n	800b654 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	3310      	adds	r3, #16
 800b622:	4618      	mov	r0, r3
 800b624:	f001 f942 	bl	800c8ac <xTaskRemoveFromEventList>
 800b628:	4603      	mov	r3, r0
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d012      	beq.n	800b654 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b62e:	4b0d      	ldr	r3, [pc, #52]	@ (800b664 <xQueueGenericReset+0xd0>)
 800b630:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b634:	601a      	str	r2, [r3, #0]
 800b636:	f3bf 8f4f 	dsb	sy
 800b63a:	f3bf 8f6f 	isb	sy
 800b63e:	e009      	b.n	800b654 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	3310      	adds	r3, #16
 800b644:	4618      	mov	r0, r3
 800b646:	f7ff fef1 	bl	800b42c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	3324      	adds	r3, #36	@ 0x24
 800b64e:	4618      	mov	r0, r3
 800b650:	f7ff feec 	bl	800b42c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b654:	f002 f892 	bl	800d77c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b658:	2301      	movs	r3, #1
}
 800b65a:	4618      	mov	r0, r3
 800b65c:	3710      	adds	r7, #16
 800b65e:	46bd      	mov	sp, r7
 800b660:	bd80      	pop	{r7, pc}
 800b662:	bf00      	nop
 800b664:	e000ed04 	.word	0xe000ed04

0800b668 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b668:	b580      	push	{r7, lr}
 800b66a:	b08e      	sub	sp, #56	@ 0x38
 800b66c:	af02      	add	r7, sp, #8
 800b66e:	60f8      	str	r0, [r7, #12]
 800b670:	60b9      	str	r1, [r7, #8]
 800b672:	607a      	str	r2, [r7, #4]
 800b674:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d10b      	bne.n	800b694 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800b67c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b680:	f383 8811 	msr	BASEPRI, r3
 800b684:	f3bf 8f6f 	isb	sy
 800b688:	f3bf 8f4f 	dsb	sy
 800b68c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b68e:	bf00      	nop
 800b690:	bf00      	nop
 800b692:	e7fd      	b.n	800b690 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b694:	683b      	ldr	r3, [r7, #0]
 800b696:	2b00      	cmp	r3, #0
 800b698:	d10b      	bne.n	800b6b2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800b69a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b69e:	f383 8811 	msr	BASEPRI, r3
 800b6a2:	f3bf 8f6f 	isb	sy
 800b6a6:	f3bf 8f4f 	dsb	sy
 800b6aa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b6ac:	bf00      	nop
 800b6ae:	bf00      	nop
 800b6b0:	e7fd      	b.n	800b6ae <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d002      	beq.n	800b6be <xQueueGenericCreateStatic+0x56>
 800b6b8:	68bb      	ldr	r3, [r7, #8]
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d001      	beq.n	800b6c2 <xQueueGenericCreateStatic+0x5a>
 800b6be:	2301      	movs	r3, #1
 800b6c0:	e000      	b.n	800b6c4 <xQueueGenericCreateStatic+0x5c>
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d10b      	bne.n	800b6e0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800b6c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6cc:	f383 8811 	msr	BASEPRI, r3
 800b6d0:	f3bf 8f6f 	isb	sy
 800b6d4:	f3bf 8f4f 	dsb	sy
 800b6d8:	623b      	str	r3, [r7, #32]
}
 800b6da:	bf00      	nop
 800b6dc:	bf00      	nop
 800b6de:	e7fd      	b.n	800b6dc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d102      	bne.n	800b6ec <xQueueGenericCreateStatic+0x84>
 800b6e6:	68bb      	ldr	r3, [r7, #8]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d101      	bne.n	800b6f0 <xQueueGenericCreateStatic+0x88>
 800b6ec:	2301      	movs	r3, #1
 800b6ee:	e000      	b.n	800b6f2 <xQueueGenericCreateStatic+0x8a>
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d10b      	bne.n	800b70e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800b6f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6fa:	f383 8811 	msr	BASEPRI, r3
 800b6fe:	f3bf 8f6f 	isb	sy
 800b702:	f3bf 8f4f 	dsb	sy
 800b706:	61fb      	str	r3, [r7, #28]
}
 800b708:	bf00      	nop
 800b70a:	bf00      	nop
 800b70c:	e7fd      	b.n	800b70a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b70e:	2350      	movs	r3, #80	@ 0x50
 800b710:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b712:	697b      	ldr	r3, [r7, #20]
 800b714:	2b50      	cmp	r3, #80	@ 0x50
 800b716:	d00b      	beq.n	800b730 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800b718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b71c:	f383 8811 	msr	BASEPRI, r3
 800b720:	f3bf 8f6f 	isb	sy
 800b724:	f3bf 8f4f 	dsb	sy
 800b728:	61bb      	str	r3, [r7, #24]
}
 800b72a:	bf00      	nop
 800b72c:	bf00      	nop
 800b72e:	e7fd      	b.n	800b72c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b730:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b732:	683b      	ldr	r3, [r7, #0]
 800b734:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800b736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d00d      	beq.n	800b758 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b73c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b73e:	2201      	movs	r2, #1
 800b740:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b744:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800b748:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b74a:	9300      	str	r3, [sp, #0]
 800b74c:	4613      	mov	r3, r2
 800b74e:	687a      	ldr	r2, [r7, #4]
 800b750:	68b9      	ldr	r1, [r7, #8]
 800b752:	68f8      	ldr	r0, [r7, #12]
 800b754:	f000 f805 	bl	800b762 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800b75a:	4618      	mov	r0, r3
 800b75c:	3730      	adds	r7, #48	@ 0x30
 800b75e:	46bd      	mov	sp, r7
 800b760:	bd80      	pop	{r7, pc}

0800b762 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b762:	b580      	push	{r7, lr}
 800b764:	b084      	sub	sp, #16
 800b766:	af00      	add	r7, sp, #0
 800b768:	60f8      	str	r0, [r7, #12]
 800b76a:	60b9      	str	r1, [r7, #8]
 800b76c:	607a      	str	r2, [r7, #4]
 800b76e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b770:	68bb      	ldr	r3, [r7, #8]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d103      	bne.n	800b77e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b776:	69bb      	ldr	r3, [r7, #24]
 800b778:	69ba      	ldr	r2, [r7, #24]
 800b77a:	601a      	str	r2, [r3, #0]
 800b77c:	e002      	b.n	800b784 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b77e:	69bb      	ldr	r3, [r7, #24]
 800b780:	687a      	ldr	r2, [r7, #4]
 800b782:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b784:	69bb      	ldr	r3, [r7, #24]
 800b786:	68fa      	ldr	r2, [r7, #12]
 800b788:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b78a:	69bb      	ldr	r3, [r7, #24]
 800b78c:	68ba      	ldr	r2, [r7, #8]
 800b78e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b790:	2101      	movs	r1, #1
 800b792:	69b8      	ldr	r0, [r7, #24]
 800b794:	f7ff fefe 	bl	800b594 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b798:	69bb      	ldr	r3, [r7, #24]
 800b79a:	78fa      	ldrb	r2, [r7, #3]
 800b79c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b7a0:	bf00      	nop
 800b7a2:	3710      	adds	r7, #16
 800b7a4:	46bd      	mov	sp, r7
 800b7a6:	bd80      	pop	{r7, pc}

0800b7a8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b7a8:	b580      	push	{r7, lr}
 800b7aa:	b08e      	sub	sp, #56	@ 0x38
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	60f8      	str	r0, [r7, #12]
 800b7b0:	60b9      	str	r1, [r7, #8]
 800b7b2:	607a      	str	r2, [r7, #4]
 800b7b4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b7be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d10b      	bne.n	800b7dc <xQueueGenericSend+0x34>
	__asm volatile
 800b7c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7c8:	f383 8811 	msr	BASEPRI, r3
 800b7cc:	f3bf 8f6f 	isb	sy
 800b7d0:	f3bf 8f4f 	dsb	sy
 800b7d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b7d6:	bf00      	nop
 800b7d8:	bf00      	nop
 800b7da:	e7fd      	b.n	800b7d8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b7dc:	68bb      	ldr	r3, [r7, #8]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d103      	bne.n	800b7ea <xQueueGenericSend+0x42>
 800b7e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d101      	bne.n	800b7ee <xQueueGenericSend+0x46>
 800b7ea:	2301      	movs	r3, #1
 800b7ec:	e000      	b.n	800b7f0 <xQueueGenericSend+0x48>
 800b7ee:	2300      	movs	r3, #0
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d10b      	bne.n	800b80c <xQueueGenericSend+0x64>
	__asm volatile
 800b7f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7f8:	f383 8811 	msr	BASEPRI, r3
 800b7fc:	f3bf 8f6f 	isb	sy
 800b800:	f3bf 8f4f 	dsb	sy
 800b804:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b806:	bf00      	nop
 800b808:	bf00      	nop
 800b80a:	e7fd      	b.n	800b808 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b80c:	683b      	ldr	r3, [r7, #0]
 800b80e:	2b02      	cmp	r3, #2
 800b810:	d103      	bne.n	800b81a <xQueueGenericSend+0x72>
 800b812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b814:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b816:	2b01      	cmp	r3, #1
 800b818:	d101      	bne.n	800b81e <xQueueGenericSend+0x76>
 800b81a:	2301      	movs	r3, #1
 800b81c:	e000      	b.n	800b820 <xQueueGenericSend+0x78>
 800b81e:	2300      	movs	r3, #0
 800b820:	2b00      	cmp	r3, #0
 800b822:	d10b      	bne.n	800b83c <xQueueGenericSend+0x94>
	__asm volatile
 800b824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b828:	f383 8811 	msr	BASEPRI, r3
 800b82c:	f3bf 8f6f 	isb	sy
 800b830:	f3bf 8f4f 	dsb	sy
 800b834:	623b      	str	r3, [r7, #32]
}
 800b836:	bf00      	nop
 800b838:	bf00      	nop
 800b83a:	e7fd      	b.n	800b838 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b83c:	f001 f9fc 	bl	800cc38 <xTaskGetSchedulerState>
 800b840:	4603      	mov	r3, r0
 800b842:	2b00      	cmp	r3, #0
 800b844:	d102      	bne.n	800b84c <xQueueGenericSend+0xa4>
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d101      	bne.n	800b850 <xQueueGenericSend+0xa8>
 800b84c:	2301      	movs	r3, #1
 800b84e:	e000      	b.n	800b852 <xQueueGenericSend+0xaa>
 800b850:	2300      	movs	r3, #0
 800b852:	2b00      	cmp	r3, #0
 800b854:	d10b      	bne.n	800b86e <xQueueGenericSend+0xc6>
	__asm volatile
 800b856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b85a:	f383 8811 	msr	BASEPRI, r3
 800b85e:	f3bf 8f6f 	isb	sy
 800b862:	f3bf 8f4f 	dsb	sy
 800b866:	61fb      	str	r3, [r7, #28]
}
 800b868:	bf00      	nop
 800b86a:	bf00      	nop
 800b86c:	e7fd      	b.n	800b86a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b86e:	f001 ff53 	bl	800d718 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b874:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b878:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b87a:	429a      	cmp	r2, r3
 800b87c:	d302      	bcc.n	800b884 <xQueueGenericSend+0xdc>
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	2b02      	cmp	r3, #2
 800b882:	d129      	bne.n	800b8d8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b884:	683a      	ldr	r2, [r7, #0]
 800b886:	68b9      	ldr	r1, [r7, #8]
 800b888:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b88a:	f000 fa0f 	bl	800bcac <prvCopyDataToQueue>
 800b88e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b894:	2b00      	cmp	r3, #0
 800b896:	d010      	beq.n	800b8ba <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b89a:	3324      	adds	r3, #36	@ 0x24
 800b89c:	4618      	mov	r0, r3
 800b89e:	f001 f805 	bl	800c8ac <xTaskRemoveFromEventList>
 800b8a2:	4603      	mov	r3, r0
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d013      	beq.n	800b8d0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b8a8:	4b3f      	ldr	r3, [pc, #252]	@ (800b9a8 <xQueueGenericSend+0x200>)
 800b8aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b8ae:	601a      	str	r2, [r3, #0]
 800b8b0:	f3bf 8f4f 	dsb	sy
 800b8b4:	f3bf 8f6f 	isb	sy
 800b8b8:	e00a      	b.n	800b8d0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b8ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d007      	beq.n	800b8d0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b8c0:	4b39      	ldr	r3, [pc, #228]	@ (800b9a8 <xQueueGenericSend+0x200>)
 800b8c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b8c6:	601a      	str	r2, [r3, #0]
 800b8c8:	f3bf 8f4f 	dsb	sy
 800b8cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b8d0:	f001 ff54 	bl	800d77c <vPortExitCritical>
				return pdPASS;
 800b8d4:	2301      	movs	r3, #1
 800b8d6:	e063      	b.n	800b9a0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d103      	bne.n	800b8e6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b8de:	f001 ff4d 	bl	800d77c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	e05c      	b.n	800b9a0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b8e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d106      	bne.n	800b8fa <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b8ec:	f107 0314 	add.w	r3, r7, #20
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	f001 f83f 	bl	800c974 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b8f6:	2301      	movs	r3, #1
 800b8f8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b8fa:	f001 ff3f 	bl	800d77c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b8fe:	f000 fda7 	bl	800c450 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b902:	f001 ff09 	bl	800d718 <vPortEnterCritical>
 800b906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b908:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b90c:	b25b      	sxtb	r3, r3
 800b90e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b912:	d103      	bne.n	800b91c <xQueueGenericSend+0x174>
 800b914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b916:	2200      	movs	r2, #0
 800b918:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b91c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b91e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b922:	b25b      	sxtb	r3, r3
 800b924:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b928:	d103      	bne.n	800b932 <xQueueGenericSend+0x18a>
 800b92a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b92c:	2200      	movs	r2, #0
 800b92e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b932:	f001 ff23 	bl	800d77c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b936:	1d3a      	adds	r2, r7, #4
 800b938:	f107 0314 	add.w	r3, r7, #20
 800b93c:	4611      	mov	r1, r2
 800b93e:	4618      	mov	r0, r3
 800b940:	f001 f82e 	bl	800c9a0 <xTaskCheckForTimeOut>
 800b944:	4603      	mov	r3, r0
 800b946:	2b00      	cmp	r3, #0
 800b948:	d124      	bne.n	800b994 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b94a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b94c:	f000 faa6 	bl	800be9c <prvIsQueueFull>
 800b950:	4603      	mov	r3, r0
 800b952:	2b00      	cmp	r3, #0
 800b954:	d018      	beq.n	800b988 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b958:	3310      	adds	r3, #16
 800b95a:	687a      	ldr	r2, [r7, #4]
 800b95c:	4611      	mov	r1, r2
 800b95e:	4618      	mov	r0, r3
 800b960:	f000 ff52 	bl	800c808 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b964:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b966:	f000 fa31 	bl	800bdcc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b96a:	f000 fd7f 	bl	800c46c <xTaskResumeAll>
 800b96e:	4603      	mov	r3, r0
 800b970:	2b00      	cmp	r3, #0
 800b972:	f47f af7c 	bne.w	800b86e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800b976:	4b0c      	ldr	r3, [pc, #48]	@ (800b9a8 <xQueueGenericSend+0x200>)
 800b978:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b97c:	601a      	str	r2, [r3, #0]
 800b97e:	f3bf 8f4f 	dsb	sy
 800b982:	f3bf 8f6f 	isb	sy
 800b986:	e772      	b.n	800b86e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b988:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b98a:	f000 fa1f 	bl	800bdcc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b98e:	f000 fd6d 	bl	800c46c <xTaskResumeAll>
 800b992:	e76c      	b.n	800b86e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b994:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b996:	f000 fa19 	bl	800bdcc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b99a:	f000 fd67 	bl	800c46c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b99e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b9a0:	4618      	mov	r0, r3
 800b9a2:	3738      	adds	r7, #56	@ 0x38
 800b9a4:	46bd      	mov	sp, r7
 800b9a6:	bd80      	pop	{r7, pc}
 800b9a8:	e000ed04 	.word	0xe000ed04

0800b9ac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b9ac:	b580      	push	{r7, lr}
 800b9ae:	b090      	sub	sp, #64	@ 0x40
 800b9b0:	af00      	add	r7, sp, #0
 800b9b2:	60f8      	str	r0, [r7, #12]
 800b9b4:	60b9      	str	r1, [r7, #8]
 800b9b6:	607a      	str	r2, [r7, #4]
 800b9b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800b9be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d10b      	bne.n	800b9dc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800b9c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9c8:	f383 8811 	msr	BASEPRI, r3
 800b9cc:	f3bf 8f6f 	isb	sy
 800b9d0:	f3bf 8f4f 	dsb	sy
 800b9d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b9d6:	bf00      	nop
 800b9d8:	bf00      	nop
 800b9da:	e7fd      	b.n	800b9d8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b9dc:	68bb      	ldr	r3, [r7, #8]
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d103      	bne.n	800b9ea <xQueueGenericSendFromISR+0x3e>
 800b9e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d101      	bne.n	800b9ee <xQueueGenericSendFromISR+0x42>
 800b9ea:	2301      	movs	r3, #1
 800b9ec:	e000      	b.n	800b9f0 <xQueueGenericSendFromISR+0x44>
 800b9ee:	2300      	movs	r3, #0
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d10b      	bne.n	800ba0c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800b9f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9f8:	f383 8811 	msr	BASEPRI, r3
 800b9fc:	f3bf 8f6f 	isb	sy
 800ba00:	f3bf 8f4f 	dsb	sy
 800ba04:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ba06:	bf00      	nop
 800ba08:	bf00      	nop
 800ba0a:	e7fd      	b.n	800ba08 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ba0c:	683b      	ldr	r3, [r7, #0]
 800ba0e:	2b02      	cmp	r3, #2
 800ba10:	d103      	bne.n	800ba1a <xQueueGenericSendFromISR+0x6e>
 800ba12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba16:	2b01      	cmp	r3, #1
 800ba18:	d101      	bne.n	800ba1e <xQueueGenericSendFromISR+0x72>
 800ba1a:	2301      	movs	r3, #1
 800ba1c:	e000      	b.n	800ba20 <xQueueGenericSendFromISR+0x74>
 800ba1e:	2300      	movs	r3, #0
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d10b      	bne.n	800ba3c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800ba24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba28:	f383 8811 	msr	BASEPRI, r3
 800ba2c:	f3bf 8f6f 	isb	sy
 800ba30:	f3bf 8f4f 	dsb	sy
 800ba34:	623b      	str	r3, [r7, #32]
}
 800ba36:	bf00      	nop
 800ba38:	bf00      	nop
 800ba3a:	e7fd      	b.n	800ba38 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ba3c:	f001 ff4c 	bl	800d8d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ba40:	f3ef 8211 	mrs	r2, BASEPRI
 800ba44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba48:	f383 8811 	msr	BASEPRI, r3
 800ba4c:	f3bf 8f6f 	isb	sy
 800ba50:	f3bf 8f4f 	dsb	sy
 800ba54:	61fa      	str	r2, [r7, #28]
 800ba56:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ba58:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ba5a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ba5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ba60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba64:	429a      	cmp	r2, r3
 800ba66:	d302      	bcc.n	800ba6e <xQueueGenericSendFromISR+0xc2>
 800ba68:	683b      	ldr	r3, [r7, #0]
 800ba6a:	2b02      	cmp	r3, #2
 800ba6c:	d12f      	bne.n	800bace <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ba6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba70:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ba74:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ba78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ba7e:	683a      	ldr	r2, [r7, #0]
 800ba80:	68b9      	ldr	r1, [r7, #8]
 800ba82:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ba84:	f000 f912 	bl	800bcac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ba88:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800ba8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba90:	d112      	bne.n	800bab8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ba92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d016      	beq.n	800bac8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ba9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba9c:	3324      	adds	r3, #36	@ 0x24
 800ba9e:	4618      	mov	r0, r3
 800baa0:	f000 ff04 	bl	800c8ac <xTaskRemoveFromEventList>
 800baa4:	4603      	mov	r3, r0
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d00e      	beq.n	800bac8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	2b00      	cmp	r3, #0
 800baae:	d00b      	beq.n	800bac8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	2201      	movs	r2, #1
 800bab4:	601a      	str	r2, [r3, #0]
 800bab6:	e007      	b.n	800bac8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bab8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800babc:	3301      	adds	r3, #1
 800babe:	b2db      	uxtb	r3, r3
 800bac0:	b25a      	sxtb	r2, r3
 800bac2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bac4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800bac8:	2301      	movs	r3, #1
 800baca:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800bacc:	e001      	b.n	800bad2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bace:	2300      	movs	r3, #0
 800bad0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bad2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bad4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bad6:	697b      	ldr	r3, [r7, #20]
 800bad8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800badc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bade:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800bae0:	4618      	mov	r0, r3
 800bae2:	3740      	adds	r7, #64	@ 0x40
 800bae4:	46bd      	mov	sp, r7
 800bae6:	bd80      	pop	{r7, pc}

0800bae8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bae8:	b580      	push	{r7, lr}
 800baea:	b08c      	sub	sp, #48	@ 0x30
 800baec:	af00      	add	r7, sp, #0
 800baee:	60f8      	str	r0, [r7, #12]
 800baf0:	60b9      	str	r1, [r7, #8]
 800baf2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800baf4:	2300      	movs	r3, #0
 800baf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bafc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d10b      	bne.n	800bb1a <xQueueReceive+0x32>
	__asm volatile
 800bb02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb06:	f383 8811 	msr	BASEPRI, r3
 800bb0a:	f3bf 8f6f 	isb	sy
 800bb0e:	f3bf 8f4f 	dsb	sy
 800bb12:	623b      	str	r3, [r7, #32]
}
 800bb14:	bf00      	nop
 800bb16:	bf00      	nop
 800bb18:	e7fd      	b.n	800bb16 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bb1a:	68bb      	ldr	r3, [r7, #8]
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d103      	bne.n	800bb28 <xQueueReceive+0x40>
 800bb20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d101      	bne.n	800bb2c <xQueueReceive+0x44>
 800bb28:	2301      	movs	r3, #1
 800bb2a:	e000      	b.n	800bb2e <xQueueReceive+0x46>
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d10b      	bne.n	800bb4a <xQueueReceive+0x62>
	__asm volatile
 800bb32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb36:	f383 8811 	msr	BASEPRI, r3
 800bb3a:	f3bf 8f6f 	isb	sy
 800bb3e:	f3bf 8f4f 	dsb	sy
 800bb42:	61fb      	str	r3, [r7, #28]
}
 800bb44:	bf00      	nop
 800bb46:	bf00      	nop
 800bb48:	e7fd      	b.n	800bb46 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bb4a:	f001 f875 	bl	800cc38 <xTaskGetSchedulerState>
 800bb4e:	4603      	mov	r3, r0
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d102      	bne.n	800bb5a <xQueueReceive+0x72>
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d101      	bne.n	800bb5e <xQueueReceive+0x76>
 800bb5a:	2301      	movs	r3, #1
 800bb5c:	e000      	b.n	800bb60 <xQueueReceive+0x78>
 800bb5e:	2300      	movs	r3, #0
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d10b      	bne.n	800bb7c <xQueueReceive+0x94>
	__asm volatile
 800bb64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb68:	f383 8811 	msr	BASEPRI, r3
 800bb6c:	f3bf 8f6f 	isb	sy
 800bb70:	f3bf 8f4f 	dsb	sy
 800bb74:	61bb      	str	r3, [r7, #24]
}
 800bb76:	bf00      	nop
 800bb78:	bf00      	nop
 800bb7a:	e7fd      	b.n	800bb78 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bb7c:	f001 fdcc 	bl	800d718 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bb80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb84:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bb86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d01f      	beq.n	800bbcc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bb8c:	68b9      	ldr	r1, [r7, #8]
 800bb8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bb90:	f000 f8f6 	bl	800bd80 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bb94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb96:	1e5a      	subs	r2, r3, #1
 800bb98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb9a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bb9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb9e:	691b      	ldr	r3, [r3, #16]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d00f      	beq.n	800bbc4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bba6:	3310      	adds	r3, #16
 800bba8:	4618      	mov	r0, r3
 800bbaa:	f000 fe7f 	bl	800c8ac <xTaskRemoveFromEventList>
 800bbae:	4603      	mov	r3, r0
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d007      	beq.n	800bbc4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bbb4:	4b3c      	ldr	r3, [pc, #240]	@ (800bca8 <xQueueReceive+0x1c0>)
 800bbb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bbba:	601a      	str	r2, [r3, #0]
 800bbbc:	f3bf 8f4f 	dsb	sy
 800bbc0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bbc4:	f001 fdda 	bl	800d77c <vPortExitCritical>
				return pdPASS;
 800bbc8:	2301      	movs	r3, #1
 800bbca:	e069      	b.n	800bca0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d103      	bne.n	800bbda <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bbd2:	f001 fdd3 	bl	800d77c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	e062      	b.n	800bca0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bbda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d106      	bne.n	800bbee <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bbe0:	f107 0310 	add.w	r3, r7, #16
 800bbe4:	4618      	mov	r0, r3
 800bbe6:	f000 fec5 	bl	800c974 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bbea:	2301      	movs	r3, #1
 800bbec:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bbee:	f001 fdc5 	bl	800d77c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bbf2:	f000 fc2d 	bl	800c450 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bbf6:	f001 fd8f 	bl	800d718 <vPortEnterCritical>
 800bbfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbfc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bc00:	b25b      	sxtb	r3, r3
 800bc02:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc06:	d103      	bne.n	800bc10 <xQueueReceive+0x128>
 800bc08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc0a:	2200      	movs	r2, #0
 800bc0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bc10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc12:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bc16:	b25b      	sxtb	r3, r3
 800bc18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc1c:	d103      	bne.n	800bc26 <xQueueReceive+0x13e>
 800bc1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc20:	2200      	movs	r2, #0
 800bc22:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bc26:	f001 fda9 	bl	800d77c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bc2a:	1d3a      	adds	r2, r7, #4
 800bc2c:	f107 0310 	add.w	r3, r7, #16
 800bc30:	4611      	mov	r1, r2
 800bc32:	4618      	mov	r0, r3
 800bc34:	f000 feb4 	bl	800c9a0 <xTaskCheckForTimeOut>
 800bc38:	4603      	mov	r3, r0
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d123      	bne.n	800bc86 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bc3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bc40:	f000 f916 	bl	800be70 <prvIsQueueEmpty>
 800bc44:	4603      	mov	r3, r0
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d017      	beq.n	800bc7a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bc4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc4c:	3324      	adds	r3, #36	@ 0x24
 800bc4e:	687a      	ldr	r2, [r7, #4]
 800bc50:	4611      	mov	r1, r2
 800bc52:	4618      	mov	r0, r3
 800bc54:	f000 fdd8 	bl	800c808 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bc58:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bc5a:	f000 f8b7 	bl	800bdcc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bc5e:	f000 fc05 	bl	800c46c <xTaskResumeAll>
 800bc62:	4603      	mov	r3, r0
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d189      	bne.n	800bb7c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800bc68:	4b0f      	ldr	r3, [pc, #60]	@ (800bca8 <xQueueReceive+0x1c0>)
 800bc6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc6e:	601a      	str	r2, [r3, #0]
 800bc70:	f3bf 8f4f 	dsb	sy
 800bc74:	f3bf 8f6f 	isb	sy
 800bc78:	e780      	b.n	800bb7c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800bc7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bc7c:	f000 f8a6 	bl	800bdcc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bc80:	f000 fbf4 	bl	800c46c <xTaskResumeAll>
 800bc84:	e77a      	b.n	800bb7c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800bc86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bc88:	f000 f8a0 	bl	800bdcc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bc8c:	f000 fbee 	bl	800c46c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bc90:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bc92:	f000 f8ed 	bl	800be70 <prvIsQueueEmpty>
 800bc96:	4603      	mov	r3, r0
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	f43f af6f 	beq.w	800bb7c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bc9e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bca0:	4618      	mov	r0, r3
 800bca2:	3730      	adds	r7, #48	@ 0x30
 800bca4:	46bd      	mov	sp, r7
 800bca6:	bd80      	pop	{r7, pc}
 800bca8:	e000ed04 	.word	0xe000ed04

0800bcac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b086      	sub	sp, #24
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	60f8      	str	r0, [r7, #12]
 800bcb4:	60b9      	str	r1, [r7, #8]
 800bcb6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800bcb8:	2300      	movs	r3, #0
 800bcba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcc0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d10d      	bne.n	800bce6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d14d      	bne.n	800bd6e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	689b      	ldr	r3, [r3, #8]
 800bcd6:	4618      	mov	r0, r3
 800bcd8:	f000 ffcc 	bl	800cc74 <xTaskPriorityDisinherit>
 800bcdc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	2200      	movs	r2, #0
 800bce2:	609a      	str	r2, [r3, #8]
 800bce4:	e043      	b.n	800bd6e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d119      	bne.n	800bd20 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	6858      	ldr	r0, [r3, #4]
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bcf4:	461a      	mov	r2, r3
 800bcf6:	68b9      	ldr	r1, [r7, #8]
 800bcf8:	f002 f8a2 	bl	800de40 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	685a      	ldr	r2, [r3, #4]
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd04:	441a      	add	r2, r3
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	685a      	ldr	r2, [r3, #4]
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	689b      	ldr	r3, [r3, #8]
 800bd12:	429a      	cmp	r2, r3
 800bd14:	d32b      	bcc.n	800bd6e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	681a      	ldr	r2, [r3, #0]
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	605a      	str	r2, [r3, #4]
 800bd1e:	e026      	b.n	800bd6e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	68d8      	ldr	r0, [r3, #12]
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd28:	461a      	mov	r2, r3
 800bd2a:	68b9      	ldr	r1, [r7, #8]
 800bd2c:	f002 f888 	bl	800de40 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	68da      	ldr	r2, [r3, #12]
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd38:	425b      	negs	r3, r3
 800bd3a:	441a      	add	r2, r3
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	68da      	ldr	r2, [r3, #12]
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	429a      	cmp	r2, r3
 800bd4a:	d207      	bcs.n	800bd5c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	689a      	ldr	r2, [r3, #8]
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd54:	425b      	negs	r3, r3
 800bd56:	441a      	add	r2, r3
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	2b02      	cmp	r3, #2
 800bd60:	d105      	bne.n	800bd6e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bd62:	693b      	ldr	r3, [r7, #16]
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d002      	beq.n	800bd6e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bd68:	693b      	ldr	r3, [r7, #16]
 800bd6a:	3b01      	subs	r3, #1
 800bd6c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bd6e:	693b      	ldr	r3, [r7, #16]
 800bd70:	1c5a      	adds	r2, r3, #1
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800bd76:	697b      	ldr	r3, [r7, #20]
}
 800bd78:	4618      	mov	r0, r3
 800bd7a:	3718      	adds	r7, #24
 800bd7c:	46bd      	mov	sp, r7
 800bd7e:	bd80      	pop	{r7, pc}

0800bd80 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800bd80:	b580      	push	{r7, lr}
 800bd82:	b082      	sub	sp, #8
 800bd84:	af00      	add	r7, sp, #0
 800bd86:	6078      	str	r0, [r7, #4]
 800bd88:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d018      	beq.n	800bdc4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	68da      	ldr	r2, [r3, #12]
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bd9a:	441a      	add	r2, r3
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	68da      	ldr	r2, [r3, #12]
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	689b      	ldr	r3, [r3, #8]
 800bda8:	429a      	cmp	r2, r3
 800bdaa:	d303      	bcc.n	800bdb4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	681a      	ldr	r2, [r3, #0]
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	68d9      	ldr	r1, [r3, #12]
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bdbc:	461a      	mov	r2, r3
 800bdbe:	6838      	ldr	r0, [r7, #0]
 800bdc0:	f002 f83e 	bl	800de40 <memcpy>
	}
}
 800bdc4:	bf00      	nop
 800bdc6:	3708      	adds	r7, #8
 800bdc8:	46bd      	mov	sp, r7
 800bdca:	bd80      	pop	{r7, pc}

0800bdcc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bdcc:	b580      	push	{r7, lr}
 800bdce:	b084      	sub	sp, #16
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bdd4:	f001 fca0 	bl	800d718 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bdde:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bde0:	e011      	b.n	800be06 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d012      	beq.n	800be10 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	3324      	adds	r3, #36	@ 0x24
 800bdee:	4618      	mov	r0, r3
 800bdf0:	f000 fd5c 	bl	800c8ac <xTaskRemoveFromEventList>
 800bdf4:	4603      	mov	r3, r0
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d001      	beq.n	800bdfe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bdfa:	f000 fe35 	bl	800ca68 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bdfe:	7bfb      	ldrb	r3, [r7, #15]
 800be00:	3b01      	subs	r3, #1
 800be02:	b2db      	uxtb	r3, r3
 800be04:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800be06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	dce9      	bgt.n	800bde2 <prvUnlockQueue+0x16>
 800be0e:	e000      	b.n	800be12 <prvUnlockQueue+0x46>
					break;
 800be10:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	22ff      	movs	r2, #255	@ 0xff
 800be16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800be1a:	f001 fcaf 	bl	800d77c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800be1e:	f001 fc7b 	bl	800d718 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800be28:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800be2a:	e011      	b.n	800be50 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	691b      	ldr	r3, [r3, #16]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d012      	beq.n	800be5a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	3310      	adds	r3, #16
 800be38:	4618      	mov	r0, r3
 800be3a:	f000 fd37 	bl	800c8ac <xTaskRemoveFromEventList>
 800be3e:	4603      	mov	r3, r0
 800be40:	2b00      	cmp	r3, #0
 800be42:	d001      	beq.n	800be48 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800be44:	f000 fe10 	bl	800ca68 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800be48:	7bbb      	ldrb	r3, [r7, #14]
 800be4a:	3b01      	subs	r3, #1
 800be4c:	b2db      	uxtb	r3, r3
 800be4e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800be50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800be54:	2b00      	cmp	r3, #0
 800be56:	dce9      	bgt.n	800be2c <prvUnlockQueue+0x60>
 800be58:	e000      	b.n	800be5c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800be5a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	22ff      	movs	r2, #255	@ 0xff
 800be60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800be64:	f001 fc8a 	bl	800d77c <vPortExitCritical>
}
 800be68:	bf00      	nop
 800be6a:	3710      	adds	r7, #16
 800be6c:	46bd      	mov	sp, r7
 800be6e:	bd80      	pop	{r7, pc}

0800be70 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800be70:	b580      	push	{r7, lr}
 800be72:	b084      	sub	sp, #16
 800be74:	af00      	add	r7, sp, #0
 800be76:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800be78:	f001 fc4e 	bl	800d718 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be80:	2b00      	cmp	r3, #0
 800be82:	d102      	bne.n	800be8a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800be84:	2301      	movs	r3, #1
 800be86:	60fb      	str	r3, [r7, #12]
 800be88:	e001      	b.n	800be8e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800be8a:	2300      	movs	r3, #0
 800be8c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800be8e:	f001 fc75 	bl	800d77c <vPortExitCritical>

	return xReturn;
 800be92:	68fb      	ldr	r3, [r7, #12]
}
 800be94:	4618      	mov	r0, r3
 800be96:	3710      	adds	r7, #16
 800be98:	46bd      	mov	sp, r7
 800be9a:	bd80      	pop	{r7, pc}

0800be9c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b084      	sub	sp, #16
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bea4:	f001 fc38 	bl	800d718 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800beb0:	429a      	cmp	r2, r3
 800beb2:	d102      	bne.n	800beba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800beb4:	2301      	movs	r3, #1
 800beb6:	60fb      	str	r3, [r7, #12]
 800beb8:	e001      	b.n	800bebe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800beba:	2300      	movs	r3, #0
 800bebc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bebe:	f001 fc5d 	bl	800d77c <vPortExitCritical>

	return xReturn;
 800bec2:	68fb      	ldr	r3, [r7, #12]
}
 800bec4:	4618      	mov	r0, r3
 800bec6:	3710      	adds	r7, #16
 800bec8:	46bd      	mov	sp, r7
 800beca:	bd80      	pop	{r7, pc}

0800becc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800becc:	b480      	push	{r7}
 800bece:	b085      	sub	sp, #20
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	6078      	str	r0, [r7, #4]
 800bed4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bed6:	2300      	movs	r3, #0
 800bed8:	60fb      	str	r3, [r7, #12]
 800beda:	e014      	b.n	800bf06 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800bedc:	4a0f      	ldr	r2, [pc, #60]	@ (800bf1c <vQueueAddToRegistry+0x50>)
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d10b      	bne.n	800bf00 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800bee8:	490c      	ldr	r1, [pc, #48]	@ (800bf1c <vQueueAddToRegistry+0x50>)
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	683a      	ldr	r2, [r7, #0]
 800beee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800bef2:	4a0a      	ldr	r2, [pc, #40]	@ (800bf1c <vQueueAddToRegistry+0x50>)
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	00db      	lsls	r3, r3, #3
 800bef8:	4413      	add	r3, r2
 800befa:	687a      	ldr	r2, [r7, #4]
 800befc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800befe:	e006      	b.n	800bf0e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	3301      	adds	r3, #1
 800bf04:	60fb      	str	r3, [r7, #12]
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	2b07      	cmp	r3, #7
 800bf0a:	d9e7      	bls.n	800bedc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800bf0c:	bf00      	nop
 800bf0e:	bf00      	nop
 800bf10:	3714      	adds	r7, #20
 800bf12:	46bd      	mov	sp, r7
 800bf14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf18:	4770      	bx	lr
 800bf1a:	bf00      	nop
 800bf1c:	20000e50 	.word	0x20000e50

0800bf20 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bf20:	b580      	push	{r7, lr}
 800bf22:	b086      	sub	sp, #24
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	60f8      	str	r0, [r7, #12]
 800bf28:	60b9      	str	r1, [r7, #8]
 800bf2a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800bf30:	f001 fbf2 	bl	800d718 <vPortEnterCritical>
 800bf34:	697b      	ldr	r3, [r7, #20]
 800bf36:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bf3a:	b25b      	sxtb	r3, r3
 800bf3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf40:	d103      	bne.n	800bf4a <vQueueWaitForMessageRestricted+0x2a>
 800bf42:	697b      	ldr	r3, [r7, #20]
 800bf44:	2200      	movs	r2, #0
 800bf46:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bf4a:	697b      	ldr	r3, [r7, #20]
 800bf4c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bf50:	b25b      	sxtb	r3, r3
 800bf52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf56:	d103      	bne.n	800bf60 <vQueueWaitForMessageRestricted+0x40>
 800bf58:	697b      	ldr	r3, [r7, #20]
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bf60:	f001 fc0c 	bl	800d77c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800bf64:	697b      	ldr	r3, [r7, #20]
 800bf66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d106      	bne.n	800bf7a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800bf6c:	697b      	ldr	r3, [r7, #20]
 800bf6e:	3324      	adds	r3, #36	@ 0x24
 800bf70:	687a      	ldr	r2, [r7, #4]
 800bf72:	68b9      	ldr	r1, [r7, #8]
 800bf74:	4618      	mov	r0, r3
 800bf76:	f000 fc6d 	bl	800c854 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800bf7a:	6978      	ldr	r0, [r7, #20]
 800bf7c:	f7ff ff26 	bl	800bdcc <prvUnlockQueue>
	}
 800bf80:	bf00      	nop
 800bf82:	3718      	adds	r7, #24
 800bf84:	46bd      	mov	sp, r7
 800bf86:	bd80      	pop	{r7, pc}

0800bf88 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bf88:	b580      	push	{r7, lr}
 800bf8a:	b08e      	sub	sp, #56	@ 0x38
 800bf8c:	af04      	add	r7, sp, #16
 800bf8e:	60f8      	str	r0, [r7, #12]
 800bf90:	60b9      	str	r1, [r7, #8]
 800bf92:	607a      	str	r2, [r7, #4]
 800bf94:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bf96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d10b      	bne.n	800bfb4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800bf9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfa0:	f383 8811 	msr	BASEPRI, r3
 800bfa4:	f3bf 8f6f 	isb	sy
 800bfa8:	f3bf 8f4f 	dsb	sy
 800bfac:	623b      	str	r3, [r7, #32]
}
 800bfae:	bf00      	nop
 800bfb0:	bf00      	nop
 800bfb2:	e7fd      	b.n	800bfb0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bfb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d10b      	bne.n	800bfd2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800bfba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfbe:	f383 8811 	msr	BASEPRI, r3
 800bfc2:	f3bf 8f6f 	isb	sy
 800bfc6:	f3bf 8f4f 	dsb	sy
 800bfca:	61fb      	str	r3, [r7, #28]
}
 800bfcc:	bf00      	nop
 800bfce:	bf00      	nop
 800bfd0:	e7fd      	b.n	800bfce <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bfd2:	23a8      	movs	r3, #168	@ 0xa8
 800bfd4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bfd6:	693b      	ldr	r3, [r7, #16]
 800bfd8:	2ba8      	cmp	r3, #168	@ 0xa8
 800bfda:	d00b      	beq.n	800bff4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800bfdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfe0:	f383 8811 	msr	BASEPRI, r3
 800bfe4:	f3bf 8f6f 	isb	sy
 800bfe8:	f3bf 8f4f 	dsb	sy
 800bfec:	61bb      	str	r3, [r7, #24]
}
 800bfee:	bf00      	nop
 800bff0:	bf00      	nop
 800bff2:	e7fd      	b.n	800bff0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bff4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d01e      	beq.n	800c03a <xTaskCreateStatic+0xb2>
 800bffc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d01b      	beq.n	800c03a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c004:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c008:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c00a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c00c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c00e:	2202      	movs	r2, #2
 800c010:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c014:	2300      	movs	r3, #0
 800c016:	9303      	str	r3, [sp, #12]
 800c018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c01a:	9302      	str	r3, [sp, #8]
 800c01c:	f107 0314 	add.w	r3, r7, #20
 800c020:	9301      	str	r3, [sp, #4]
 800c022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c024:	9300      	str	r3, [sp, #0]
 800c026:	683b      	ldr	r3, [r7, #0]
 800c028:	687a      	ldr	r2, [r7, #4]
 800c02a:	68b9      	ldr	r1, [r7, #8]
 800c02c:	68f8      	ldr	r0, [r7, #12]
 800c02e:	f000 f851 	bl	800c0d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c032:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c034:	f000 f8f6 	bl	800c224 <prvAddNewTaskToReadyList>
 800c038:	e001      	b.n	800c03e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800c03a:	2300      	movs	r3, #0
 800c03c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c03e:	697b      	ldr	r3, [r7, #20]
	}
 800c040:	4618      	mov	r0, r3
 800c042:	3728      	adds	r7, #40	@ 0x28
 800c044:	46bd      	mov	sp, r7
 800c046:	bd80      	pop	{r7, pc}

0800c048 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c048:	b580      	push	{r7, lr}
 800c04a:	b08c      	sub	sp, #48	@ 0x30
 800c04c:	af04      	add	r7, sp, #16
 800c04e:	60f8      	str	r0, [r7, #12]
 800c050:	60b9      	str	r1, [r7, #8]
 800c052:	603b      	str	r3, [r7, #0]
 800c054:	4613      	mov	r3, r2
 800c056:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c058:	88fb      	ldrh	r3, [r7, #6]
 800c05a:	009b      	lsls	r3, r3, #2
 800c05c:	4618      	mov	r0, r3
 800c05e:	f001 fc7d 	bl	800d95c <pvPortMalloc>
 800c062:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c064:	697b      	ldr	r3, [r7, #20]
 800c066:	2b00      	cmp	r3, #0
 800c068:	d00e      	beq.n	800c088 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c06a:	20a8      	movs	r0, #168	@ 0xa8
 800c06c:	f001 fc76 	bl	800d95c <pvPortMalloc>
 800c070:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c072:	69fb      	ldr	r3, [r7, #28]
 800c074:	2b00      	cmp	r3, #0
 800c076:	d003      	beq.n	800c080 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c078:	69fb      	ldr	r3, [r7, #28]
 800c07a:	697a      	ldr	r2, [r7, #20]
 800c07c:	631a      	str	r2, [r3, #48]	@ 0x30
 800c07e:	e005      	b.n	800c08c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c080:	6978      	ldr	r0, [r7, #20]
 800c082:	f001 fd39 	bl	800daf8 <vPortFree>
 800c086:	e001      	b.n	800c08c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c088:	2300      	movs	r3, #0
 800c08a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c08c:	69fb      	ldr	r3, [r7, #28]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d017      	beq.n	800c0c2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c092:	69fb      	ldr	r3, [r7, #28]
 800c094:	2200      	movs	r2, #0
 800c096:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c09a:	88fa      	ldrh	r2, [r7, #6]
 800c09c:	2300      	movs	r3, #0
 800c09e:	9303      	str	r3, [sp, #12]
 800c0a0:	69fb      	ldr	r3, [r7, #28]
 800c0a2:	9302      	str	r3, [sp, #8]
 800c0a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0a6:	9301      	str	r3, [sp, #4]
 800c0a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0aa:	9300      	str	r3, [sp, #0]
 800c0ac:	683b      	ldr	r3, [r7, #0]
 800c0ae:	68b9      	ldr	r1, [r7, #8]
 800c0b0:	68f8      	ldr	r0, [r7, #12]
 800c0b2:	f000 f80f 	bl	800c0d4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c0b6:	69f8      	ldr	r0, [r7, #28]
 800c0b8:	f000 f8b4 	bl	800c224 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c0bc:	2301      	movs	r3, #1
 800c0be:	61bb      	str	r3, [r7, #24]
 800c0c0:	e002      	b.n	800c0c8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c0c2:	f04f 33ff 	mov.w	r3, #4294967295
 800c0c6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c0c8:	69bb      	ldr	r3, [r7, #24]
	}
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	3720      	adds	r7, #32
 800c0ce:	46bd      	mov	sp, r7
 800c0d0:	bd80      	pop	{r7, pc}
	...

0800c0d4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c0d4:	b580      	push	{r7, lr}
 800c0d6:	b088      	sub	sp, #32
 800c0d8:	af00      	add	r7, sp, #0
 800c0da:	60f8      	str	r0, [r7, #12]
 800c0dc:	60b9      	str	r1, [r7, #8]
 800c0de:	607a      	str	r2, [r7, #4]
 800c0e0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c0e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0e4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	009b      	lsls	r3, r3, #2
 800c0ea:	461a      	mov	r2, r3
 800c0ec:	21a5      	movs	r1, #165	@ 0xa5
 800c0ee:	f001 fe23 	bl	800dd38 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c0f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800c0fc:	3b01      	subs	r3, #1
 800c0fe:	009b      	lsls	r3, r3, #2
 800c100:	4413      	add	r3, r2
 800c102:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c104:	69bb      	ldr	r3, [r7, #24]
 800c106:	f023 0307 	bic.w	r3, r3, #7
 800c10a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c10c:	69bb      	ldr	r3, [r7, #24]
 800c10e:	f003 0307 	and.w	r3, r3, #7
 800c112:	2b00      	cmp	r3, #0
 800c114:	d00b      	beq.n	800c12e <prvInitialiseNewTask+0x5a>
	__asm volatile
 800c116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c11a:	f383 8811 	msr	BASEPRI, r3
 800c11e:	f3bf 8f6f 	isb	sy
 800c122:	f3bf 8f4f 	dsb	sy
 800c126:	617b      	str	r3, [r7, #20]
}
 800c128:	bf00      	nop
 800c12a:	bf00      	nop
 800c12c:	e7fd      	b.n	800c12a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c12e:	68bb      	ldr	r3, [r7, #8]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d01f      	beq.n	800c174 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c134:	2300      	movs	r3, #0
 800c136:	61fb      	str	r3, [r7, #28]
 800c138:	e012      	b.n	800c160 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c13a:	68ba      	ldr	r2, [r7, #8]
 800c13c:	69fb      	ldr	r3, [r7, #28]
 800c13e:	4413      	add	r3, r2
 800c140:	7819      	ldrb	r1, [r3, #0]
 800c142:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c144:	69fb      	ldr	r3, [r7, #28]
 800c146:	4413      	add	r3, r2
 800c148:	3334      	adds	r3, #52	@ 0x34
 800c14a:	460a      	mov	r2, r1
 800c14c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c14e:	68ba      	ldr	r2, [r7, #8]
 800c150:	69fb      	ldr	r3, [r7, #28]
 800c152:	4413      	add	r3, r2
 800c154:	781b      	ldrb	r3, [r3, #0]
 800c156:	2b00      	cmp	r3, #0
 800c158:	d006      	beq.n	800c168 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c15a:	69fb      	ldr	r3, [r7, #28]
 800c15c:	3301      	adds	r3, #1
 800c15e:	61fb      	str	r3, [r7, #28]
 800c160:	69fb      	ldr	r3, [r7, #28]
 800c162:	2b0f      	cmp	r3, #15
 800c164:	d9e9      	bls.n	800c13a <prvInitialiseNewTask+0x66>
 800c166:	e000      	b.n	800c16a <prvInitialiseNewTask+0x96>
			{
				break;
 800c168:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c16a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c16c:	2200      	movs	r2, #0
 800c16e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c172:	e003      	b.n	800c17c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c176:	2200      	movs	r2, #0
 800c178:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c17c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c17e:	2b37      	cmp	r3, #55	@ 0x37
 800c180:	d901      	bls.n	800c186 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c182:	2337      	movs	r3, #55	@ 0x37
 800c184:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c188:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c18a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c18c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c18e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c190:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c194:	2200      	movs	r2, #0
 800c196:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c19a:	3304      	adds	r3, #4
 800c19c:	4618      	mov	r0, r3
 800c19e:	f7ff f965 	bl	800b46c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c1a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1a4:	3318      	adds	r3, #24
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	f7ff f960 	bl	800b46c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c1ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c1b0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c1b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1b4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c1b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1ba:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c1bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c1c0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c1c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1c4:	2200      	movs	r2, #0
 800c1c6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c1ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1cc:	2200      	movs	r2, #0
 800c1ce:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c1d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1d4:	3354      	adds	r3, #84	@ 0x54
 800c1d6:	224c      	movs	r2, #76	@ 0x4c
 800c1d8:	2100      	movs	r1, #0
 800c1da:	4618      	mov	r0, r3
 800c1dc:	f001 fdac 	bl	800dd38 <memset>
 800c1e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1e2:	4a0d      	ldr	r2, [pc, #52]	@ (800c218 <prvInitialiseNewTask+0x144>)
 800c1e4:	659a      	str	r2, [r3, #88]	@ 0x58
 800c1e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1e8:	4a0c      	ldr	r2, [pc, #48]	@ (800c21c <prvInitialiseNewTask+0x148>)
 800c1ea:	65da      	str	r2, [r3, #92]	@ 0x5c
 800c1ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1ee:	4a0c      	ldr	r2, [pc, #48]	@ (800c220 <prvInitialiseNewTask+0x14c>)
 800c1f0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c1f2:	683a      	ldr	r2, [r7, #0]
 800c1f4:	68f9      	ldr	r1, [r7, #12]
 800c1f6:	69b8      	ldr	r0, [r7, #24]
 800c1f8:	f001 f95a 	bl	800d4b0 <pxPortInitialiseStack>
 800c1fc:	4602      	mov	r2, r0
 800c1fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c200:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c204:	2b00      	cmp	r3, #0
 800c206:	d002      	beq.n	800c20e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c20a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c20c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c20e:	bf00      	nop
 800c210:	3720      	adds	r7, #32
 800c212:	46bd      	mov	sp, r7
 800c214:	bd80      	pop	{r7, pc}
 800c216:	bf00      	nop
 800c218:	20003bf4 	.word	0x20003bf4
 800c21c:	20003c5c 	.word	0x20003c5c
 800c220:	20003cc4 	.word	0x20003cc4

0800c224 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c224:	b580      	push	{r7, lr}
 800c226:	b082      	sub	sp, #8
 800c228:	af00      	add	r7, sp, #0
 800c22a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c22c:	f001 fa74 	bl	800d718 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c230:	4b2d      	ldr	r3, [pc, #180]	@ (800c2e8 <prvAddNewTaskToReadyList+0xc4>)
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	3301      	adds	r3, #1
 800c236:	4a2c      	ldr	r2, [pc, #176]	@ (800c2e8 <prvAddNewTaskToReadyList+0xc4>)
 800c238:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c23a:	4b2c      	ldr	r3, [pc, #176]	@ (800c2ec <prvAddNewTaskToReadyList+0xc8>)
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d109      	bne.n	800c256 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c242:	4a2a      	ldr	r2, [pc, #168]	@ (800c2ec <prvAddNewTaskToReadyList+0xc8>)
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c248:	4b27      	ldr	r3, [pc, #156]	@ (800c2e8 <prvAddNewTaskToReadyList+0xc4>)
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	2b01      	cmp	r3, #1
 800c24e:	d110      	bne.n	800c272 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c250:	f000 fc2e 	bl	800cab0 <prvInitialiseTaskLists>
 800c254:	e00d      	b.n	800c272 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c256:	4b26      	ldr	r3, [pc, #152]	@ (800c2f0 <prvAddNewTaskToReadyList+0xcc>)
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d109      	bne.n	800c272 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c25e:	4b23      	ldr	r3, [pc, #140]	@ (800c2ec <prvAddNewTaskToReadyList+0xc8>)
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c268:	429a      	cmp	r2, r3
 800c26a:	d802      	bhi.n	800c272 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c26c:	4a1f      	ldr	r2, [pc, #124]	@ (800c2ec <prvAddNewTaskToReadyList+0xc8>)
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c272:	4b20      	ldr	r3, [pc, #128]	@ (800c2f4 <prvAddNewTaskToReadyList+0xd0>)
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	3301      	adds	r3, #1
 800c278:	4a1e      	ldr	r2, [pc, #120]	@ (800c2f4 <prvAddNewTaskToReadyList+0xd0>)
 800c27a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c27c:	4b1d      	ldr	r3, [pc, #116]	@ (800c2f4 <prvAddNewTaskToReadyList+0xd0>)
 800c27e:	681a      	ldr	r2, [r3, #0]
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c288:	4b1b      	ldr	r3, [pc, #108]	@ (800c2f8 <prvAddNewTaskToReadyList+0xd4>)
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	429a      	cmp	r2, r3
 800c28e:	d903      	bls.n	800c298 <prvAddNewTaskToReadyList+0x74>
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c294:	4a18      	ldr	r2, [pc, #96]	@ (800c2f8 <prvAddNewTaskToReadyList+0xd4>)
 800c296:	6013      	str	r3, [r2, #0]
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c29c:	4613      	mov	r3, r2
 800c29e:	009b      	lsls	r3, r3, #2
 800c2a0:	4413      	add	r3, r2
 800c2a2:	009b      	lsls	r3, r3, #2
 800c2a4:	4a15      	ldr	r2, [pc, #84]	@ (800c2fc <prvAddNewTaskToReadyList+0xd8>)
 800c2a6:	441a      	add	r2, r3
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	3304      	adds	r3, #4
 800c2ac:	4619      	mov	r1, r3
 800c2ae:	4610      	mov	r0, r2
 800c2b0:	f7ff f8e9 	bl	800b486 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c2b4:	f001 fa62 	bl	800d77c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c2b8:	4b0d      	ldr	r3, [pc, #52]	@ (800c2f0 <prvAddNewTaskToReadyList+0xcc>)
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d00e      	beq.n	800c2de <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c2c0:	4b0a      	ldr	r3, [pc, #40]	@ (800c2ec <prvAddNewTaskToReadyList+0xc8>)
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2ca:	429a      	cmp	r2, r3
 800c2cc:	d207      	bcs.n	800c2de <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c2ce:	4b0c      	ldr	r3, [pc, #48]	@ (800c300 <prvAddNewTaskToReadyList+0xdc>)
 800c2d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c2d4:	601a      	str	r2, [r3, #0]
 800c2d6:	f3bf 8f4f 	dsb	sy
 800c2da:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c2de:	bf00      	nop
 800c2e0:	3708      	adds	r7, #8
 800c2e2:	46bd      	mov	sp, r7
 800c2e4:	bd80      	pop	{r7, pc}
 800c2e6:	bf00      	nop
 800c2e8:	20001364 	.word	0x20001364
 800c2ec:	20000e90 	.word	0x20000e90
 800c2f0:	20001370 	.word	0x20001370
 800c2f4:	20001380 	.word	0x20001380
 800c2f8:	2000136c 	.word	0x2000136c
 800c2fc:	20000e94 	.word	0x20000e94
 800c300:	e000ed04 	.word	0xe000ed04

0800c304 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c304:	b580      	push	{r7, lr}
 800c306:	b084      	sub	sp, #16
 800c308:	af00      	add	r7, sp, #0
 800c30a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c30c:	2300      	movs	r3, #0
 800c30e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	2b00      	cmp	r3, #0
 800c314:	d018      	beq.n	800c348 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c316:	4b14      	ldr	r3, [pc, #80]	@ (800c368 <vTaskDelay+0x64>)
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d00b      	beq.n	800c336 <vTaskDelay+0x32>
	__asm volatile
 800c31e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c322:	f383 8811 	msr	BASEPRI, r3
 800c326:	f3bf 8f6f 	isb	sy
 800c32a:	f3bf 8f4f 	dsb	sy
 800c32e:	60bb      	str	r3, [r7, #8]
}
 800c330:	bf00      	nop
 800c332:	bf00      	nop
 800c334:	e7fd      	b.n	800c332 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c336:	f000 f88b 	bl	800c450 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c33a:	2100      	movs	r1, #0
 800c33c:	6878      	ldr	r0, [r7, #4]
 800c33e:	f000 fd09 	bl	800cd54 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c342:	f000 f893 	bl	800c46c <xTaskResumeAll>
 800c346:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d107      	bne.n	800c35e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800c34e:	4b07      	ldr	r3, [pc, #28]	@ (800c36c <vTaskDelay+0x68>)
 800c350:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c354:	601a      	str	r2, [r3, #0]
 800c356:	f3bf 8f4f 	dsb	sy
 800c35a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c35e:	bf00      	nop
 800c360:	3710      	adds	r7, #16
 800c362:	46bd      	mov	sp, r7
 800c364:	bd80      	pop	{r7, pc}
 800c366:	bf00      	nop
 800c368:	2000138c 	.word	0x2000138c
 800c36c:	e000ed04 	.word	0xe000ed04

0800c370 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c370:	b580      	push	{r7, lr}
 800c372:	b08a      	sub	sp, #40	@ 0x28
 800c374:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c376:	2300      	movs	r3, #0
 800c378:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c37a:	2300      	movs	r3, #0
 800c37c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c37e:	463a      	mov	r2, r7
 800c380:	1d39      	adds	r1, r7, #4
 800c382:	f107 0308 	add.w	r3, r7, #8
 800c386:	4618      	mov	r0, r3
 800c388:	f7ff f81c 	bl	800b3c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c38c:	6839      	ldr	r1, [r7, #0]
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	68ba      	ldr	r2, [r7, #8]
 800c392:	9202      	str	r2, [sp, #8]
 800c394:	9301      	str	r3, [sp, #4]
 800c396:	2300      	movs	r3, #0
 800c398:	9300      	str	r3, [sp, #0]
 800c39a:	2300      	movs	r3, #0
 800c39c:	460a      	mov	r2, r1
 800c39e:	4924      	ldr	r1, [pc, #144]	@ (800c430 <vTaskStartScheduler+0xc0>)
 800c3a0:	4824      	ldr	r0, [pc, #144]	@ (800c434 <vTaskStartScheduler+0xc4>)
 800c3a2:	f7ff fdf1 	bl	800bf88 <xTaskCreateStatic>
 800c3a6:	4603      	mov	r3, r0
 800c3a8:	4a23      	ldr	r2, [pc, #140]	@ (800c438 <vTaskStartScheduler+0xc8>)
 800c3aa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c3ac:	4b22      	ldr	r3, [pc, #136]	@ (800c438 <vTaskStartScheduler+0xc8>)
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d002      	beq.n	800c3ba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c3b4:	2301      	movs	r3, #1
 800c3b6:	617b      	str	r3, [r7, #20]
 800c3b8:	e001      	b.n	800c3be <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c3be:	697b      	ldr	r3, [r7, #20]
 800c3c0:	2b01      	cmp	r3, #1
 800c3c2:	d102      	bne.n	800c3ca <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c3c4:	f000 fd1a 	bl	800cdfc <xTimerCreateTimerTask>
 800c3c8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c3ca:	697b      	ldr	r3, [r7, #20]
 800c3cc:	2b01      	cmp	r3, #1
 800c3ce:	d11b      	bne.n	800c408 <vTaskStartScheduler+0x98>
	__asm volatile
 800c3d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3d4:	f383 8811 	msr	BASEPRI, r3
 800c3d8:	f3bf 8f6f 	isb	sy
 800c3dc:	f3bf 8f4f 	dsb	sy
 800c3e0:	613b      	str	r3, [r7, #16]
}
 800c3e2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c3e4:	4b15      	ldr	r3, [pc, #84]	@ (800c43c <vTaskStartScheduler+0xcc>)
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	3354      	adds	r3, #84	@ 0x54
 800c3ea:	4a15      	ldr	r2, [pc, #84]	@ (800c440 <vTaskStartScheduler+0xd0>)
 800c3ec:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c3ee:	4b15      	ldr	r3, [pc, #84]	@ (800c444 <vTaskStartScheduler+0xd4>)
 800c3f0:	f04f 32ff 	mov.w	r2, #4294967295
 800c3f4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c3f6:	4b14      	ldr	r3, [pc, #80]	@ (800c448 <vTaskStartScheduler+0xd8>)
 800c3f8:	2201      	movs	r2, #1
 800c3fa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c3fc:	4b13      	ldr	r3, [pc, #76]	@ (800c44c <vTaskStartScheduler+0xdc>)
 800c3fe:	2200      	movs	r2, #0
 800c400:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c402:	f001 f8e5 	bl	800d5d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c406:	e00f      	b.n	800c428 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c408:	697b      	ldr	r3, [r7, #20]
 800c40a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c40e:	d10b      	bne.n	800c428 <vTaskStartScheduler+0xb8>
	__asm volatile
 800c410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c414:	f383 8811 	msr	BASEPRI, r3
 800c418:	f3bf 8f6f 	isb	sy
 800c41c:	f3bf 8f4f 	dsb	sy
 800c420:	60fb      	str	r3, [r7, #12]
}
 800c422:	bf00      	nop
 800c424:	bf00      	nop
 800c426:	e7fd      	b.n	800c424 <vTaskStartScheduler+0xb4>
}
 800c428:	bf00      	nop
 800c42a:	3718      	adds	r7, #24
 800c42c:	46bd      	mov	sp, r7
 800c42e:	bd80      	pop	{r7, pc}
 800c430:	0800df38 	.word	0x0800df38
 800c434:	0800ca81 	.word	0x0800ca81
 800c438:	20001388 	.word	0x20001388
 800c43c:	20000e90 	.word	0x20000e90
 800c440:	20000010 	.word	0x20000010
 800c444:	20001384 	.word	0x20001384
 800c448:	20001370 	.word	0x20001370
 800c44c:	20001368 	.word	0x20001368

0800c450 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c450:	b480      	push	{r7}
 800c452:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c454:	4b04      	ldr	r3, [pc, #16]	@ (800c468 <vTaskSuspendAll+0x18>)
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	3301      	adds	r3, #1
 800c45a:	4a03      	ldr	r2, [pc, #12]	@ (800c468 <vTaskSuspendAll+0x18>)
 800c45c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c45e:	bf00      	nop
 800c460:	46bd      	mov	sp, r7
 800c462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c466:	4770      	bx	lr
 800c468:	2000138c 	.word	0x2000138c

0800c46c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c46c:	b580      	push	{r7, lr}
 800c46e:	b084      	sub	sp, #16
 800c470:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c472:	2300      	movs	r3, #0
 800c474:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c476:	2300      	movs	r3, #0
 800c478:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c47a:	4b42      	ldr	r3, [pc, #264]	@ (800c584 <xTaskResumeAll+0x118>)
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d10b      	bne.n	800c49a <xTaskResumeAll+0x2e>
	__asm volatile
 800c482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c486:	f383 8811 	msr	BASEPRI, r3
 800c48a:	f3bf 8f6f 	isb	sy
 800c48e:	f3bf 8f4f 	dsb	sy
 800c492:	603b      	str	r3, [r7, #0]
}
 800c494:	bf00      	nop
 800c496:	bf00      	nop
 800c498:	e7fd      	b.n	800c496 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c49a:	f001 f93d 	bl	800d718 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c49e:	4b39      	ldr	r3, [pc, #228]	@ (800c584 <xTaskResumeAll+0x118>)
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	3b01      	subs	r3, #1
 800c4a4:	4a37      	ldr	r2, [pc, #220]	@ (800c584 <xTaskResumeAll+0x118>)
 800c4a6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c4a8:	4b36      	ldr	r3, [pc, #216]	@ (800c584 <xTaskResumeAll+0x118>)
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d162      	bne.n	800c576 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c4b0:	4b35      	ldr	r3, [pc, #212]	@ (800c588 <xTaskResumeAll+0x11c>)
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d05e      	beq.n	800c576 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c4b8:	e02f      	b.n	800c51a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c4ba:	4b34      	ldr	r3, [pc, #208]	@ (800c58c <xTaskResumeAll+0x120>)
 800c4bc:	68db      	ldr	r3, [r3, #12]
 800c4be:	68db      	ldr	r3, [r3, #12]
 800c4c0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	3318      	adds	r3, #24
 800c4c6:	4618      	mov	r0, r3
 800c4c8:	f7ff f83a 	bl	800b540 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	3304      	adds	r3, #4
 800c4d0:	4618      	mov	r0, r3
 800c4d2:	f7ff f835 	bl	800b540 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c4d6:	68fb      	ldr	r3, [r7, #12]
 800c4d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c4da:	4b2d      	ldr	r3, [pc, #180]	@ (800c590 <xTaskResumeAll+0x124>)
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	429a      	cmp	r2, r3
 800c4e0:	d903      	bls.n	800c4ea <xTaskResumeAll+0x7e>
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c4e6:	4a2a      	ldr	r2, [pc, #168]	@ (800c590 <xTaskResumeAll+0x124>)
 800c4e8:	6013      	str	r3, [r2, #0]
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c4ee:	4613      	mov	r3, r2
 800c4f0:	009b      	lsls	r3, r3, #2
 800c4f2:	4413      	add	r3, r2
 800c4f4:	009b      	lsls	r3, r3, #2
 800c4f6:	4a27      	ldr	r2, [pc, #156]	@ (800c594 <xTaskResumeAll+0x128>)
 800c4f8:	441a      	add	r2, r3
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	3304      	adds	r3, #4
 800c4fe:	4619      	mov	r1, r3
 800c500:	4610      	mov	r0, r2
 800c502:	f7fe ffc0 	bl	800b486 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c50a:	4b23      	ldr	r3, [pc, #140]	@ (800c598 <xTaskResumeAll+0x12c>)
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c510:	429a      	cmp	r2, r3
 800c512:	d302      	bcc.n	800c51a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800c514:	4b21      	ldr	r3, [pc, #132]	@ (800c59c <xTaskResumeAll+0x130>)
 800c516:	2201      	movs	r2, #1
 800c518:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c51a:	4b1c      	ldr	r3, [pc, #112]	@ (800c58c <xTaskResumeAll+0x120>)
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d1cb      	bne.n	800c4ba <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	2b00      	cmp	r3, #0
 800c526:	d001      	beq.n	800c52c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c528:	f000 fb66 	bl	800cbf8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c52c:	4b1c      	ldr	r3, [pc, #112]	@ (800c5a0 <xTaskResumeAll+0x134>)
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	2b00      	cmp	r3, #0
 800c536:	d010      	beq.n	800c55a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c538:	f000 f846 	bl	800c5c8 <xTaskIncrementTick>
 800c53c:	4603      	mov	r3, r0
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d002      	beq.n	800c548 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800c542:	4b16      	ldr	r3, [pc, #88]	@ (800c59c <xTaskResumeAll+0x130>)
 800c544:	2201      	movs	r2, #1
 800c546:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	3b01      	subs	r3, #1
 800c54c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	2b00      	cmp	r3, #0
 800c552:	d1f1      	bne.n	800c538 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800c554:	4b12      	ldr	r3, [pc, #72]	@ (800c5a0 <xTaskResumeAll+0x134>)
 800c556:	2200      	movs	r2, #0
 800c558:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c55a:	4b10      	ldr	r3, [pc, #64]	@ (800c59c <xTaskResumeAll+0x130>)
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d009      	beq.n	800c576 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c562:	2301      	movs	r3, #1
 800c564:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c566:	4b0f      	ldr	r3, [pc, #60]	@ (800c5a4 <xTaskResumeAll+0x138>)
 800c568:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c56c:	601a      	str	r2, [r3, #0]
 800c56e:	f3bf 8f4f 	dsb	sy
 800c572:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c576:	f001 f901 	bl	800d77c <vPortExitCritical>

	return xAlreadyYielded;
 800c57a:	68bb      	ldr	r3, [r7, #8]
}
 800c57c:	4618      	mov	r0, r3
 800c57e:	3710      	adds	r7, #16
 800c580:	46bd      	mov	sp, r7
 800c582:	bd80      	pop	{r7, pc}
 800c584:	2000138c 	.word	0x2000138c
 800c588:	20001364 	.word	0x20001364
 800c58c:	20001324 	.word	0x20001324
 800c590:	2000136c 	.word	0x2000136c
 800c594:	20000e94 	.word	0x20000e94
 800c598:	20000e90 	.word	0x20000e90
 800c59c:	20001378 	.word	0x20001378
 800c5a0:	20001374 	.word	0x20001374
 800c5a4:	e000ed04 	.word	0xe000ed04

0800c5a8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c5a8:	b480      	push	{r7}
 800c5aa:	b083      	sub	sp, #12
 800c5ac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c5ae:	4b05      	ldr	r3, [pc, #20]	@ (800c5c4 <xTaskGetTickCount+0x1c>)
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c5b4:	687b      	ldr	r3, [r7, #4]
}
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	370c      	adds	r7, #12
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c0:	4770      	bx	lr
 800c5c2:	bf00      	nop
 800c5c4:	20001368 	.word	0x20001368

0800c5c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b086      	sub	sp, #24
 800c5cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c5ce:	2300      	movs	r3, #0
 800c5d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c5d2:	4b4f      	ldr	r3, [pc, #316]	@ (800c710 <xTaskIncrementTick+0x148>)
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	f040 8090 	bne.w	800c6fc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c5dc:	4b4d      	ldr	r3, [pc, #308]	@ (800c714 <xTaskIncrementTick+0x14c>)
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	3301      	adds	r3, #1
 800c5e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c5e4:	4a4b      	ldr	r2, [pc, #300]	@ (800c714 <xTaskIncrementTick+0x14c>)
 800c5e6:	693b      	ldr	r3, [r7, #16]
 800c5e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c5ea:	693b      	ldr	r3, [r7, #16]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d121      	bne.n	800c634 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800c5f0:	4b49      	ldr	r3, [pc, #292]	@ (800c718 <xTaskIncrementTick+0x150>)
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d00b      	beq.n	800c612 <xTaskIncrementTick+0x4a>
	__asm volatile
 800c5fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5fe:	f383 8811 	msr	BASEPRI, r3
 800c602:	f3bf 8f6f 	isb	sy
 800c606:	f3bf 8f4f 	dsb	sy
 800c60a:	603b      	str	r3, [r7, #0]
}
 800c60c:	bf00      	nop
 800c60e:	bf00      	nop
 800c610:	e7fd      	b.n	800c60e <xTaskIncrementTick+0x46>
 800c612:	4b41      	ldr	r3, [pc, #260]	@ (800c718 <xTaskIncrementTick+0x150>)
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	60fb      	str	r3, [r7, #12]
 800c618:	4b40      	ldr	r3, [pc, #256]	@ (800c71c <xTaskIncrementTick+0x154>)
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	4a3e      	ldr	r2, [pc, #248]	@ (800c718 <xTaskIncrementTick+0x150>)
 800c61e:	6013      	str	r3, [r2, #0]
 800c620:	4a3e      	ldr	r2, [pc, #248]	@ (800c71c <xTaskIncrementTick+0x154>)
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	6013      	str	r3, [r2, #0]
 800c626:	4b3e      	ldr	r3, [pc, #248]	@ (800c720 <xTaskIncrementTick+0x158>)
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	3301      	adds	r3, #1
 800c62c:	4a3c      	ldr	r2, [pc, #240]	@ (800c720 <xTaskIncrementTick+0x158>)
 800c62e:	6013      	str	r3, [r2, #0]
 800c630:	f000 fae2 	bl	800cbf8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c634:	4b3b      	ldr	r3, [pc, #236]	@ (800c724 <xTaskIncrementTick+0x15c>)
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	693a      	ldr	r2, [r7, #16]
 800c63a:	429a      	cmp	r2, r3
 800c63c:	d349      	bcc.n	800c6d2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c63e:	4b36      	ldr	r3, [pc, #216]	@ (800c718 <xTaskIncrementTick+0x150>)
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	2b00      	cmp	r3, #0
 800c646:	d104      	bne.n	800c652 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c648:	4b36      	ldr	r3, [pc, #216]	@ (800c724 <xTaskIncrementTick+0x15c>)
 800c64a:	f04f 32ff 	mov.w	r2, #4294967295
 800c64e:	601a      	str	r2, [r3, #0]
					break;
 800c650:	e03f      	b.n	800c6d2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c652:	4b31      	ldr	r3, [pc, #196]	@ (800c718 <xTaskIncrementTick+0x150>)
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	68db      	ldr	r3, [r3, #12]
 800c658:	68db      	ldr	r3, [r3, #12]
 800c65a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c65c:	68bb      	ldr	r3, [r7, #8]
 800c65e:	685b      	ldr	r3, [r3, #4]
 800c660:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c662:	693a      	ldr	r2, [r7, #16]
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	429a      	cmp	r2, r3
 800c668:	d203      	bcs.n	800c672 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c66a:	4a2e      	ldr	r2, [pc, #184]	@ (800c724 <xTaskIncrementTick+0x15c>)
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c670:	e02f      	b.n	800c6d2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c672:	68bb      	ldr	r3, [r7, #8]
 800c674:	3304      	adds	r3, #4
 800c676:	4618      	mov	r0, r3
 800c678:	f7fe ff62 	bl	800b540 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c67c:	68bb      	ldr	r3, [r7, #8]
 800c67e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c680:	2b00      	cmp	r3, #0
 800c682:	d004      	beq.n	800c68e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c684:	68bb      	ldr	r3, [r7, #8]
 800c686:	3318      	adds	r3, #24
 800c688:	4618      	mov	r0, r3
 800c68a:	f7fe ff59 	bl	800b540 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c68e:	68bb      	ldr	r3, [r7, #8]
 800c690:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c692:	4b25      	ldr	r3, [pc, #148]	@ (800c728 <xTaskIncrementTick+0x160>)
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	429a      	cmp	r2, r3
 800c698:	d903      	bls.n	800c6a2 <xTaskIncrementTick+0xda>
 800c69a:	68bb      	ldr	r3, [r7, #8]
 800c69c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c69e:	4a22      	ldr	r2, [pc, #136]	@ (800c728 <xTaskIncrementTick+0x160>)
 800c6a0:	6013      	str	r3, [r2, #0]
 800c6a2:	68bb      	ldr	r3, [r7, #8]
 800c6a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c6a6:	4613      	mov	r3, r2
 800c6a8:	009b      	lsls	r3, r3, #2
 800c6aa:	4413      	add	r3, r2
 800c6ac:	009b      	lsls	r3, r3, #2
 800c6ae:	4a1f      	ldr	r2, [pc, #124]	@ (800c72c <xTaskIncrementTick+0x164>)
 800c6b0:	441a      	add	r2, r3
 800c6b2:	68bb      	ldr	r3, [r7, #8]
 800c6b4:	3304      	adds	r3, #4
 800c6b6:	4619      	mov	r1, r3
 800c6b8:	4610      	mov	r0, r2
 800c6ba:	f7fe fee4 	bl	800b486 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c6be:	68bb      	ldr	r3, [r7, #8]
 800c6c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c6c2:	4b1b      	ldr	r3, [pc, #108]	@ (800c730 <xTaskIncrementTick+0x168>)
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6c8:	429a      	cmp	r2, r3
 800c6ca:	d3b8      	bcc.n	800c63e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800c6cc:	2301      	movs	r3, #1
 800c6ce:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c6d0:	e7b5      	b.n	800c63e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c6d2:	4b17      	ldr	r3, [pc, #92]	@ (800c730 <xTaskIncrementTick+0x168>)
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c6d8:	4914      	ldr	r1, [pc, #80]	@ (800c72c <xTaskIncrementTick+0x164>)
 800c6da:	4613      	mov	r3, r2
 800c6dc:	009b      	lsls	r3, r3, #2
 800c6de:	4413      	add	r3, r2
 800c6e0:	009b      	lsls	r3, r3, #2
 800c6e2:	440b      	add	r3, r1
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	2b01      	cmp	r3, #1
 800c6e8:	d901      	bls.n	800c6ee <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800c6ea:	2301      	movs	r3, #1
 800c6ec:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c6ee:	4b11      	ldr	r3, [pc, #68]	@ (800c734 <xTaskIncrementTick+0x16c>)
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d007      	beq.n	800c706 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800c6f6:	2301      	movs	r3, #1
 800c6f8:	617b      	str	r3, [r7, #20]
 800c6fa:	e004      	b.n	800c706 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c6fc:	4b0e      	ldr	r3, [pc, #56]	@ (800c738 <xTaskIncrementTick+0x170>)
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	3301      	adds	r3, #1
 800c702:	4a0d      	ldr	r2, [pc, #52]	@ (800c738 <xTaskIncrementTick+0x170>)
 800c704:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c706:	697b      	ldr	r3, [r7, #20]
}
 800c708:	4618      	mov	r0, r3
 800c70a:	3718      	adds	r7, #24
 800c70c:	46bd      	mov	sp, r7
 800c70e:	bd80      	pop	{r7, pc}
 800c710:	2000138c 	.word	0x2000138c
 800c714:	20001368 	.word	0x20001368
 800c718:	2000131c 	.word	0x2000131c
 800c71c:	20001320 	.word	0x20001320
 800c720:	2000137c 	.word	0x2000137c
 800c724:	20001384 	.word	0x20001384
 800c728:	2000136c 	.word	0x2000136c
 800c72c:	20000e94 	.word	0x20000e94
 800c730:	20000e90 	.word	0x20000e90
 800c734:	20001378 	.word	0x20001378
 800c738:	20001374 	.word	0x20001374

0800c73c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c73c:	b480      	push	{r7}
 800c73e:	b085      	sub	sp, #20
 800c740:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c742:	4b2b      	ldr	r3, [pc, #172]	@ (800c7f0 <vTaskSwitchContext+0xb4>)
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	2b00      	cmp	r3, #0
 800c748:	d003      	beq.n	800c752 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c74a:	4b2a      	ldr	r3, [pc, #168]	@ (800c7f4 <vTaskSwitchContext+0xb8>)
 800c74c:	2201      	movs	r2, #1
 800c74e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c750:	e047      	b.n	800c7e2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800c752:	4b28      	ldr	r3, [pc, #160]	@ (800c7f4 <vTaskSwitchContext+0xb8>)
 800c754:	2200      	movs	r2, #0
 800c756:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c758:	4b27      	ldr	r3, [pc, #156]	@ (800c7f8 <vTaskSwitchContext+0xbc>)
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	60fb      	str	r3, [r7, #12]
 800c75e:	e011      	b.n	800c784 <vTaskSwitchContext+0x48>
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	2b00      	cmp	r3, #0
 800c764:	d10b      	bne.n	800c77e <vTaskSwitchContext+0x42>
	__asm volatile
 800c766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c76a:	f383 8811 	msr	BASEPRI, r3
 800c76e:	f3bf 8f6f 	isb	sy
 800c772:	f3bf 8f4f 	dsb	sy
 800c776:	607b      	str	r3, [r7, #4]
}
 800c778:	bf00      	nop
 800c77a:	bf00      	nop
 800c77c:	e7fd      	b.n	800c77a <vTaskSwitchContext+0x3e>
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	3b01      	subs	r3, #1
 800c782:	60fb      	str	r3, [r7, #12]
 800c784:	491d      	ldr	r1, [pc, #116]	@ (800c7fc <vTaskSwitchContext+0xc0>)
 800c786:	68fa      	ldr	r2, [r7, #12]
 800c788:	4613      	mov	r3, r2
 800c78a:	009b      	lsls	r3, r3, #2
 800c78c:	4413      	add	r3, r2
 800c78e:	009b      	lsls	r3, r3, #2
 800c790:	440b      	add	r3, r1
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	2b00      	cmp	r3, #0
 800c796:	d0e3      	beq.n	800c760 <vTaskSwitchContext+0x24>
 800c798:	68fa      	ldr	r2, [r7, #12]
 800c79a:	4613      	mov	r3, r2
 800c79c:	009b      	lsls	r3, r3, #2
 800c79e:	4413      	add	r3, r2
 800c7a0:	009b      	lsls	r3, r3, #2
 800c7a2:	4a16      	ldr	r2, [pc, #88]	@ (800c7fc <vTaskSwitchContext+0xc0>)
 800c7a4:	4413      	add	r3, r2
 800c7a6:	60bb      	str	r3, [r7, #8]
 800c7a8:	68bb      	ldr	r3, [r7, #8]
 800c7aa:	685b      	ldr	r3, [r3, #4]
 800c7ac:	685a      	ldr	r2, [r3, #4]
 800c7ae:	68bb      	ldr	r3, [r7, #8]
 800c7b0:	605a      	str	r2, [r3, #4]
 800c7b2:	68bb      	ldr	r3, [r7, #8]
 800c7b4:	685a      	ldr	r2, [r3, #4]
 800c7b6:	68bb      	ldr	r3, [r7, #8]
 800c7b8:	3308      	adds	r3, #8
 800c7ba:	429a      	cmp	r2, r3
 800c7bc:	d104      	bne.n	800c7c8 <vTaskSwitchContext+0x8c>
 800c7be:	68bb      	ldr	r3, [r7, #8]
 800c7c0:	685b      	ldr	r3, [r3, #4]
 800c7c2:	685a      	ldr	r2, [r3, #4]
 800c7c4:	68bb      	ldr	r3, [r7, #8]
 800c7c6:	605a      	str	r2, [r3, #4]
 800c7c8:	68bb      	ldr	r3, [r7, #8]
 800c7ca:	685b      	ldr	r3, [r3, #4]
 800c7cc:	68db      	ldr	r3, [r3, #12]
 800c7ce:	4a0c      	ldr	r2, [pc, #48]	@ (800c800 <vTaskSwitchContext+0xc4>)
 800c7d0:	6013      	str	r3, [r2, #0]
 800c7d2:	4a09      	ldr	r2, [pc, #36]	@ (800c7f8 <vTaskSwitchContext+0xbc>)
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c7d8:	4b09      	ldr	r3, [pc, #36]	@ (800c800 <vTaskSwitchContext+0xc4>)
 800c7da:	681b      	ldr	r3, [r3, #0]
 800c7dc:	3354      	adds	r3, #84	@ 0x54
 800c7de:	4a09      	ldr	r2, [pc, #36]	@ (800c804 <vTaskSwitchContext+0xc8>)
 800c7e0:	6013      	str	r3, [r2, #0]
}
 800c7e2:	bf00      	nop
 800c7e4:	3714      	adds	r7, #20
 800c7e6:	46bd      	mov	sp, r7
 800c7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ec:	4770      	bx	lr
 800c7ee:	bf00      	nop
 800c7f0:	2000138c 	.word	0x2000138c
 800c7f4:	20001378 	.word	0x20001378
 800c7f8:	2000136c 	.word	0x2000136c
 800c7fc:	20000e94 	.word	0x20000e94
 800c800:	20000e90 	.word	0x20000e90
 800c804:	20000010 	.word	0x20000010

0800c808 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c808:	b580      	push	{r7, lr}
 800c80a:	b084      	sub	sp, #16
 800c80c:	af00      	add	r7, sp, #0
 800c80e:	6078      	str	r0, [r7, #4]
 800c810:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	2b00      	cmp	r3, #0
 800c816:	d10b      	bne.n	800c830 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800c818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c81c:	f383 8811 	msr	BASEPRI, r3
 800c820:	f3bf 8f6f 	isb	sy
 800c824:	f3bf 8f4f 	dsb	sy
 800c828:	60fb      	str	r3, [r7, #12]
}
 800c82a:	bf00      	nop
 800c82c:	bf00      	nop
 800c82e:	e7fd      	b.n	800c82c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c830:	4b07      	ldr	r3, [pc, #28]	@ (800c850 <vTaskPlaceOnEventList+0x48>)
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	3318      	adds	r3, #24
 800c836:	4619      	mov	r1, r3
 800c838:	6878      	ldr	r0, [r7, #4]
 800c83a:	f7fe fe48 	bl	800b4ce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c83e:	2101      	movs	r1, #1
 800c840:	6838      	ldr	r0, [r7, #0]
 800c842:	f000 fa87 	bl	800cd54 <prvAddCurrentTaskToDelayedList>
}
 800c846:	bf00      	nop
 800c848:	3710      	adds	r7, #16
 800c84a:	46bd      	mov	sp, r7
 800c84c:	bd80      	pop	{r7, pc}
 800c84e:	bf00      	nop
 800c850:	20000e90 	.word	0x20000e90

0800c854 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c854:	b580      	push	{r7, lr}
 800c856:	b086      	sub	sp, #24
 800c858:	af00      	add	r7, sp, #0
 800c85a:	60f8      	str	r0, [r7, #12]
 800c85c:	60b9      	str	r1, [r7, #8]
 800c85e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	2b00      	cmp	r3, #0
 800c864:	d10b      	bne.n	800c87e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800c866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c86a:	f383 8811 	msr	BASEPRI, r3
 800c86e:	f3bf 8f6f 	isb	sy
 800c872:	f3bf 8f4f 	dsb	sy
 800c876:	617b      	str	r3, [r7, #20]
}
 800c878:	bf00      	nop
 800c87a:	bf00      	nop
 800c87c:	e7fd      	b.n	800c87a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c87e:	4b0a      	ldr	r3, [pc, #40]	@ (800c8a8 <vTaskPlaceOnEventListRestricted+0x54>)
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	3318      	adds	r3, #24
 800c884:	4619      	mov	r1, r3
 800c886:	68f8      	ldr	r0, [r7, #12]
 800c888:	f7fe fdfd 	bl	800b486 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d002      	beq.n	800c898 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800c892:	f04f 33ff 	mov.w	r3, #4294967295
 800c896:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c898:	6879      	ldr	r1, [r7, #4]
 800c89a:	68b8      	ldr	r0, [r7, #8]
 800c89c:	f000 fa5a 	bl	800cd54 <prvAddCurrentTaskToDelayedList>
	}
 800c8a0:	bf00      	nop
 800c8a2:	3718      	adds	r7, #24
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	bd80      	pop	{r7, pc}
 800c8a8:	20000e90 	.word	0x20000e90

0800c8ac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c8ac:	b580      	push	{r7, lr}
 800c8ae:	b086      	sub	sp, #24
 800c8b0:	af00      	add	r7, sp, #0
 800c8b2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	68db      	ldr	r3, [r3, #12]
 800c8b8:	68db      	ldr	r3, [r3, #12]
 800c8ba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c8bc:	693b      	ldr	r3, [r7, #16]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d10b      	bne.n	800c8da <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800c8c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8c6:	f383 8811 	msr	BASEPRI, r3
 800c8ca:	f3bf 8f6f 	isb	sy
 800c8ce:	f3bf 8f4f 	dsb	sy
 800c8d2:	60fb      	str	r3, [r7, #12]
}
 800c8d4:	bf00      	nop
 800c8d6:	bf00      	nop
 800c8d8:	e7fd      	b.n	800c8d6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c8da:	693b      	ldr	r3, [r7, #16]
 800c8dc:	3318      	adds	r3, #24
 800c8de:	4618      	mov	r0, r3
 800c8e0:	f7fe fe2e 	bl	800b540 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c8e4:	4b1d      	ldr	r3, [pc, #116]	@ (800c95c <xTaskRemoveFromEventList+0xb0>)
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d11d      	bne.n	800c928 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c8ec:	693b      	ldr	r3, [r7, #16]
 800c8ee:	3304      	adds	r3, #4
 800c8f0:	4618      	mov	r0, r3
 800c8f2:	f7fe fe25 	bl	800b540 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c8f6:	693b      	ldr	r3, [r7, #16]
 800c8f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c8fa:	4b19      	ldr	r3, [pc, #100]	@ (800c960 <xTaskRemoveFromEventList+0xb4>)
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	429a      	cmp	r2, r3
 800c900:	d903      	bls.n	800c90a <xTaskRemoveFromEventList+0x5e>
 800c902:	693b      	ldr	r3, [r7, #16]
 800c904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c906:	4a16      	ldr	r2, [pc, #88]	@ (800c960 <xTaskRemoveFromEventList+0xb4>)
 800c908:	6013      	str	r3, [r2, #0]
 800c90a:	693b      	ldr	r3, [r7, #16]
 800c90c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c90e:	4613      	mov	r3, r2
 800c910:	009b      	lsls	r3, r3, #2
 800c912:	4413      	add	r3, r2
 800c914:	009b      	lsls	r3, r3, #2
 800c916:	4a13      	ldr	r2, [pc, #76]	@ (800c964 <xTaskRemoveFromEventList+0xb8>)
 800c918:	441a      	add	r2, r3
 800c91a:	693b      	ldr	r3, [r7, #16]
 800c91c:	3304      	adds	r3, #4
 800c91e:	4619      	mov	r1, r3
 800c920:	4610      	mov	r0, r2
 800c922:	f7fe fdb0 	bl	800b486 <vListInsertEnd>
 800c926:	e005      	b.n	800c934 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c928:	693b      	ldr	r3, [r7, #16]
 800c92a:	3318      	adds	r3, #24
 800c92c:	4619      	mov	r1, r3
 800c92e:	480e      	ldr	r0, [pc, #56]	@ (800c968 <xTaskRemoveFromEventList+0xbc>)
 800c930:	f7fe fda9 	bl	800b486 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c934:	693b      	ldr	r3, [r7, #16]
 800c936:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c938:	4b0c      	ldr	r3, [pc, #48]	@ (800c96c <xTaskRemoveFromEventList+0xc0>)
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c93e:	429a      	cmp	r2, r3
 800c940:	d905      	bls.n	800c94e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c942:	2301      	movs	r3, #1
 800c944:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c946:	4b0a      	ldr	r3, [pc, #40]	@ (800c970 <xTaskRemoveFromEventList+0xc4>)
 800c948:	2201      	movs	r2, #1
 800c94a:	601a      	str	r2, [r3, #0]
 800c94c:	e001      	b.n	800c952 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800c94e:	2300      	movs	r3, #0
 800c950:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c952:	697b      	ldr	r3, [r7, #20]
}
 800c954:	4618      	mov	r0, r3
 800c956:	3718      	adds	r7, #24
 800c958:	46bd      	mov	sp, r7
 800c95a:	bd80      	pop	{r7, pc}
 800c95c:	2000138c 	.word	0x2000138c
 800c960:	2000136c 	.word	0x2000136c
 800c964:	20000e94 	.word	0x20000e94
 800c968:	20001324 	.word	0x20001324
 800c96c:	20000e90 	.word	0x20000e90
 800c970:	20001378 	.word	0x20001378

0800c974 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c974:	b480      	push	{r7}
 800c976:	b083      	sub	sp, #12
 800c978:	af00      	add	r7, sp, #0
 800c97a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c97c:	4b06      	ldr	r3, [pc, #24]	@ (800c998 <vTaskInternalSetTimeOutState+0x24>)
 800c97e:	681a      	ldr	r2, [r3, #0]
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c984:	4b05      	ldr	r3, [pc, #20]	@ (800c99c <vTaskInternalSetTimeOutState+0x28>)
 800c986:	681a      	ldr	r2, [r3, #0]
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	605a      	str	r2, [r3, #4]
}
 800c98c:	bf00      	nop
 800c98e:	370c      	adds	r7, #12
 800c990:	46bd      	mov	sp, r7
 800c992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c996:	4770      	bx	lr
 800c998:	2000137c 	.word	0x2000137c
 800c99c:	20001368 	.word	0x20001368

0800c9a0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c9a0:	b580      	push	{r7, lr}
 800c9a2:	b088      	sub	sp, #32
 800c9a4:	af00      	add	r7, sp, #0
 800c9a6:	6078      	str	r0, [r7, #4]
 800c9a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d10b      	bne.n	800c9c8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800c9b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9b4:	f383 8811 	msr	BASEPRI, r3
 800c9b8:	f3bf 8f6f 	isb	sy
 800c9bc:	f3bf 8f4f 	dsb	sy
 800c9c0:	613b      	str	r3, [r7, #16]
}
 800c9c2:	bf00      	nop
 800c9c4:	bf00      	nop
 800c9c6:	e7fd      	b.n	800c9c4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c9c8:	683b      	ldr	r3, [r7, #0]
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d10b      	bne.n	800c9e6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800c9ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9d2:	f383 8811 	msr	BASEPRI, r3
 800c9d6:	f3bf 8f6f 	isb	sy
 800c9da:	f3bf 8f4f 	dsb	sy
 800c9de:	60fb      	str	r3, [r7, #12]
}
 800c9e0:	bf00      	nop
 800c9e2:	bf00      	nop
 800c9e4:	e7fd      	b.n	800c9e2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800c9e6:	f000 fe97 	bl	800d718 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c9ea:	4b1d      	ldr	r3, [pc, #116]	@ (800ca60 <xTaskCheckForTimeOut+0xc0>)
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	685b      	ldr	r3, [r3, #4]
 800c9f4:	69ba      	ldr	r2, [r7, #24]
 800c9f6:	1ad3      	subs	r3, r2, r3
 800c9f8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c9fa:	683b      	ldr	r3, [r7, #0]
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca02:	d102      	bne.n	800ca0a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ca04:	2300      	movs	r3, #0
 800ca06:	61fb      	str	r3, [r7, #28]
 800ca08:	e023      	b.n	800ca52 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	681a      	ldr	r2, [r3, #0]
 800ca0e:	4b15      	ldr	r3, [pc, #84]	@ (800ca64 <xTaskCheckForTimeOut+0xc4>)
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	429a      	cmp	r2, r3
 800ca14:	d007      	beq.n	800ca26 <xTaskCheckForTimeOut+0x86>
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	685b      	ldr	r3, [r3, #4]
 800ca1a:	69ba      	ldr	r2, [r7, #24]
 800ca1c:	429a      	cmp	r2, r3
 800ca1e:	d302      	bcc.n	800ca26 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ca20:	2301      	movs	r3, #1
 800ca22:	61fb      	str	r3, [r7, #28]
 800ca24:	e015      	b.n	800ca52 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ca26:	683b      	ldr	r3, [r7, #0]
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	697a      	ldr	r2, [r7, #20]
 800ca2c:	429a      	cmp	r2, r3
 800ca2e:	d20b      	bcs.n	800ca48 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ca30:	683b      	ldr	r3, [r7, #0]
 800ca32:	681a      	ldr	r2, [r3, #0]
 800ca34:	697b      	ldr	r3, [r7, #20]
 800ca36:	1ad2      	subs	r2, r2, r3
 800ca38:	683b      	ldr	r3, [r7, #0]
 800ca3a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ca3c:	6878      	ldr	r0, [r7, #4]
 800ca3e:	f7ff ff99 	bl	800c974 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ca42:	2300      	movs	r3, #0
 800ca44:	61fb      	str	r3, [r7, #28]
 800ca46:	e004      	b.n	800ca52 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ca48:	683b      	ldr	r3, [r7, #0]
 800ca4a:	2200      	movs	r2, #0
 800ca4c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ca4e:	2301      	movs	r3, #1
 800ca50:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ca52:	f000 fe93 	bl	800d77c <vPortExitCritical>

	return xReturn;
 800ca56:	69fb      	ldr	r3, [r7, #28]
}
 800ca58:	4618      	mov	r0, r3
 800ca5a:	3720      	adds	r7, #32
 800ca5c:	46bd      	mov	sp, r7
 800ca5e:	bd80      	pop	{r7, pc}
 800ca60:	20001368 	.word	0x20001368
 800ca64:	2000137c 	.word	0x2000137c

0800ca68 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ca68:	b480      	push	{r7}
 800ca6a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ca6c:	4b03      	ldr	r3, [pc, #12]	@ (800ca7c <vTaskMissedYield+0x14>)
 800ca6e:	2201      	movs	r2, #1
 800ca70:	601a      	str	r2, [r3, #0]
}
 800ca72:	bf00      	nop
 800ca74:	46bd      	mov	sp, r7
 800ca76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7a:	4770      	bx	lr
 800ca7c:	20001378 	.word	0x20001378

0800ca80 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ca80:	b580      	push	{r7, lr}
 800ca82:	b082      	sub	sp, #8
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ca88:	f000 f852 	bl	800cb30 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ca8c:	4b06      	ldr	r3, [pc, #24]	@ (800caa8 <prvIdleTask+0x28>)
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	2b01      	cmp	r3, #1
 800ca92:	d9f9      	bls.n	800ca88 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ca94:	4b05      	ldr	r3, [pc, #20]	@ (800caac <prvIdleTask+0x2c>)
 800ca96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ca9a:	601a      	str	r2, [r3, #0]
 800ca9c:	f3bf 8f4f 	dsb	sy
 800caa0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800caa4:	e7f0      	b.n	800ca88 <prvIdleTask+0x8>
 800caa6:	bf00      	nop
 800caa8:	20000e94 	.word	0x20000e94
 800caac:	e000ed04 	.word	0xe000ed04

0800cab0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cab0:	b580      	push	{r7, lr}
 800cab2:	b082      	sub	sp, #8
 800cab4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cab6:	2300      	movs	r3, #0
 800cab8:	607b      	str	r3, [r7, #4]
 800caba:	e00c      	b.n	800cad6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cabc:	687a      	ldr	r2, [r7, #4]
 800cabe:	4613      	mov	r3, r2
 800cac0:	009b      	lsls	r3, r3, #2
 800cac2:	4413      	add	r3, r2
 800cac4:	009b      	lsls	r3, r3, #2
 800cac6:	4a12      	ldr	r2, [pc, #72]	@ (800cb10 <prvInitialiseTaskLists+0x60>)
 800cac8:	4413      	add	r3, r2
 800caca:	4618      	mov	r0, r3
 800cacc:	f7fe fcae 	bl	800b42c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	3301      	adds	r3, #1
 800cad4:	607b      	str	r3, [r7, #4]
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	2b37      	cmp	r3, #55	@ 0x37
 800cada:	d9ef      	bls.n	800cabc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800cadc:	480d      	ldr	r0, [pc, #52]	@ (800cb14 <prvInitialiseTaskLists+0x64>)
 800cade:	f7fe fca5 	bl	800b42c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800cae2:	480d      	ldr	r0, [pc, #52]	@ (800cb18 <prvInitialiseTaskLists+0x68>)
 800cae4:	f7fe fca2 	bl	800b42c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cae8:	480c      	ldr	r0, [pc, #48]	@ (800cb1c <prvInitialiseTaskLists+0x6c>)
 800caea:	f7fe fc9f 	bl	800b42c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800caee:	480c      	ldr	r0, [pc, #48]	@ (800cb20 <prvInitialiseTaskLists+0x70>)
 800caf0:	f7fe fc9c 	bl	800b42c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800caf4:	480b      	ldr	r0, [pc, #44]	@ (800cb24 <prvInitialiseTaskLists+0x74>)
 800caf6:	f7fe fc99 	bl	800b42c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800cafa:	4b0b      	ldr	r3, [pc, #44]	@ (800cb28 <prvInitialiseTaskLists+0x78>)
 800cafc:	4a05      	ldr	r2, [pc, #20]	@ (800cb14 <prvInitialiseTaskLists+0x64>)
 800cafe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cb00:	4b0a      	ldr	r3, [pc, #40]	@ (800cb2c <prvInitialiseTaskLists+0x7c>)
 800cb02:	4a05      	ldr	r2, [pc, #20]	@ (800cb18 <prvInitialiseTaskLists+0x68>)
 800cb04:	601a      	str	r2, [r3, #0]
}
 800cb06:	bf00      	nop
 800cb08:	3708      	adds	r7, #8
 800cb0a:	46bd      	mov	sp, r7
 800cb0c:	bd80      	pop	{r7, pc}
 800cb0e:	bf00      	nop
 800cb10:	20000e94 	.word	0x20000e94
 800cb14:	200012f4 	.word	0x200012f4
 800cb18:	20001308 	.word	0x20001308
 800cb1c:	20001324 	.word	0x20001324
 800cb20:	20001338 	.word	0x20001338
 800cb24:	20001350 	.word	0x20001350
 800cb28:	2000131c 	.word	0x2000131c
 800cb2c:	20001320 	.word	0x20001320

0800cb30 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800cb30:	b580      	push	{r7, lr}
 800cb32:	b082      	sub	sp, #8
 800cb34:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cb36:	e019      	b.n	800cb6c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800cb38:	f000 fdee 	bl	800d718 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cb3c:	4b10      	ldr	r3, [pc, #64]	@ (800cb80 <prvCheckTasksWaitingTermination+0x50>)
 800cb3e:	68db      	ldr	r3, [r3, #12]
 800cb40:	68db      	ldr	r3, [r3, #12]
 800cb42:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	3304      	adds	r3, #4
 800cb48:	4618      	mov	r0, r3
 800cb4a:	f7fe fcf9 	bl	800b540 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800cb4e:	4b0d      	ldr	r3, [pc, #52]	@ (800cb84 <prvCheckTasksWaitingTermination+0x54>)
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	3b01      	subs	r3, #1
 800cb54:	4a0b      	ldr	r2, [pc, #44]	@ (800cb84 <prvCheckTasksWaitingTermination+0x54>)
 800cb56:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800cb58:	4b0b      	ldr	r3, [pc, #44]	@ (800cb88 <prvCheckTasksWaitingTermination+0x58>)
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	3b01      	subs	r3, #1
 800cb5e:	4a0a      	ldr	r2, [pc, #40]	@ (800cb88 <prvCheckTasksWaitingTermination+0x58>)
 800cb60:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800cb62:	f000 fe0b 	bl	800d77c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800cb66:	6878      	ldr	r0, [r7, #4]
 800cb68:	f000 f810 	bl	800cb8c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cb6c:	4b06      	ldr	r3, [pc, #24]	@ (800cb88 <prvCheckTasksWaitingTermination+0x58>)
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d1e1      	bne.n	800cb38 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800cb74:	bf00      	nop
 800cb76:	bf00      	nop
 800cb78:	3708      	adds	r7, #8
 800cb7a:	46bd      	mov	sp, r7
 800cb7c:	bd80      	pop	{r7, pc}
 800cb7e:	bf00      	nop
 800cb80:	20001338 	.word	0x20001338
 800cb84:	20001364 	.word	0x20001364
 800cb88:	2000134c 	.word	0x2000134c

0800cb8c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800cb8c:	b580      	push	{r7, lr}
 800cb8e:	b084      	sub	sp, #16
 800cb90:	af00      	add	r7, sp, #0
 800cb92:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	3354      	adds	r3, #84	@ 0x54
 800cb98:	4618      	mov	r0, r3
 800cb9a:	f001 f8d5 	bl	800dd48 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	d108      	bne.n	800cbba <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cbac:	4618      	mov	r0, r3
 800cbae:	f000 ffa3 	bl	800daf8 <vPortFree>
				vPortFree( pxTCB );
 800cbb2:	6878      	ldr	r0, [r7, #4]
 800cbb4:	f000 ffa0 	bl	800daf8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800cbb8:	e019      	b.n	800cbee <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800cbc0:	2b01      	cmp	r3, #1
 800cbc2:	d103      	bne.n	800cbcc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800cbc4:	6878      	ldr	r0, [r7, #4]
 800cbc6:	f000 ff97 	bl	800daf8 <vPortFree>
	}
 800cbca:	e010      	b.n	800cbee <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800cbd2:	2b02      	cmp	r3, #2
 800cbd4:	d00b      	beq.n	800cbee <prvDeleteTCB+0x62>
	__asm volatile
 800cbd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbda:	f383 8811 	msr	BASEPRI, r3
 800cbde:	f3bf 8f6f 	isb	sy
 800cbe2:	f3bf 8f4f 	dsb	sy
 800cbe6:	60fb      	str	r3, [r7, #12]
}
 800cbe8:	bf00      	nop
 800cbea:	bf00      	nop
 800cbec:	e7fd      	b.n	800cbea <prvDeleteTCB+0x5e>
	}
 800cbee:	bf00      	nop
 800cbf0:	3710      	adds	r7, #16
 800cbf2:	46bd      	mov	sp, r7
 800cbf4:	bd80      	pop	{r7, pc}
	...

0800cbf8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cbf8:	b480      	push	{r7}
 800cbfa:	b083      	sub	sp, #12
 800cbfc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cbfe:	4b0c      	ldr	r3, [pc, #48]	@ (800cc30 <prvResetNextTaskUnblockTime+0x38>)
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d104      	bne.n	800cc12 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cc08:	4b0a      	ldr	r3, [pc, #40]	@ (800cc34 <prvResetNextTaskUnblockTime+0x3c>)
 800cc0a:	f04f 32ff 	mov.w	r2, #4294967295
 800cc0e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cc10:	e008      	b.n	800cc24 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cc12:	4b07      	ldr	r3, [pc, #28]	@ (800cc30 <prvResetNextTaskUnblockTime+0x38>)
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	68db      	ldr	r3, [r3, #12]
 800cc18:	68db      	ldr	r3, [r3, #12]
 800cc1a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	685b      	ldr	r3, [r3, #4]
 800cc20:	4a04      	ldr	r2, [pc, #16]	@ (800cc34 <prvResetNextTaskUnblockTime+0x3c>)
 800cc22:	6013      	str	r3, [r2, #0]
}
 800cc24:	bf00      	nop
 800cc26:	370c      	adds	r7, #12
 800cc28:	46bd      	mov	sp, r7
 800cc2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc2e:	4770      	bx	lr
 800cc30:	2000131c 	.word	0x2000131c
 800cc34:	20001384 	.word	0x20001384

0800cc38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800cc38:	b480      	push	{r7}
 800cc3a:	b083      	sub	sp, #12
 800cc3c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800cc3e:	4b0b      	ldr	r3, [pc, #44]	@ (800cc6c <xTaskGetSchedulerState+0x34>)
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d102      	bne.n	800cc4c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800cc46:	2301      	movs	r3, #1
 800cc48:	607b      	str	r3, [r7, #4]
 800cc4a:	e008      	b.n	800cc5e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cc4c:	4b08      	ldr	r3, [pc, #32]	@ (800cc70 <xTaskGetSchedulerState+0x38>)
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d102      	bne.n	800cc5a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800cc54:	2302      	movs	r3, #2
 800cc56:	607b      	str	r3, [r7, #4]
 800cc58:	e001      	b.n	800cc5e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800cc5a:	2300      	movs	r3, #0
 800cc5c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800cc5e:	687b      	ldr	r3, [r7, #4]
	}
 800cc60:	4618      	mov	r0, r3
 800cc62:	370c      	adds	r7, #12
 800cc64:	46bd      	mov	sp, r7
 800cc66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc6a:	4770      	bx	lr
 800cc6c:	20001370 	.word	0x20001370
 800cc70:	2000138c 	.word	0x2000138c

0800cc74 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800cc74:	b580      	push	{r7, lr}
 800cc76:	b086      	sub	sp, #24
 800cc78:	af00      	add	r7, sp, #0
 800cc7a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800cc80:	2300      	movs	r3, #0
 800cc82:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d058      	beq.n	800cd3c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800cc8a:	4b2f      	ldr	r3, [pc, #188]	@ (800cd48 <xTaskPriorityDisinherit+0xd4>)
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	693a      	ldr	r2, [r7, #16]
 800cc90:	429a      	cmp	r2, r3
 800cc92:	d00b      	beq.n	800ccac <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800cc94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc98:	f383 8811 	msr	BASEPRI, r3
 800cc9c:	f3bf 8f6f 	isb	sy
 800cca0:	f3bf 8f4f 	dsb	sy
 800cca4:	60fb      	str	r3, [r7, #12]
}
 800cca6:	bf00      	nop
 800cca8:	bf00      	nop
 800ccaa:	e7fd      	b.n	800cca8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ccac:	693b      	ldr	r3, [r7, #16]
 800ccae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d10b      	bne.n	800cccc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800ccb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ccb8:	f383 8811 	msr	BASEPRI, r3
 800ccbc:	f3bf 8f6f 	isb	sy
 800ccc0:	f3bf 8f4f 	dsb	sy
 800ccc4:	60bb      	str	r3, [r7, #8]
}
 800ccc6:	bf00      	nop
 800ccc8:	bf00      	nop
 800ccca:	e7fd      	b.n	800ccc8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800cccc:	693b      	ldr	r3, [r7, #16]
 800ccce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ccd0:	1e5a      	subs	r2, r3, #1
 800ccd2:	693b      	ldr	r3, [r7, #16]
 800ccd4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ccd6:	693b      	ldr	r3, [r7, #16]
 800ccd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ccda:	693b      	ldr	r3, [r7, #16]
 800ccdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ccde:	429a      	cmp	r2, r3
 800cce0:	d02c      	beq.n	800cd3c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800cce2:	693b      	ldr	r3, [r7, #16]
 800cce4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d128      	bne.n	800cd3c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ccea:	693b      	ldr	r3, [r7, #16]
 800ccec:	3304      	adds	r3, #4
 800ccee:	4618      	mov	r0, r3
 800ccf0:	f7fe fc26 	bl	800b540 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ccf4:	693b      	ldr	r3, [r7, #16]
 800ccf6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ccf8:	693b      	ldr	r3, [r7, #16]
 800ccfa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ccfc:	693b      	ldr	r3, [r7, #16]
 800ccfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd00:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800cd04:	693b      	ldr	r3, [r7, #16]
 800cd06:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800cd08:	693b      	ldr	r3, [r7, #16]
 800cd0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cd0c:	4b0f      	ldr	r3, [pc, #60]	@ (800cd4c <xTaskPriorityDisinherit+0xd8>)
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	429a      	cmp	r2, r3
 800cd12:	d903      	bls.n	800cd1c <xTaskPriorityDisinherit+0xa8>
 800cd14:	693b      	ldr	r3, [r7, #16]
 800cd16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd18:	4a0c      	ldr	r2, [pc, #48]	@ (800cd4c <xTaskPriorityDisinherit+0xd8>)
 800cd1a:	6013      	str	r3, [r2, #0]
 800cd1c:	693b      	ldr	r3, [r7, #16]
 800cd1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cd20:	4613      	mov	r3, r2
 800cd22:	009b      	lsls	r3, r3, #2
 800cd24:	4413      	add	r3, r2
 800cd26:	009b      	lsls	r3, r3, #2
 800cd28:	4a09      	ldr	r2, [pc, #36]	@ (800cd50 <xTaskPriorityDisinherit+0xdc>)
 800cd2a:	441a      	add	r2, r3
 800cd2c:	693b      	ldr	r3, [r7, #16]
 800cd2e:	3304      	adds	r3, #4
 800cd30:	4619      	mov	r1, r3
 800cd32:	4610      	mov	r0, r2
 800cd34:	f7fe fba7 	bl	800b486 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800cd38:	2301      	movs	r3, #1
 800cd3a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cd3c:	697b      	ldr	r3, [r7, #20]
	}
 800cd3e:	4618      	mov	r0, r3
 800cd40:	3718      	adds	r7, #24
 800cd42:	46bd      	mov	sp, r7
 800cd44:	bd80      	pop	{r7, pc}
 800cd46:	bf00      	nop
 800cd48:	20000e90 	.word	0x20000e90
 800cd4c:	2000136c 	.word	0x2000136c
 800cd50:	20000e94 	.word	0x20000e94

0800cd54 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800cd54:	b580      	push	{r7, lr}
 800cd56:	b084      	sub	sp, #16
 800cd58:	af00      	add	r7, sp, #0
 800cd5a:	6078      	str	r0, [r7, #4]
 800cd5c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800cd5e:	4b21      	ldr	r3, [pc, #132]	@ (800cde4 <prvAddCurrentTaskToDelayedList+0x90>)
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cd64:	4b20      	ldr	r3, [pc, #128]	@ (800cde8 <prvAddCurrentTaskToDelayedList+0x94>)
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	3304      	adds	r3, #4
 800cd6a:	4618      	mov	r0, r3
 800cd6c:	f7fe fbe8 	bl	800b540 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd76:	d10a      	bne.n	800cd8e <prvAddCurrentTaskToDelayedList+0x3a>
 800cd78:	683b      	ldr	r3, [r7, #0]
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d007      	beq.n	800cd8e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cd7e:	4b1a      	ldr	r3, [pc, #104]	@ (800cde8 <prvAddCurrentTaskToDelayedList+0x94>)
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	3304      	adds	r3, #4
 800cd84:	4619      	mov	r1, r3
 800cd86:	4819      	ldr	r0, [pc, #100]	@ (800cdec <prvAddCurrentTaskToDelayedList+0x98>)
 800cd88:	f7fe fb7d 	bl	800b486 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cd8c:	e026      	b.n	800cddc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800cd8e:	68fa      	ldr	r2, [r7, #12]
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	4413      	add	r3, r2
 800cd94:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800cd96:	4b14      	ldr	r3, [pc, #80]	@ (800cde8 <prvAddCurrentTaskToDelayedList+0x94>)
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	68ba      	ldr	r2, [r7, #8]
 800cd9c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800cd9e:	68ba      	ldr	r2, [r7, #8]
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	429a      	cmp	r2, r3
 800cda4:	d209      	bcs.n	800cdba <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cda6:	4b12      	ldr	r3, [pc, #72]	@ (800cdf0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800cda8:	681a      	ldr	r2, [r3, #0]
 800cdaa:	4b0f      	ldr	r3, [pc, #60]	@ (800cde8 <prvAddCurrentTaskToDelayedList+0x94>)
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	3304      	adds	r3, #4
 800cdb0:	4619      	mov	r1, r3
 800cdb2:	4610      	mov	r0, r2
 800cdb4:	f7fe fb8b 	bl	800b4ce <vListInsert>
}
 800cdb8:	e010      	b.n	800cddc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cdba:	4b0e      	ldr	r3, [pc, #56]	@ (800cdf4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800cdbc:	681a      	ldr	r2, [r3, #0]
 800cdbe:	4b0a      	ldr	r3, [pc, #40]	@ (800cde8 <prvAddCurrentTaskToDelayedList+0x94>)
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	3304      	adds	r3, #4
 800cdc4:	4619      	mov	r1, r3
 800cdc6:	4610      	mov	r0, r2
 800cdc8:	f7fe fb81 	bl	800b4ce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800cdcc:	4b0a      	ldr	r3, [pc, #40]	@ (800cdf8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	68ba      	ldr	r2, [r7, #8]
 800cdd2:	429a      	cmp	r2, r3
 800cdd4:	d202      	bcs.n	800cddc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800cdd6:	4a08      	ldr	r2, [pc, #32]	@ (800cdf8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800cdd8:	68bb      	ldr	r3, [r7, #8]
 800cdda:	6013      	str	r3, [r2, #0]
}
 800cddc:	bf00      	nop
 800cdde:	3710      	adds	r7, #16
 800cde0:	46bd      	mov	sp, r7
 800cde2:	bd80      	pop	{r7, pc}
 800cde4:	20001368 	.word	0x20001368
 800cde8:	20000e90 	.word	0x20000e90
 800cdec:	20001350 	.word	0x20001350
 800cdf0:	20001320 	.word	0x20001320
 800cdf4:	2000131c 	.word	0x2000131c
 800cdf8:	20001384 	.word	0x20001384

0800cdfc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800cdfc:	b580      	push	{r7, lr}
 800cdfe:	b08a      	sub	sp, #40	@ 0x28
 800ce00:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ce02:	2300      	movs	r3, #0
 800ce04:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ce06:	f000 fb13 	bl	800d430 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ce0a:	4b1d      	ldr	r3, [pc, #116]	@ (800ce80 <xTimerCreateTimerTask+0x84>)
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d021      	beq.n	800ce56 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ce12:	2300      	movs	r3, #0
 800ce14:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ce16:	2300      	movs	r3, #0
 800ce18:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ce1a:	1d3a      	adds	r2, r7, #4
 800ce1c:	f107 0108 	add.w	r1, r7, #8
 800ce20:	f107 030c 	add.w	r3, r7, #12
 800ce24:	4618      	mov	r0, r3
 800ce26:	f7fe fae7 	bl	800b3f8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ce2a:	6879      	ldr	r1, [r7, #4]
 800ce2c:	68bb      	ldr	r3, [r7, #8]
 800ce2e:	68fa      	ldr	r2, [r7, #12]
 800ce30:	9202      	str	r2, [sp, #8]
 800ce32:	9301      	str	r3, [sp, #4]
 800ce34:	2302      	movs	r3, #2
 800ce36:	9300      	str	r3, [sp, #0]
 800ce38:	2300      	movs	r3, #0
 800ce3a:	460a      	mov	r2, r1
 800ce3c:	4911      	ldr	r1, [pc, #68]	@ (800ce84 <xTimerCreateTimerTask+0x88>)
 800ce3e:	4812      	ldr	r0, [pc, #72]	@ (800ce88 <xTimerCreateTimerTask+0x8c>)
 800ce40:	f7ff f8a2 	bl	800bf88 <xTaskCreateStatic>
 800ce44:	4603      	mov	r3, r0
 800ce46:	4a11      	ldr	r2, [pc, #68]	@ (800ce8c <xTimerCreateTimerTask+0x90>)
 800ce48:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ce4a:	4b10      	ldr	r3, [pc, #64]	@ (800ce8c <xTimerCreateTimerTask+0x90>)
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d001      	beq.n	800ce56 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ce52:	2301      	movs	r3, #1
 800ce54:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ce56:	697b      	ldr	r3, [r7, #20]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d10b      	bne.n	800ce74 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800ce5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce60:	f383 8811 	msr	BASEPRI, r3
 800ce64:	f3bf 8f6f 	isb	sy
 800ce68:	f3bf 8f4f 	dsb	sy
 800ce6c:	613b      	str	r3, [r7, #16]
}
 800ce6e:	bf00      	nop
 800ce70:	bf00      	nop
 800ce72:	e7fd      	b.n	800ce70 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ce74:	697b      	ldr	r3, [r7, #20]
}
 800ce76:	4618      	mov	r0, r3
 800ce78:	3718      	adds	r7, #24
 800ce7a:	46bd      	mov	sp, r7
 800ce7c:	bd80      	pop	{r7, pc}
 800ce7e:	bf00      	nop
 800ce80:	200013c0 	.word	0x200013c0
 800ce84:	0800df40 	.word	0x0800df40
 800ce88:	0800cfc9 	.word	0x0800cfc9
 800ce8c:	200013c4 	.word	0x200013c4

0800ce90 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ce90:	b580      	push	{r7, lr}
 800ce92:	b08a      	sub	sp, #40	@ 0x28
 800ce94:	af00      	add	r7, sp, #0
 800ce96:	60f8      	str	r0, [r7, #12]
 800ce98:	60b9      	str	r1, [r7, #8]
 800ce9a:	607a      	str	r2, [r7, #4]
 800ce9c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ce9e:	2300      	movs	r3, #0
 800cea0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d10b      	bne.n	800cec0 <xTimerGenericCommand+0x30>
	__asm volatile
 800cea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ceac:	f383 8811 	msr	BASEPRI, r3
 800ceb0:	f3bf 8f6f 	isb	sy
 800ceb4:	f3bf 8f4f 	dsb	sy
 800ceb8:	623b      	str	r3, [r7, #32]
}
 800ceba:	bf00      	nop
 800cebc:	bf00      	nop
 800cebe:	e7fd      	b.n	800cebc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800cec0:	4b19      	ldr	r3, [pc, #100]	@ (800cf28 <xTimerGenericCommand+0x98>)
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d02a      	beq.n	800cf1e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800cec8:	68bb      	ldr	r3, [r7, #8]
 800ceca:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ced4:	68bb      	ldr	r3, [r7, #8]
 800ced6:	2b05      	cmp	r3, #5
 800ced8:	dc18      	bgt.n	800cf0c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ceda:	f7ff fead 	bl	800cc38 <xTaskGetSchedulerState>
 800cede:	4603      	mov	r3, r0
 800cee0:	2b02      	cmp	r3, #2
 800cee2:	d109      	bne.n	800cef8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800cee4:	4b10      	ldr	r3, [pc, #64]	@ (800cf28 <xTimerGenericCommand+0x98>)
 800cee6:	6818      	ldr	r0, [r3, #0]
 800cee8:	f107 0110 	add.w	r1, r7, #16
 800ceec:	2300      	movs	r3, #0
 800ceee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cef0:	f7fe fc5a 	bl	800b7a8 <xQueueGenericSend>
 800cef4:	6278      	str	r0, [r7, #36]	@ 0x24
 800cef6:	e012      	b.n	800cf1e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800cef8:	4b0b      	ldr	r3, [pc, #44]	@ (800cf28 <xTimerGenericCommand+0x98>)
 800cefa:	6818      	ldr	r0, [r3, #0]
 800cefc:	f107 0110 	add.w	r1, r7, #16
 800cf00:	2300      	movs	r3, #0
 800cf02:	2200      	movs	r2, #0
 800cf04:	f7fe fc50 	bl	800b7a8 <xQueueGenericSend>
 800cf08:	6278      	str	r0, [r7, #36]	@ 0x24
 800cf0a:	e008      	b.n	800cf1e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800cf0c:	4b06      	ldr	r3, [pc, #24]	@ (800cf28 <xTimerGenericCommand+0x98>)
 800cf0e:	6818      	ldr	r0, [r3, #0]
 800cf10:	f107 0110 	add.w	r1, r7, #16
 800cf14:	2300      	movs	r3, #0
 800cf16:	683a      	ldr	r2, [r7, #0]
 800cf18:	f7fe fd48 	bl	800b9ac <xQueueGenericSendFromISR>
 800cf1c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800cf1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cf20:	4618      	mov	r0, r3
 800cf22:	3728      	adds	r7, #40	@ 0x28
 800cf24:	46bd      	mov	sp, r7
 800cf26:	bd80      	pop	{r7, pc}
 800cf28:	200013c0 	.word	0x200013c0

0800cf2c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800cf2c:	b580      	push	{r7, lr}
 800cf2e:	b088      	sub	sp, #32
 800cf30:	af02      	add	r7, sp, #8
 800cf32:	6078      	str	r0, [r7, #4]
 800cf34:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf36:	4b23      	ldr	r3, [pc, #140]	@ (800cfc4 <prvProcessExpiredTimer+0x98>)
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	68db      	ldr	r3, [r3, #12]
 800cf3c:	68db      	ldr	r3, [r3, #12]
 800cf3e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cf40:	697b      	ldr	r3, [r7, #20]
 800cf42:	3304      	adds	r3, #4
 800cf44:	4618      	mov	r0, r3
 800cf46:	f7fe fafb 	bl	800b540 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cf4a:	697b      	ldr	r3, [r7, #20]
 800cf4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cf50:	f003 0304 	and.w	r3, r3, #4
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d023      	beq.n	800cfa0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800cf58:	697b      	ldr	r3, [r7, #20]
 800cf5a:	699a      	ldr	r2, [r3, #24]
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	18d1      	adds	r1, r2, r3
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	683a      	ldr	r2, [r7, #0]
 800cf64:	6978      	ldr	r0, [r7, #20]
 800cf66:	f000 f8d5 	bl	800d114 <prvInsertTimerInActiveList>
 800cf6a:	4603      	mov	r3, r0
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d020      	beq.n	800cfb2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cf70:	2300      	movs	r3, #0
 800cf72:	9300      	str	r3, [sp, #0]
 800cf74:	2300      	movs	r3, #0
 800cf76:	687a      	ldr	r2, [r7, #4]
 800cf78:	2100      	movs	r1, #0
 800cf7a:	6978      	ldr	r0, [r7, #20]
 800cf7c:	f7ff ff88 	bl	800ce90 <xTimerGenericCommand>
 800cf80:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800cf82:	693b      	ldr	r3, [r7, #16]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d114      	bne.n	800cfb2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800cf88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf8c:	f383 8811 	msr	BASEPRI, r3
 800cf90:	f3bf 8f6f 	isb	sy
 800cf94:	f3bf 8f4f 	dsb	sy
 800cf98:	60fb      	str	r3, [r7, #12]
}
 800cf9a:	bf00      	nop
 800cf9c:	bf00      	nop
 800cf9e:	e7fd      	b.n	800cf9c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cfa0:	697b      	ldr	r3, [r7, #20]
 800cfa2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cfa6:	f023 0301 	bic.w	r3, r3, #1
 800cfaa:	b2da      	uxtb	r2, r3
 800cfac:	697b      	ldr	r3, [r7, #20]
 800cfae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cfb2:	697b      	ldr	r3, [r7, #20]
 800cfb4:	6a1b      	ldr	r3, [r3, #32]
 800cfb6:	6978      	ldr	r0, [r7, #20]
 800cfb8:	4798      	blx	r3
}
 800cfba:	bf00      	nop
 800cfbc:	3718      	adds	r7, #24
 800cfbe:	46bd      	mov	sp, r7
 800cfc0:	bd80      	pop	{r7, pc}
 800cfc2:	bf00      	nop
 800cfc4:	200013b8 	.word	0x200013b8

0800cfc8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800cfc8:	b580      	push	{r7, lr}
 800cfca:	b084      	sub	sp, #16
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cfd0:	f107 0308 	add.w	r3, r7, #8
 800cfd4:	4618      	mov	r0, r3
 800cfd6:	f000 f859 	bl	800d08c <prvGetNextExpireTime>
 800cfda:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800cfdc:	68bb      	ldr	r3, [r7, #8]
 800cfde:	4619      	mov	r1, r3
 800cfe0:	68f8      	ldr	r0, [r7, #12]
 800cfe2:	f000 f805 	bl	800cff0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800cfe6:	f000 f8d7 	bl	800d198 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cfea:	bf00      	nop
 800cfec:	e7f0      	b.n	800cfd0 <prvTimerTask+0x8>
	...

0800cff0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800cff0:	b580      	push	{r7, lr}
 800cff2:	b084      	sub	sp, #16
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	6078      	str	r0, [r7, #4]
 800cff8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800cffa:	f7ff fa29 	bl	800c450 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cffe:	f107 0308 	add.w	r3, r7, #8
 800d002:	4618      	mov	r0, r3
 800d004:	f000 f866 	bl	800d0d4 <prvSampleTimeNow>
 800d008:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d00a:	68bb      	ldr	r3, [r7, #8]
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d130      	bne.n	800d072 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d010:	683b      	ldr	r3, [r7, #0]
 800d012:	2b00      	cmp	r3, #0
 800d014:	d10a      	bne.n	800d02c <prvProcessTimerOrBlockTask+0x3c>
 800d016:	687a      	ldr	r2, [r7, #4]
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	429a      	cmp	r2, r3
 800d01c:	d806      	bhi.n	800d02c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d01e:	f7ff fa25 	bl	800c46c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d022:	68f9      	ldr	r1, [r7, #12]
 800d024:	6878      	ldr	r0, [r7, #4]
 800d026:	f7ff ff81 	bl	800cf2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d02a:	e024      	b.n	800d076 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d02c:	683b      	ldr	r3, [r7, #0]
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d008      	beq.n	800d044 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d032:	4b13      	ldr	r3, [pc, #76]	@ (800d080 <prvProcessTimerOrBlockTask+0x90>)
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d101      	bne.n	800d040 <prvProcessTimerOrBlockTask+0x50>
 800d03c:	2301      	movs	r3, #1
 800d03e:	e000      	b.n	800d042 <prvProcessTimerOrBlockTask+0x52>
 800d040:	2300      	movs	r3, #0
 800d042:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d044:	4b0f      	ldr	r3, [pc, #60]	@ (800d084 <prvProcessTimerOrBlockTask+0x94>)
 800d046:	6818      	ldr	r0, [r3, #0]
 800d048:	687a      	ldr	r2, [r7, #4]
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	1ad3      	subs	r3, r2, r3
 800d04e:	683a      	ldr	r2, [r7, #0]
 800d050:	4619      	mov	r1, r3
 800d052:	f7fe ff65 	bl	800bf20 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d056:	f7ff fa09 	bl	800c46c <xTaskResumeAll>
 800d05a:	4603      	mov	r3, r0
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d10a      	bne.n	800d076 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d060:	4b09      	ldr	r3, [pc, #36]	@ (800d088 <prvProcessTimerOrBlockTask+0x98>)
 800d062:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d066:	601a      	str	r2, [r3, #0]
 800d068:	f3bf 8f4f 	dsb	sy
 800d06c:	f3bf 8f6f 	isb	sy
}
 800d070:	e001      	b.n	800d076 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d072:	f7ff f9fb 	bl	800c46c <xTaskResumeAll>
}
 800d076:	bf00      	nop
 800d078:	3710      	adds	r7, #16
 800d07a:	46bd      	mov	sp, r7
 800d07c:	bd80      	pop	{r7, pc}
 800d07e:	bf00      	nop
 800d080:	200013bc 	.word	0x200013bc
 800d084:	200013c0 	.word	0x200013c0
 800d088:	e000ed04 	.word	0xe000ed04

0800d08c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d08c:	b480      	push	{r7}
 800d08e:	b085      	sub	sp, #20
 800d090:	af00      	add	r7, sp, #0
 800d092:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d094:	4b0e      	ldr	r3, [pc, #56]	@ (800d0d0 <prvGetNextExpireTime+0x44>)
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d101      	bne.n	800d0a2 <prvGetNextExpireTime+0x16>
 800d09e:	2201      	movs	r2, #1
 800d0a0:	e000      	b.n	800d0a4 <prvGetNextExpireTime+0x18>
 800d0a2:	2200      	movs	r2, #0
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d105      	bne.n	800d0bc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d0b0:	4b07      	ldr	r3, [pc, #28]	@ (800d0d0 <prvGetNextExpireTime+0x44>)
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	68db      	ldr	r3, [r3, #12]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	60fb      	str	r3, [r7, #12]
 800d0ba:	e001      	b.n	800d0c0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d0bc:	2300      	movs	r3, #0
 800d0be:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d0c0:	68fb      	ldr	r3, [r7, #12]
}
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	3714      	adds	r7, #20
 800d0c6:	46bd      	mov	sp, r7
 800d0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0cc:	4770      	bx	lr
 800d0ce:	bf00      	nop
 800d0d0:	200013b8 	.word	0x200013b8

0800d0d4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d0d4:	b580      	push	{r7, lr}
 800d0d6:	b084      	sub	sp, #16
 800d0d8:	af00      	add	r7, sp, #0
 800d0da:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d0dc:	f7ff fa64 	bl	800c5a8 <xTaskGetTickCount>
 800d0e0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d0e2:	4b0b      	ldr	r3, [pc, #44]	@ (800d110 <prvSampleTimeNow+0x3c>)
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	68fa      	ldr	r2, [r7, #12]
 800d0e8:	429a      	cmp	r2, r3
 800d0ea:	d205      	bcs.n	800d0f8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d0ec:	f000 f93a 	bl	800d364 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	2201      	movs	r2, #1
 800d0f4:	601a      	str	r2, [r3, #0]
 800d0f6:	e002      	b.n	800d0fe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	2200      	movs	r2, #0
 800d0fc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d0fe:	4a04      	ldr	r2, [pc, #16]	@ (800d110 <prvSampleTimeNow+0x3c>)
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d104:	68fb      	ldr	r3, [r7, #12]
}
 800d106:	4618      	mov	r0, r3
 800d108:	3710      	adds	r7, #16
 800d10a:	46bd      	mov	sp, r7
 800d10c:	bd80      	pop	{r7, pc}
 800d10e:	bf00      	nop
 800d110:	200013c8 	.word	0x200013c8

0800d114 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d114:	b580      	push	{r7, lr}
 800d116:	b086      	sub	sp, #24
 800d118:	af00      	add	r7, sp, #0
 800d11a:	60f8      	str	r0, [r7, #12]
 800d11c:	60b9      	str	r1, [r7, #8]
 800d11e:	607a      	str	r2, [r7, #4]
 800d120:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d122:	2300      	movs	r3, #0
 800d124:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	68ba      	ldr	r2, [r7, #8]
 800d12a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	68fa      	ldr	r2, [r7, #12]
 800d130:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d132:	68ba      	ldr	r2, [r7, #8]
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	429a      	cmp	r2, r3
 800d138:	d812      	bhi.n	800d160 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d13a:	687a      	ldr	r2, [r7, #4]
 800d13c:	683b      	ldr	r3, [r7, #0]
 800d13e:	1ad2      	subs	r2, r2, r3
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	699b      	ldr	r3, [r3, #24]
 800d144:	429a      	cmp	r2, r3
 800d146:	d302      	bcc.n	800d14e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d148:	2301      	movs	r3, #1
 800d14a:	617b      	str	r3, [r7, #20]
 800d14c:	e01b      	b.n	800d186 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d14e:	4b10      	ldr	r3, [pc, #64]	@ (800d190 <prvInsertTimerInActiveList+0x7c>)
 800d150:	681a      	ldr	r2, [r3, #0]
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	3304      	adds	r3, #4
 800d156:	4619      	mov	r1, r3
 800d158:	4610      	mov	r0, r2
 800d15a:	f7fe f9b8 	bl	800b4ce <vListInsert>
 800d15e:	e012      	b.n	800d186 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d160:	687a      	ldr	r2, [r7, #4]
 800d162:	683b      	ldr	r3, [r7, #0]
 800d164:	429a      	cmp	r2, r3
 800d166:	d206      	bcs.n	800d176 <prvInsertTimerInActiveList+0x62>
 800d168:	68ba      	ldr	r2, [r7, #8]
 800d16a:	683b      	ldr	r3, [r7, #0]
 800d16c:	429a      	cmp	r2, r3
 800d16e:	d302      	bcc.n	800d176 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d170:	2301      	movs	r3, #1
 800d172:	617b      	str	r3, [r7, #20]
 800d174:	e007      	b.n	800d186 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d176:	4b07      	ldr	r3, [pc, #28]	@ (800d194 <prvInsertTimerInActiveList+0x80>)
 800d178:	681a      	ldr	r2, [r3, #0]
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	3304      	adds	r3, #4
 800d17e:	4619      	mov	r1, r3
 800d180:	4610      	mov	r0, r2
 800d182:	f7fe f9a4 	bl	800b4ce <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d186:	697b      	ldr	r3, [r7, #20]
}
 800d188:	4618      	mov	r0, r3
 800d18a:	3718      	adds	r7, #24
 800d18c:	46bd      	mov	sp, r7
 800d18e:	bd80      	pop	{r7, pc}
 800d190:	200013bc 	.word	0x200013bc
 800d194:	200013b8 	.word	0x200013b8

0800d198 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d198:	b580      	push	{r7, lr}
 800d19a:	b08e      	sub	sp, #56	@ 0x38
 800d19c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d19e:	e0ce      	b.n	800d33e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	da19      	bge.n	800d1da <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d1a6:	1d3b      	adds	r3, r7, #4
 800d1a8:	3304      	adds	r3, #4
 800d1aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d1ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d10b      	bne.n	800d1ca <prvProcessReceivedCommands+0x32>
	__asm volatile
 800d1b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1b6:	f383 8811 	msr	BASEPRI, r3
 800d1ba:	f3bf 8f6f 	isb	sy
 800d1be:	f3bf 8f4f 	dsb	sy
 800d1c2:	61fb      	str	r3, [r7, #28]
}
 800d1c4:	bf00      	nop
 800d1c6:	bf00      	nop
 800d1c8:	e7fd      	b.n	800d1c6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d1ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d1d0:	6850      	ldr	r0, [r2, #4]
 800d1d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d1d4:	6892      	ldr	r2, [r2, #8]
 800d1d6:	4611      	mov	r1, r2
 800d1d8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	f2c0 80ae 	blt.w	800d33e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d1e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1e8:	695b      	ldr	r3, [r3, #20]
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d004      	beq.n	800d1f8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d1ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1f0:	3304      	adds	r3, #4
 800d1f2:	4618      	mov	r0, r3
 800d1f4:	f7fe f9a4 	bl	800b540 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d1f8:	463b      	mov	r3, r7
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	f7ff ff6a 	bl	800d0d4 <prvSampleTimeNow>
 800d200:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	2b09      	cmp	r3, #9
 800d206:	f200 8097 	bhi.w	800d338 <prvProcessReceivedCommands+0x1a0>
 800d20a:	a201      	add	r2, pc, #4	@ (adr r2, 800d210 <prvProcessReceivedCommands+0x78>)
 800d20c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d210:	0800d239 	.word	0x0800d239
 800d214:	0800d239 	.word	0x0800d239
 800d218:	0800d239 	.word	0x0800d239
 800d21c:	0800d2af 	.word	0x0800d2af
 800d220:	0800d2c3 	.word	0x0800d2c3
 800d224:	0800d30f 	.word	0x0800d30f
 800d228:	0800d239 	.word	0x0800d239
 800d22c:	0800d239 	.word	0x0800d239
 800d230:	0800d2af 	.word	0x0800d2af
 800d234:	0800d2c3 	.word	0x0800d2c3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d23a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d23e:	f043 0301 	orr.w	r3, r3, #1
 800d242:	b2da      	uxtb	r2, r3
 800d244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d246:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d24a:	68ba      	ldr	r2, [r7, #8]
 800d24c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d24e:	699b      	ldr	r3, [r3, #24]
 800d250:	18d1      	adds	r1, r2, r3
 800d252:	68bb      	ldr	r3, [r7, #8]
 800d254:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d256:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d258:	f7ff ff5c 	bl	800d114 <prvInsertTimerInActiveList>
 800d25c:	4603      	mov	r3, r0
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d06c      	beq.n	800d33c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d264:	6a1b      	ldr	r3, [r3, #32]
 800d266:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d268:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d26a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d26c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d270:	f003 0304 	and.w	r3, r3, #4
 800d274:	2b00      	cmp	r3, #0
 800d276:	d061      	beq.n	800d33c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d278:	68ba      	ldr	r2, [r7, #8]
 800d27a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d27c:	699b      	ldr	r3, [r3, #24]
 800d27e:	441a      	add	r2, r3
 800d280:	2300      	movs	r3, #0
 800d282:	9300      	str	r3, [sp, #0]
 800d284:	2300      	movs	r3, #0
 800d286:	2100      	movs	r1, #0
 800d288:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d28a:	f7ff fe01 	bl	800ce90 <xTimerGenericCommand>
 800d28e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d290:	6a3b      	ldr	r3, [r7, #32]
 800d292:	2b00      	cmp	r3, #0
 800d294:	d152      	bne.n	800d33c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800d296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d29a:	f383 8811 	msr	BASEPRI, r3
 800d29e:	f3bf 8f6f 	isb	sy
 800d2a2:	f3bf 8f4f 	dsb	sy
 800d2a6:	61bb      	str	r3, [r7, #24]
}
 800d2a8:	bf00      	nop
 800d2aa:	bf00      	nop
 800d2ac:	e7fd      	b.n	800d2aa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d2ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d2b4:	f023 0301 	bic.w	r3, r3, #1
 800d2b8:	b2da      	uxtb	r2, r3
 800d2ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2bc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800d2c0:	e03d      	b.n	800d33e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d2c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d2c8:	f043 0301 	orr.w	r3, r3, #1
 800d2cc:	b2da      	uxtb	r2, r3
 800d2ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2d0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d2d4:	68ba      	ldr	r2, [r7, #8]
 800d2d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2d8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d2da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2dc:	699b      	ldr	r3, [r3, #24]
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d10b      	bne.n	800d2fa <prvProcessReceivedCommands+0x162>
	__asm volatile
 800d2e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2e6:	f383 8811 	msr	BASEPRI, r3
 800d2ea:	f3bf 8f6f 	isb	sy
 800d2ee:	f3bf 8f4f 	dsb	sy
 800d2f2:	617b      	str	r3, [r7, #20]
}
 800d2f4:	bf00      	nop
 800d2f6:	bf00      	nop
 800d2f8:	e7fd      	b.n	800d2f6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d2fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2fc:	699a      	ldr	r2, [r3, #24]
 800d2fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d300:	18d1      	adds	r1, r2, r3
 800d302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d304:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d306:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d308:	f7ff ff04 	bl	800d114 <prvInsertTimerInActiveList>
					break;
 800d30c:	e017      	b.n	800d33e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d30e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d310:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d314:	f003 0302 	and.w	r3, r3, #2
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d103      	bne.n	800d324 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800d31c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d31e:	f000 fbeb 	bl	800daf8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d322:	e00c      	b.n	800d33e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d326:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d32a:	f023 0301 	bic.w	r3, r3, #1
 800d32e:	b2da      	uxtb	r2, r3
 800d330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d332:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800d336:	e002      	b.n	800d33e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800d338:	bf00      	nop
 800d33a:	e000      	b.n	800d33e <prvProcessReceivedCommands+0x1a6>
					break;
 800d33c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d33e:	4b08      	ldr	r3, [pc, #32]	@ (800d360 <prvProcessReceivedCommands+0x1c8>)
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	1d39      	adds	r1, r7, #4
 800d344:	2200      	movs	r2, #0
 800d346:	4618      	mov	r0, r3
 800d348:	f7fe fbce 	bl	800bae8 <xQueueReceive>
 800d34c:	4603      	mov	r3, r0
 800d34e:	2b00      	cmp	r3, #0
 800d350:	f47f af26 	bne.w	800d1a0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800d354:	bf00      	nop
 800d356:	bf00      	nop
 800d358:	3730      	adds	r7, #48	@ 0x30
 800d35a:	46bd      	mov	sp, r7
 800d35c:	bd80      	pop	{r7, pc}
 800d35e:	bf00      	nop
 800d360:	200013c0 	.word	0x200013c0

0800d364 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d364:	b580      	push	{r7, lr}
 800d366:	b088      	sub	sp, #32
 800d368:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d36a:	e049      	b.n	800d400 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d36c:	4b2e      	ldr	r3, [pc, #184]	@ (800d428 <prvSwitchTimerLists+0xc4>)
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	68db      	ldr	r3, [r3, #12]
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d376:	4b2c      	ldr	r3, [pc, #176]	@ (800d428 <prvSwitchTimerLists+0xc4>)
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	68db      	ldr	r3, [r3, #12]
 800d37c:	68db      	ldr	r3, [r3, #12]
 800d37e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	3304      	adds	r3, #4
 800d384:	4618      	mov	r0, r3
 800d386:	f7fe f8db 	bl	800b540 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	6a1b      	ldr	r3, [r3, #32]
 800d38e:	68f8      	ldr	r0, [r7, #12]
 800d390:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d398:	f003 0304 	and.w	r3, r3, #4
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d02f      	beq.n	800d400 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	699b      	ldr	r3, [r3, #24]
 800d3a4:	693a      	ldr	r2, [r7, #16]
 800d3a6:	4413      	add	r3, r2
 800d3a8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d3aa:	68ba      	ldr	r2, [r7, #8]
 800d3ac:	693b      	ldr	r3, [r7, #16]
 800d3ae:	429a      	cmp	r2, r3
 800d3b0:	d90e      	bls.n	800d3d0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	68ba      	ldr	r2, [r7, #8]
 800d3b6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	68fa      	ldr	r2, [r7, #12]
 800d3bc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d3be:	4b1a      	ldr	r3, [pc, #104]	@ (800d428 <prvSwitchTimerLists+0xc4>)
 800d3c0:	681a      	ldr	r2, [r3, #0]
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	3304      	adds	r3, #4
 800d3c6:	4619      	mov	r1, r3
 800d3c8:	4610      	mov	r0, r2
 800d3ca:	f7fe f880 	bl	800b4ce <vListInsert>
 800d3ce:	e017      	b.n	800d400 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d3d0:	2300      	movs	r3, #0
 800d3d2:	9300      	str	r3, [sp, #0]
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	693a      	ldr	r2, [r7, #16]
 800d3d8:	2100      	movs	r1, #0
 800d3da:	68f8      	ldr	r0, [r7, #12]
 800d3dc:	f7ff fd58 	bl	800ce90 <xTimerGenericCommand>
 800d3e0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d10b      	bne.n	800d400 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800d3e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3ec:	f383 8811 	msr	BASEPRI, r3
 800d3f0:	f3bf 8f6f 	isb	sy
 800d3f4:	f3bf 8f4f 	dsb	sy
 800d3f8:	603b      	str	r3, [r7, #0]
}
 800d3fa:	bf00      	nop
 800d3fc:	bf00      	nop
 800d3fe:	e7fd      	b.n	800d3fc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d400:	4b09      	ldr	r3, [pc, #36]	@ (800d428 <prvSwitchTimerLists+0xc4>)
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	2b00      	cmp	r3, #0
 800d408:	d1b0      	bne.n	800d36c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d40a:	4b07      	ldr	r3, [pc, #28]	@ (800d428 <prvSwitchTimerLists+0xc4>)
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d410:	4b06      	ldr	r3, [pc, #24]	@ (800d42c <prvSwitchTimerLists+0xc8>)
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	4a04      	ldr	r2, [pc, #16]	@ (800d428 <prvSwitchTimerLists+0xc4>)
 800d416:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d418:	4a04      	ldr	r2, [pc, #16]	@ (800d42c <prvSwitchTimerLists+0xc8>)
 800d41a:	697b      	ldr	r3, [r7, #20]
 800d41c:	6013      	str	r3, [r2, #0]
}
 800d41e:	bf00      	nop
 800d420:	3718      	adds	r7, #24
 800d422:	46bd      	mov	sp, r7
 800d424:	bd80      	pop	{r7, pc}
 800d426:	bf00      	nop
 800d428:	200013b8 	.word	0x200013b8
 800d42c:	200013bc 	.word	0x200013bc

0800d430 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d430:	b580      	push	{r7, lr}
 800d432:	b082      	sub	sp, #8
 800d434:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d436:	f000 f96f 	bl	800d718 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d43a:	4b15      	ldr	r3, [pc, #84]	@ (800d490 <prvCheckForValidListAndQueue+0x60>)
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d120      	bne.n	800d484 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d442:	4814      	ldr	r0, [pc, #80]	@ (800d494 <prvCheckForValidListAndQueue+0x64>)
 800d444:	f7fd fff2 	bl	800b42c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d448:	4813      	ldr	r0, [pc, #76]	@ (800d498 <prvCheckForValidListAndQueue+0x68>)
 800d44a:	f7fd ffef 	bl	800b42c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d44e:	4b13      	ldr	r3, [pc, #76]	@ (800d49c <prvCheckForValidListAndQueue+0x6c>)
 800d450:	4a10      	ldr	r2, [pc, #64]	@ (800d494 <prvCheckForValidListAndQueue+0x64>)
 800d452:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d454:	4b12      	ldr	r3, [pc, #72]	@ (800d4a0 <prvCheckForValidListAndQueue+0x70>)
 800d456:	4a10      	ldr	r2, [pc, #64]	@ (800d498 <prvCheckForValidListAndQueue+0x68>)
 800d458:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d45a:	2300      	movs	r3, #0
 800d45c:	9300      	str	r3, [sp, #0]
 800d45e:	4b11      	ldr	r3, [pc, #68]	@ (800d4a4 <prvCheckForValidListAndQueue+0x74>)
 800d460:	4a11      	ldr	r2, [pc, #68]	@ (800d4a8 <prvCheckForValidListAndQueue+0x78>)
 800d462:	2110      	movs	r1, #16
 800d464:	200a      	movs	r0, #10
 800d466:	f7fe f8ff 	bl	800b668 <xQueueGenericCreateStatic>
 800d46a:	4603      	mov	r3, r0
 800d46c:	4a08      	ldr	r2, [pc, #32]	@ (800d490 <prvCheckForValidListAndQueue+0x60>)
 800d46e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d470:	4b07      	ldr	r3, [pc, #28]	@ (800d490 <prvCheckForValidListAndQueue+0x60>)
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	2b00      	cmp	r3, #0
 800d476:	d005      	beq.n	800d484 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d478:	4b05      	ldr	r3, [pc, #20]	@ (800d490 <prvCheckForValidListAndQueue+0x60>)
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	490b      	ldr	r1, [pc, #44]	@ (800d4ac <prvCheckForValidListAndQueue+0x7c>)
 800d47e:	4618      	mov	r0, r3
 800d480:	f7fe fd24 	bl	800becc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d484:	f000 f97a 	bl	800d77c <vPortExitCritical>
}
 800d488:	bf00      	nop
 800d48a:	46bd      	mov	sp, r7
 800d48c:	bd80      	pop	{r7, pc}
 800d48e:	bf00      	nop
 800d490:	200013c0 	.word	0x200013c0
 800d494:	20001390 	.word	0x20001390
 800d498:	200013a4 	.word	0x200013a4
 800d49c:	200013b8 	.word	0x200013b8
 800d4a0:	200013bc 	.word	0x200013bc
 800d4a4:	2000146c 	.word	0x2000146c
 800d4a8:	200013cc 	.word	0x200013cc
 800d4ac:	0800df48 	.word	0x0800df48

0800d4b0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d4b0:	b480      	push	{r7}
 800d4b2:	b085      	sub	sp, #20
 800d4b4:	af00      	add	r7, sp, #0
 800d4b6:	60f8      	str	r0, [r7, #12]
 800d4b8:	60b9      	str	r1, [r7, #8]
 800d4ba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	3b04      	subs	r3, #4
 800d4c0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800d4c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	3b04      	subs	r3, #4
 800d4ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d4d0:	68bb      	ldr	r3, [r7, #8]
 800d4d2:	f023 0201 	bic.w	r2, r3, #1
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	3b04      	subs	r3, #4
 800d4de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d4e0:	4a0c      	ldr	r2, [pc, #48]	@ (800d514 <pxPortInitialiseStack+0x64>)
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	3b14      	subs	r3, #20
 800d4ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d4ec:	687a      	ldr	r2, [r7, #4]
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	3b04      	subs	r3, #4
 800d4f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	f06f 0202 	mvn.w	r2, #2
 800d4fe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	3b20      	subs	r3, #32
 800d504:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d506:	68fb      	ldr	r3, [r7, #12]
}
 800d508:	4618      	mov	r0, r3
 800d50a:	3714      	adds	r7, #20
 800d50c:	46bd      	mov	sp, r7
 800d50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d512:	4770      	bx	lr
 800d514:	0800d519 	.word	0x0800d519

0800d518 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d518:	b480      	push	{r7}
 800d51a:	b085      	sub	sp, #20
 800d51c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d51e:	2300      	movs	r3, #0
 800d520:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d522:	4b13      	ldr	r3, [pc, #76]	@ (800d570 <prvTaskExitError+0x58>)
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d52a:	d00b      	beq.n	800d544 <prvTaskExitError+0x2c>
	__asm volatile
 800d52c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d530:	f383 8811 	msr	BASEPRI, r3
 800d534:	f3bf 8f6f 	isb	sy
 800d538:	f3bf 8f4f 	dsb	sy
 800d53c:	60fb      	str	r3, [r7, #12]
}
 800d53e:	bf00      	nop
 800d540:	bf00      	nop
 800d542:	e7fd      	b.n	800d540 <prvTaskExitError+0x28>
	__asm volatile
 800d544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d548:	f383 8811 	msr	BASEPRI, r3
 800d54c:	f3bf 8f6f 	isb	sy
 800d550:	f3bf 8f4f 	dsb	sy
 800d554:	60bb      	str	r3, [r7, #8]
}
 800d556:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d558:	bf00      	nop
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d0fc      	beq.n	800d55a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d560:	bf00      	nop
 800d562:	bf00      	nop
 800d564:	3714      	adds	r7, #20
 800d566:	46bd      	mov	sp, r7
 800d568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d56c:	4770      	bx	lr
 800d56e:	bf00      	nop
 800d570:	2000000c 	.word	0x2000000c
	...

0800d580 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d580:	4b07      	ldr	r3, [pc, #28]	@ (800d5a0 <pxCurrentTCBConst2>)
 800d582:	6819      	ldr	r1, [r3, #0]
 800d584:	6808      	ldr	r0, [r1, #0]
 800d586:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d58a:	f380 8809 	msr	PSP, r0
 800d58e:	f3bf 8f6f 	isb	sy
 800d592:	f04f 0000 	mov.w	r0, #0
 800d596:	f380 8811 	msr	BASEPRI, r0
 800d59a:	4770      	bx	lr
 800d59c:	f3af 8000 	nop.w

0800d5a0 <pxCurrentTCBConst2>:
 800d5a0:	20000e90 	.word	0x20000e90
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d5a4:	bf00      	nop
 800d5a6:	bf00      	nop

0800d5a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d5a8:	4808      	ldr	r0, [pc, #32]	@ (800d5cc <prvPortStartFirstTask+0x24>)
 800d5aa:	6800      	ldr	r0, [r0, #0]
 800d5ac:	6800      	ldr	r0, [r0, #0]
 800d5ae:	f380 8808 	msr	MSP, r0
 800d5b2:	f04f 0000 	mov.w	r0, #0
 800d5b6:	f380 8814 	msr	CONTROL, r0
 800d5ba:	b662      	cpsie	i
 800d5bc:	b661      	cpsie	f
 800d5be:	f3bf 8f4f 	dsb	sy
 800d5c2:	f3bf 8f6f 	isb	sy
 800d5c6:	df00      	svc	0
 800d5c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d5ca:	bf00      	nop
 800d5cc:	e000ed08 	.word	0xe000ed08

0800d5d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d5d0:	b580      	push	{r7, lr}
 800d5d2:	b086      	sub	sp, #24
 800d5d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d5d6:	4b47      	ldr	r3, [pc, #284]	@ (800d6f4 <xPortStartScheduler+0x124>)
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	4a47      	ldr	r2, [pc, #284]	@ (800d6f8 <xPortStartScheduler+0x128>)
 800d5dc:	4293      	cmp	r3, r2
 800d5de:	d10b      	bne.n	800d5f8 <xPortStartScheduler+0x28>
	__asm volatile
 800d5e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5e4:	f383 8811 	msr	BASEPRI, r3
 800d5e8:	f3bf 8f6f 	isb	sy
 800d5ec:	f3bf 8f4f 	dsb	sy
 800d5f0:	613b      	str	r3, [r7, #16]
}
 800d5f2:	bf00      	nop
 800d5f4:	bf00      	nop
 800d5f6:	e7fd      	b.n	800d5f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d5f8:	4b3e      	ldr	r3, [pc, #248]	@ (800d6f4 <xPortStartScheduler+0x124>)
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	4a3f      	ldr	r2, [pc, #252]	@ (800d6fc <xPortStartScheduler+0x12c>)
 800d5fe:	4293      	cmp	r3, r2
 800d600:	d10b      	bne.n	800d61a <xPortStartScheduler+0x4a>
	__asm volatile
 800d602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d606:	f383 8811 	msr	BASEPRI, r3
 800d60a:	f3bf 8f6f 	isb	sy
 800d60e:	f3bf 8f4f 	dsb	sy
 800d612:	60fb      	str	r3, [r7, #12]
}
 800d614:	bf00      	nop
 800d616:	bf00      	nop
 800d618:	e7fd      	b.n	800d616 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d61a:	4b39      	ldr	r3, [pc, #228]	@ (800d700 <xPortStartScheduler+0x130>)
 800d61c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d61e:	697b      	ldr	r3, [r7, #20]
 800d620:	781b      	ldrb	r3, [r3, #0]
 800d622:	b2db      	uxtb	r3, r3
 800d624:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d626:	697b      	ldr	r3, [r7, #20]
 800d628:	22ff      	movs	r2, #255	@ 0xff
 800d62a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d62c:	697b      	ldr	r3, [r7, #20]
 800d62e:	781b      	ldrb	r3, [r3, #0]
 800d630:	b2db      	uxtb	r3, r3
 800d632:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d634:	78fb      	ldrb	r3, [r7, #3]
 800d636:	b2db      	uxtb	r3, r3
 800d638:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800d63c:	b2da      	uxtb	r2, r3
 800d63e:	4b31      	ldr	r3, [pc, #196]	@ (800d704 <xPortStartScheduler+0x134>)
 800d640:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d642:	4b31      	ldr	r3, [pc, #196]	@ (800d708 <xPortStartScheduler+0x138>)
 800d644:	2207      	movs	r2, #7
 800d646:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d648:	e009      	b.n	800d65e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800d64a:	4b2f      	ldr	r3, [pc, #188]	@ (800d708 <xPortStartScheduler+0x138>)
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	3b01      	subs	r3, #1
 800d650:	4a2d      	ldr	r2, [pc, #180]	@ (800d708 <xPortStartScheduler+0x138>)
 800d652:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d654:	78fb      	ldrb	r3, [r7, #3]
 800d656:	b2db      	uxtb	r3, r3
 800d658:	005b      	lsls	r3, r3, #1
 800d65a:	b2db      	uxtb	r3, r3
 800d65c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d65e:	78fb      	ldrb	r3, [r7, #3]
 800d660:	b2db      	uxtb	r3, r3
 800d662:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d666:	2b80      	cmp	r3, #128	@ 0x80
 800d668:	d0ef      	beq.n	800d64a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d66a:	4b27      	ldr	r3, [pc, #156]	@ (800d708 <xPortStartScheduler+0x138>)
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	f1c3 0307 	rsb	r3, r3, #7
 800d672:	2b04      	cmp	r3, #4
 800d674:	d00b      	beq.n	800d68e <xPortStartScheduler+0xbe>
	__asm volatile
 800d676:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d67a:	f383 8811 	msr	BASEPRI, r3
 800d67e:	f3bf 8f6f 	isb	sy
 800d682:	f3bf 8f4f 	dsb	sy
 800d686:	60bb      	str	r3, [r7, #8]
}
 800d688:	bf00      	nop
 800d68a:	bf00      	nop
 800d68c:	e7fd      	b.n	800d68a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d68e:	4b1e      	ldr	r3, [pc, #120]	@ (800d708 <xPortStartScheduler+0x138>)
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	021b      	lsls	r3, r3, #8
 800d694:	4a1c      	ldr	r2, [pc, #112]	@ (800d708 <xPortStartScheduler+0x138>)
 800d696:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d698:	4b1b      	ldr	r3, [pc, #108]	@ (800d708 <xPortStartScheduler+0x138>)
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d6a0:	4a19      	ldr	r2, [pc, #100]	@ (800d708 <xPortStartScheduler+0x138>)
 800d6a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	b2da      	uxtb	r2, r3
 800d6a8:	697b      	ldr	r3, [r7, #20]
 800d6aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d6ac:	4b17      	ldr	r3, [pc, #92]	@ (800d70c <xPortStartScheduler+0x13c>)
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	4a16      	ldr	r2, [pc, #88]	@ (800d70c <xPortStartScheduler+0x13c>)
 800d6b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800d6b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d6b8:	4b14      	ldr	r3, [pc, #80]	@ (800d70c <xPortStartScheduler+0x13c>)
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	4a13      	ldr	r2, [pc, #76]	@ (800d70c <xPortStartScheduler+0x13c>)
 800d6be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800d6c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d6c4:	f000 f8da 	bl	800d87c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d6c8:	4b11      	ldr	r3, [pc, #68]	@ (800d710 <xPortStartScheduler+0x140>)
 800d6ca:	2200      	movs	r2, #0
 800d6cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d6ce:	f000 f8f9 	bl	800d8c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d6d2:	4b10      	ldr	r3, [pc, #64]	@ (800d714 <xPortStartScheduler+0x144>)
 800d6d4:	681b      	ldr	r3, [r3, #0]
 800d6d6:	4a0f      	ldr	r2, [pc, #60]	@ (800d714 <xPortStartScheduler+0x144>)
 800d6d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800d6dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d6de:	f7ff ff63 	bl	800d5a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d6e2:	f7ff f82b 	bl	800c73c <vTaskSwitchContext>
	prvTaskExitError();
 800d6e6:	f7ff ff17 	bl	800d518 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d6ea:	2300      	movs	r3, #0
}
 800d6ec:	4618      	mov	r0, r3
 800d6ee:	3718      	adds	r7, #24
 800d6f0:	46bd      	mov	sp, r7
 800d6f2:	bd80      	pop	{r7, pc}
 800d6f4:	e000ed00 	.word	0xe000ed00
 800d6f8:	410fc271 	.word	0x410fc271
 800d6fc:	410fc270 	.word	0x410fc270
 800d700:	e000e400 	.word	0xe000e400
 800d704:	200014bc 	.word	0x200014bc
 800d708:	200014c0 	.word	0x200014c0
 800d70c:	e000ed20 	.word	0xe000ed20
 800d710:	2000000c 	.word	0x2000000c
 800d714:	e000ef34 	.word	0xe000ef34

0800d718 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d718:	b480      	push	{r7}
 800d71a:	b083      	sub	sp, #12
 800d71c:	af00      	add	r7, sp, #0
	__asm volatile
 800d71e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d722:	f383 8811 	msr	BASEPRI, r3
 800d726:	f3bf 8f6f 	isb	sy
 800d72a:	f3bf 8f4f 	dsb	sy
 800d72e:	607b      	str	r3, [r7, #4]
}
 800d730:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d732:	4b10      	ldr	r3, [pc, #64]	@ (800d774 <vPortEnterCritical+0x5c>)
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	3301      	adds	r3, #1
 800d738:	4a0e      	ldr	r2, [pc, #56]	@ (800d774 <vPortEnterCritical+0x5c>)
 800d73a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d73c:	4b0d      	ldr	r3, [pc, #52]	@ (800d774 <vPortEnterCritical+0x5c>)
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	2b01      	cmp	r3, #1
 800d742:	d110      	bne.n	800d766 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d744:	4b0c      	ldr	r3, [pc, #48]	@ (800d778 <vPortEnterCritical+0x60>)
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	b2db      	uxtb	r3, r3
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d00b      	beq.n	800d766 <vPortEnterCritical+0x4e>
	__asm volatile
 800d74e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d752:	f383 8811 	msr	BASEPRI, r3
 800d756:	f3bf 8f6f 	isb	sy
 800d75a:	f3bf 8f4f 	dsb	sy
 800d75e:	603b      	str	r3, [r7, #0]
}
 800d760:	bf00      	nop
 800d762:	bf00      	nop
 800d764:	e7fd      	b.n	800d762 <vPortEnterCritical+0x4a>
	}
}
 800d766:	bf00      	nop
 800d768:	370c      	adds	r7, #12
 800d76a:	46bd      	mov	sp, r7
 800d76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d770:	4770      	bx	lr
 800d772:	bf00      	nop
 800d774:	2000000c 	.word	0x2000000c
 800d778:	e000ed04 	.word	0xe000ed04

0800d77c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d77c:	b480      	push	{r7}
 800d77e:	b083      	sub	sp, #12
 800d780:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d782:	4b12      	ldr	r3, [pc, #72]	@ (800d7cc <vPortExitCritical+0x50>)
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	2b00      	cmp	r3, #0
 800d788:	d10b      	bne.n	800d7a2 <vPortExitCritical+0x26>
	__asm volatile
 800d78a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d78e:	f383 8811 	msr	BASEPRI, r3
 800d792:	f3bf 8f6f 	isb	sy
 800d796:	f3bf 8f4f 	dsb	sy
 800d79a:	607b      	str	r3, [r7, #4]
}
 800d79c:	bf00      	nop
 800d79e:	bf00      	nop
 800d7a0:	e7fd      	b.n	800d79e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d7a2:	4b0a      	ldr	r3, [pc, #40]	@ (800d7cc <vPortExitCritical+0x50>)
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	3b01      	subs	r3, #1
 800d7a8:	4a08      	ldr	r2, [pc, #32]	@ (800d7cc <vPortExitCritical+0x50>)
 800d7aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d7ac:	4b07      	ldr	r3, [pc, #28]	@ (800d7cc <vPortExitCritical+0x50>)
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	d105      	bne.n	800d7c0 <vPortExitCritical+0x44>
 800d7b4:	2300      	movs	r3, #0
 800d7b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d7b8:	683b      	ldr	r3, [r7, #0]
 800d7ba:	f383 8811 	msr	BASEPRI, r3
}
 800d7be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d7c0:	bf00      	nop
 800d7c2:	370c      	adds	r7, #12
 800d7c4:	46bd      	mov	sp, r7
 800d7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ca:	4770      	bx	lr
 800d7cc:	2000000c 	.word	0x2000000c

0800d7d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d7d0:	f3ef 8009 	mrs	r0, PSP
 800d7d4:	f3bf 8f6f 	isb	sy
 800d7d8:	4b15      	ldr	r3, [pc, #84]	@ (800d830 <pxCurrentTCBConst>)
 800d7da:	681a      	ldr	r2, [r3, #0]
 800d7dc:	f01e 0f10 	tst.w	lr, #16
 800d7e0:	bf08      	it	eq
 800d7e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d7e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7ea:	6010      	str	r0, [r2, #0]
 800d7ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d7f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800d7f4:	f380 8811 	msr	BASEPRI, r0
 800d7f8:	f3bf 8f4f 	dsb	sy
 800d7fc:	f3bf 8f6f 	isb	sy
 800d800:	f7fe ff9c 	bl	800c73c <vTaskSwitchContext>
 800d804:	f04f 0000 	mov.w	r0, #0
 800d808:	f380 8811 	msr	BASEPRI, r0
 800d80c:	bc09      	pop	{r0, r3}
 800d80e:	6819      	ldr	r1, [r3, #0]
 800d810:	6808      	ldr	r0, [r1, #0]
 800d812:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d816:	f01e 0f10 	tst.w	lr, #16
 800d81a:	bf08      	it	eq
 800d81c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d820:	f380 8809 	msr	PSP, r0
 800d824:	f3bf 8f6f 	isb	sy
 800d828:	4770      	bx	lr
 800d82a:	bf00      	nop
 800d82c:	f3af 8000 	nop.w

0800d830 <pxCurrentTCBConst>:
 800d830:	20000e90 	.word	0x20000e90
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d834:	bf00      	nop
 800d836:	bf00      	nop

0800d838 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d838:	b580      	push	{r7, lr}
 800d83a:	b082      	sub	sp, #8
 800d83c:	af00      	add	r7, sp, #0
	__asm volatile
 800d83e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d842:	f383 8811 	msr	BASEPRI, r3
 800d846:	f3bf 8f6f 	isb	sy
 800d84a:	f3bf 8f4f 	dsb	sy
 800d84e:	607b      	str	r3, [r7, #4]
}
 800d850:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d852:	f7fe feb9 	bl	800c5c8 <xTaskIncrementTick>
 800d856:	4603      	mov	r3, r0
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d003      	beq.n	800d864 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d85c:	4b06      	ldr	r3, [pc, #24]	@ (800d878 <xPortSysTickHandler+0x40>)
 800d85e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d862:	601a      	str	r2, [r3, #0]
 800d864:	2300      	movs	r3, #0
 800d866:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d868:	683b      	ldr	r3, [r7, #0]
 800d86a:	f383 8811 	msr	BASEPRI, r3
}
 800d86e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d870:	bf00      	nop
 800d872:	3708      	adds	r7, #8
 800d874:	46bd      	mov	sp, r7
 800d876:	bd80      	pop	{r7, pc}
 800d878:	e000ed04 	.word	0xe000ed04

0800d87c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d87c:	b480      	push	{r7}
 800d87e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d880:	4b0b      	ldr	r3, [pc, #44]	@ (800d8b0 <vPortSetupTimerInterrupt+0x34>)
 800d882:	2200      	movs	r2, #0
 800d884:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d886:	4b0b      	ldr	r3, [pc, #44]	@ (800d8b4 <vPortSetupTimerInterrupt+0x38>)
 800d888:	2200      	movs	r2, #0
 800d88a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d88c:	4b0a      	ldr	r3, [pc, #40]	@ (800d8b8 <vPortSetupTimerInterrupt+0x3c>)
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	4a0a      	ldr	r2, [pc, #40]	@ (800d8bc <vPortSetupTimerInterrupt+0x40>)
 800d892:	fba2 2303 	umull	r2, r3, r2, r3
 800d896:	099b      	lsrs	r3, r3, #6
 800d898:	4a09      	ldr	r2, [pc, #36]	@ (800d8c0 <vPortSetupTimerInterrupt+0x44>)
 800d89a:	3b01      	subs	r3, #1
 800d89c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d89e:	4b04      	ldr	r3, [pc, #16]	@ (800d8b0 <vPortSetupTimerInterrupt+0x34>)
 800d8a0:	2207      	movs	r2, #7
 800d8a2:	601a      	str	r2, [r3, #0]
}
 800d8a4:	bf00      	nop
 800d8a6:	46bd      	mov	sp, r7
 800d8a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ac:	4770      	bx	lr
 800d8ae:	bf00      	nop
 800d8b0:	e000e010 	.word	0xe000e010
 800d8b4:	e000e018 	.word	0xe000e018
 800d8b8:	20000000 	.word	0x20000000
 800d8bc:	10624dd3 	.word	0x10624dd3
 800d8c0:	e000e014 	.word	0xe000e014

0800d8c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d8c4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800d8d4 <vPortEnableVFP+0x10>
 800d8c8:	6801      	ldr	r1, [r0, #0]
 800d8ca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800d8ce:	6001      	str	r1, [r0, #0]
 800d8d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d8d2:	bf00      	nop
 800d8d4:	e000ed88 	.word	0xe000ed88

0800d8d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d8d8:	b480      	push	{r7}
 800d8da:	b085      	sub	sp, #20
 800d8dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d8de:	f3ef 8305 	mrs	r3, IPSR
 800d8e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	2b0f      	cmp	r3, #15
 800d8e8:	d915      	bls.n	800d916 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d8ea:	4a18      	ldr	r2, [pc, #96]	@ (800d94c <vPortValidateInterruptPriority+0x74>)
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	4413      	add	r3, r2
 800d8f0:	781b      	ldrb	r3, [r3, #0]
 800d8f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d8f4:	4b16      	ldr	r3, [pc, #88]	@ (800d950 <vPortValidateInterruptPriority+0x78>)
 800d8f6:	781b      	ldrb	r3, [r3, #0]
 800d8f8:	7afa      	ldrb	r2, [r7, #11]
 800d8fa:	429a      	cmp	r2, r3
 800d8fc:	d20b      	bcs.n	800d916 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800d8fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d902:	f383 8811 	msr	BASEPRI, r3
 800d906:	f3bf 8f6f 	isb	sy
 800d90a:	f3bf 8f4f 	dsb	sy
 800d90e:	607b      	str	r3, [r7, #4]
}
 800d910:	bf00      	nop
 800d912:	bf00      	nop
 800d914:	e7fd      	b.n	800d912 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d916:	4b0f      	ldr	r3, [pc, #60]	@ (800d954 <vPortValidateInterruptPriority+0x7c>)
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800d91e:	4b0e      	ldr	r3, [pc, #56]	@ (800d958 <vPortValidateInterruptPriority+0x80>)
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	429a      	cmp	r2, r3
 800d924:	d90b      	bls.n	800d93e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800d926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d92a:	f383 8811 	msr	BASEPRI, r3
 800d92e:	f3bf 8f6f 	isb	sy
 800d932:	f3bf 8f4f 	dsb	sy
 800d936:	603b      	str	r3, [r7, #0]
}
 800d938:	bf00      	nop
 800d93a:	bf00      	nop
 800d93c:	e7fd      	b.n	800d93a <vPortValidateInterruptPriority+0x62>
	}
 800d93e:	bf00      	nop
 800d940:	3714      	adds	r7, #20
 800d942:	46bd      	mov	sp, r7
 800d944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d948:	4770      	bx	lr
 800d94a:	bf00      	nop
 800d94c:	e000e3f0 	.word	0xe000e3f0
 800d950:	200014bc 	.word	0x200014bc
 800d954:	e000ed0c 	.word	0xe000ed0c
 800d958:	200014c0 	.word	0x200014c0

0800d95c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d95c:	b580      	push	{r7, lr}
 800d95e:	b08a      	sub	sp, #40	@ 0x28
 800d960:	af00      	add	r7, sp, #0
 800d962:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d964:	2300      	movs	r3, #0
 800d966:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d968:	f7fe fd72 	bl	800c450 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d96c:	4b5c      	ldr	r3, [pc, #368]	@ (800dae0 <pvPortMalloc+0x184>)
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d101      	bne.n	800d978 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d974:	f000 f924 	bl	800dbc0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d978:	4b5a      	ldr	r3, [pc, #360]	@ (800dae4 <pvPortMalloc+0x188>)
 800d97a:	681a      	ldr	r2, [r3, #0]
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	4013      	ands	r3, r2
 800d980:	2b00      	cmp	r3, #0
 800d982:	f040 8095 	bne.w	800dab0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	2b00      	cmp	r3, #0
 800d98a:	d01e      	beq.n	800d9ca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800d98c:	2208      	movs	r2, #8
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	4413      	add	r3, r2
 800d992:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	f003 0307 	and.w	r3, r3, #7
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d015      	beq.n	800d9ca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	f023 0307 	bic.w	r3, r3, #7
 800d9a4:	3308      	adds	r3, #8
 800d9a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	f003 0307 	and.w	r3, r3, #7
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d00b      	beq.n	800d9ca <pvPortMalloc+0x6e>
	__asm volatile
 800d9b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9b6:	f383 8811 	msr	BASEPRI, r3
 800d9ba:	f3bf 8f6f 	isb	sy
 800d9be:	f3bf 8f4f 	dsb	sy
 800d9c2:	617b      	str	r3, [r7, #20]
}
 800d9c4:	bf00      	nop
 800d9c6:	bf00      	nop
 800d9c8:	e7fd      	b.n	800d9c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d06f      	beq.n	800dab0 <pvPortMalloc+0x154>
 800d9d0:	4b45      	ldr	r3, [pc, #276]	@ (800dae8 <pvPortMalloc+0x18c>)
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	687a      	ldr	r2, [r7, #4]
 800d9d6:	429a      	cmp	r2, r3
 800d9d8:	d86a      	bhi.n	800dab0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d9da:	4b44      	ldr	r3, [pc, #272]	@ (800daec <pvPortMalloc+0x190>)
 800d9dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d9de:	4b43      	ldr	r3, [pc, #268]	@ (800daec <pvPortMalloc+0x190>)
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d9e4:	e004      	b.n	800d9f0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800d9e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d9ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d9f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9f2:	685b      	ldr	r3, [r3, #4]
 800d9f4:	687a      	ldr	r2, [r7, #4]
 800d9f6:	429a      	cmp	r2, r3
 800d9f8:	d903      	bls.n	800da02 <pvPortMalloc+0xa6>
 800d9fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d1f1      	bne.n	800d9e6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800da02:	4b37      	ldr	r3, [pc, #220]	@ (800dae0 <pvPortMalloc+0x184>)
 800da04:	681b      	ldr	r3, [r3, #0]
 800da06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800da08:	429a      	cmp	r2, r3
 800da0a:	d051      	beq.n	800dab0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800da0c:	6a3b      	ldr	r3, [r7, #32]
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	2208      	movs	r2, #8
 800da12:	4413      	add	r3, r2
 800da14:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800da16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da18:	681a      	ldr	r2, [r3, #0]
 800da1a:	6a3b      	ldr	r3, [r7, #32]
 800da1c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800da1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da20:	685a      	ldr	r2, [r3, #4]
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	1ad2      	subs	r2, r2, r3
 800da26:	2308      	movs	r3, #8
 800da28:	005b      	lsls	r3, r3, #1
 800da2a:	429a      	cmp	r2, r3
 800da2c:	d920      	bls.n	800da70 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800da2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	4413      	add	r3, r2
 800da34:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800da36:	69bb      	ldr	r3, [r7, #24]
 800da38:	f003 0307 	and.w	r3, r3, #7
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d00b      	beq.n	800da58 <pvPortMalloc+0xfc>
	__asm volatile
 800da40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da44:	f383 8811 	msr	BASEPRI, r3
 800da48:	f3bf 8f6f 	isb	sy
 800da4c:	f3bf 8f4f 	dsb	sy
 800da50:	613b      	str	r3, [r7, #16]
}
 800da52:	bf00      	nop
 800da54:	bf00      	nop
 800da56:	e7fd      	b.n	800da54 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800da58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da5a:	685a      	ldr	r2, [r3, #4]
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	1ad2      	subs	r2, r2, r3
 800da60:	69bb      	ldr	r3, [r7, #24]
 800da62:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800da64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da66:	687a      	ldr	r2, [r7, #4]
 800da68:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800da6a:	69b8      	ldr	r0, [r7, #24]
 800da6c:	f000 f90a 	bl	800dc84 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800da70:	4b1d      	ldr	r3, [pc, #116]	@ (800dae8 <pvPortMalloc+0x18c>)
 800da72:	681a      	ldr	r2, [r3, #0]
 800da74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da76:	685b      	ldr	r3, [r3, #4]
 800da78:	1ad3      	subs	r3, r2, r3
 800da7a:	4a1b      	ldr	r2, [pc, #108]	@ (800dae8 <pvPortMalloc+0x18c>)
 800da7c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800da7e:	4b1a      	ldr	r3, [pc, #104]	@ (800dae8 <pvPortMalloc+0x18c>)
 800da80:	681a      	ldr	r2, [r3, #0]
 800da82:	4b1b      	ldr	r3, [pc, #108]	@ (800daf0 <pvPortMalloc+0x194>)
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	429a      	cmp	r2, r3
 800da88:	d203      	bcs.n	800da92 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800da8a:	4b17      	ldr	r3, [pc, #92]	@ (800dae8 <pvPortMalloc+0x18c>)
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	4a18      	ldr	r2, [pc, #96]	@ (800daf0 <pvPortMalloc+0x194>)
 800da90:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800da92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da94:	685a      	ldr	r2, [r3, #4]
 800da96:	4b13      	ldr	r3, [pc, #76]	@ (800dae4 <pvPortMalloc+0x188>)
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	431a      	orrs	r2, r3
 800da9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da9e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800daa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daa2:	2200      	movs	r2, #0
 800daa4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800daa6:	4b13      	ldr	r3, [pc, #76]	@ (800daf4 <pvPortMalloc+0x198>)
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	3301      	adds	r3, #1
 800daac:	4a11      	ldr	r2, [pc, #68]	@ (800daf4 <pvPortMalloc+0x198>)
 800daae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800dab0:	f7fe fcdc 	bl	800c46c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800dab4:	69fb      	ldr	r3, [r7, #28]
 800dab6:	f003 0307 	and.w	r3, r3, #7
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d00b      	beq.n	800dad6 <pvPortMalloc+0x17a>
	__asm volatile
 800dabe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dac2:	f383 8811 	msr	BASEPRI, r3
 800dac6:	f3bf 8f6f 	isb	sy
 800daca:	f3bf 8f4f 	dsb	sy
 800dace:	60fb      	str	r3, [r7, #12]
}
 800dad0:	bf00      	nop
 800dad2:	bf00      	nop
 800dad4:	e7fd      	b.n	800dad2 <pvPortMalloc+0x176>
	return pvReturn;
 800dad6:	69fb      	ldr	r3, [r7, #28]
}
 800dad8:	4618      	mov	r0, r3
 800dada:	3728      	adds	r7, #40	@ 0x28
 800dadc:	46bd      	mov	sp, r7
 800dade:	bd80      	pop	{r7, pc}
 800dae0:	20003bdc 	.word	0x20003bdc
 800dae4:	20003bf0 	.word	0x20003bf0
 800dae8:	20003be0 	.word	0x20003be0
 800daec:	20003bd4 	.word	0x20003bd4
 800daf0:	20003be4 	.word	0x20003be4
 800daf4:	20003be8 	.word	0x20003be8

0800daf8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800daf8:	b580      	push	{r7, lr}
 800dafa:	b086      	sub	sp, #24
 800dafc:	af00      	add	r7, sp, #0
 800dafe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	2b00      	cmp	r3, #0
 800db08:	d04f      	beq.n	800dbaa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800db0a:	2308      	movs	r3, #8
 800db0c:	425b      	negs	r3, r3
 800db0e:	697a      	ldr	r2, [r7, #20]
 800db10:	4413      	add	r3, r2
 800db12:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800db14:	697b      	ldr	r3, [r7, #20]
 800db16:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800db18:	693b      	ldr	r3, [r7, #16]
 800db1a:	685a      	ldr	r2, [r3, #4]
 800db1c:	4b25      	ldr	r3, [pc, #148]	@ (800dbb4 <vPortFree+0xbc>)
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	4013      	ands	r3, r2
 800db22:	2b00      	cmp	r3, #0
 800db24:	d10b      	bne.n	800db3e <vPortFree+0x46>
	__asm volatile
 800db26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db2a:	f383 8811 	msr	BASEPRI, r3
 800db2e:	f3bf 8f6f 	isb	sy
 800db32:	f3bf 8f4f 	dsb	sy
 800db36:	60fb      	str	r3, [r7, #12]
}
 800db38:	bf00      	nop
 800db3a:	bf00      	nop
 800db3c:	e7fd      	b.n	800db3a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800db3e:	693b      	ldr	r3, [r7, #16]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	2b00      	cmp	r3, #0
 800db44:	d00b      	beq.n	800db5e <vPortFree+0x66>
	__asm volatile
 800db46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db4a:	f383 8811 	msr	BASEPRI, r3
 800db4e:	f3bf 8f6f 	isb	sy
 800db52:	f3bf 8f4f 	dsb	sy
 800db56:	60bb      	str	r3, [r7, #8]
}
 800db58:	bf00      	nop
 800db5a:	bf00      	nop
 800db5c:	e7fd      	b.n	800db5a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800db5e:	693b      	ldr	r3, [r7, #16]
 800db60:	685a      	ldr	r2, [r3, #4]
 800db62:	4b14      	ldr	r3, [pc, #80]	@ (800dbb4 <vPortFree+0xbc>)
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	4013      	ands	r3, r2
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d01e      	beq.n	800dbaa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800db6c:	693b      	ldr	r3, [r7, #16]
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d11a      	bne.n	800dbaa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800db74:	693b      	ldr	r3, [r7, #16]
 800db76:	685a      	ldr	r2, [r3, #4]
 800db78:	4b0e      	ldr	r3, [pc, #56]	@ (800dbb4 <vPortFree+0xbc>)
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	43db      	mvns	r3, r3
 800db7e:	401a      	ands	r2, r3
 800db80:	693b      	ldr	r3, [r7, #16]
 800db82:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800db84:	f7fe fc64 	bl	800c450 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800db88:	693b      	ldr	r3, [r7, #16]
 800db8a:	685a      	ldr	r2, [r3, #4]
 800db8c:	4b0a      	ldr	r3, [pc, #40]	@ (800dbb8 <vPortFree+0xc0>)
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	4413      	add	r3, r2
 800db92:	4a09      	ldr	r2, [pc, #36]	@ (800dbb8 <vPortFree+0xc0>)
 800db94:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800db96:	6938      	ldr	r0, [r7, #16]
 800db98:	f000 f874 	bl	800dc84 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800db9c:	4b07      	ldr	r3, [pc, #28]	@ (800dbbc <vPortFree+0xc4>)
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	3301      	adds	r3, #1
 800dba2:	4a06      	ldr	r2, [pc, #24]	@ (800dbbc <vPortFree+0xc4>)
 800dba4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800dba6:	f7fe fc61 	bl	800c46c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800dbaa:	bf00      	nop
 800dbac:	3718      	adds	r7, #24
 800dbae:	46bd      	mov	sp, r7
 800dbb0:	bd80      	pop	{r7, pc}
 800dbb2:	bf00      	nop
 800dbb4:	20003bf0 	.word	0x20003bf0
 800dbb8:	20003be0 	.word	0x20003be0
 800dbbc:	20003bec 	.word	0x20003bec

0800dbc0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800dbc0:	b480      	push	{r7}
 800dbc2:	b085      	sub	sp, #20
 800dbc4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800dbc6:	f242 7310 	movw	r3, #10000	@ 0x2710
 800dbca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800dbcc:	4b27      	ldr	r3, [pc, #156]	@ (800dc6c <prvHeapInit+0xac>)
 800dbce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	f003 0307 	and.w	r3, r3, #7
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d00c      	beq.n	800dbf4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800dbda:	68fb      	ldr	r3, [r7, #12]
 800dbdc:	3307      	adds	r3, #7
 800dbde:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	f023 0307 	bic.w	r3, r3, #7
 800dbe6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800dbe8:	68ba      	ldr	r2, [r7, #8]
 800dbea:	68fb      	ldr	r3, [r7, #12]
 800dbec:	1ad3      	subs	r3, r2, r3
 800dbee:	4a1f      	ldr	r2, [pc, #124]	@ (800dc6c <prvHeapInit+0xac>)
 800dbf0:	4413      	add	r3, r2
 800dbf2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800dbf8:	4a1d      	ldr	r2, [pc, #116]	@ (800dc70 <prvHeapInit+0xb0>)
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800dbfe:	4b1c      	ldr	r3, [pc, #112]	@ (800dc70 <prvHeapInit+0xb0>)
 800dc00:	2200      	movs	r2, #0
 800dc02:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	68ba      	ldr	r2, [r7, #8]
 800dc08:	4413      	add	r3, r2
 800dc0a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800dc0c:	2208      	movs	r2, #8
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	1a9b      	subs	r3, r3, r2
 800dc12:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	f023 0307 	bic.w	r3, r3, #7
 800dc1a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	4a15      	ldr	r2, [pc, #84]	@ (800dc74 <prvHeapInit+0xb4>)
 800dc20:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800dc22:	4b14      	ldr	r3, [pc, #80]	@ (800dc74 <prvHeapInit+0xb4>)
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	2200      	movs	r2, #0
 800dc28:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800dc2a:	4b12      	ldr	r3, [pc, #72]	@ (800dc74 <prvHeapInit+0xb4>)
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	2200      	movs	r2, #0
 800dc30:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800dc36:	683b      	ldr	r3, [r7, #0]
 800dc38:	68fa      	ldr	r2, [r7, #12]
 800dc3a:	1ad2      	subs	r2, r2, r3
 800dc3c:	683b      	ldr	r3, [r7, #0]
 800dc3e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800dc40:	4b0c      	ldr	r3, [pc, #48]	@ (800dc74 <prvHeapInit+0xb4>)
 800dc42:	681a      	ldr	r2, [r3, #0]
 800dc44:	683b      	ldr	r3, [r7, #0]
 800dc46:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dc48:	683b      	ldr	r3, [r7, #0]
 800dc4a:	685b      	ldr	r3, [r3, #4]
 800dc4c:	4a0a      	ldr	r2, [pc, #40]	@ (800dc78 <prvHeapInit+0xb8>)
 800dc4e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dc50:	683b      	ldr	r3, [r7, #0]
 800dc52:	685b      	ldr	r3, [r3, #4]
 800dc54:	4a09      	ldr	r2, [pc, #36]	@ (800dc7c <prvHeapInit+0xbc>)
 800dc56:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800dc58:	4b09      	ldr	r3, [pc, #36]	@ (800dc80 <prvHeapInit+0xc0>)
 800dc5a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800dc5e:	601a      	str	r2, [r3, #0]
}
 800dc60:	bf00      	nop
 800dc62:	3714      	adds	r7, #20
 800dc64:	46bd      	mov	sp, r7
 800dc66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc6a:	4770      	bx	lr
 800dc6c:	200014c4 	.word	0x200014c4
 800dc70:	20003bd4 	.word	0x20003bd4
 800dc74:	20003bdc 	.word	0x20003bdc
 800dc78:	20003be4 	.word	0x20003be4
 800dc7c:	20003be0 	.word	0x20003be0
 800dc80:	20003bf0 	.word	0x20003bf0

0800dc84 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800dc84:	b480      	push	{r7}
 800dc86:	b085      	sub	sp, #20
 800dc88:	af00      	add	r7, sp, #0
 800dc8a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800dc8c:	4b28      	ldr	r3, [pc, #160]	@ (800dd30 <prvInsertBlockIntoFreeList+0xac>)
 800dc8e:	60fb      	str	r3, [r7, #12]
 800dc90:	e002      	b.n	800dc98 <prvInsertBlockIntoFreeList+0x14>
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	60fb      	str	r3, [r7, #12]
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	687a      	ldr	r2, [r7, #4]
 800dc9e:	429a      	cmp	r2, r3
 800dca0:	d8f7      	bhi.n	800dc92 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	685b      	ldr	r3, [r3, #4]
 800dcaa:	68ba      	ldr	r2, [r7, #8]
 800dcac:	4413      	add	r3, r2
 800dcae:	687a      	ldr	r2, [r7, #4]
 800dcb0:	429a      	cmp	r2, r3
 800dcb2:	d108      	bne.n	800dcc6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	685a      	ldr	r2, [r3, #4]
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	685b      	ldr	r3, [r3, #4]
 800dcbc:	441a      	add	r2, r3
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	685b      	ldr	r3, [r3, #4]
 800dcce:	68ba      	ldr	r2, [r7, #8]
 800dcd0:	441a      	add	r2, r3
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	429a      	cmp	r2, r3
 800dcd8:	d118      	bne.n	800dd0c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	681a      	ldr	r2, [r3, #0]
 800dcde:	4b15      	ldr	r3, [pc, #84]	@ (800dd34 <prvInsertBlockIntoFreeList+0xb0>)
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	429a      	cmp	r2, r3
 800dce4:	d00d      	beq.n	800dd02 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	685a      	ldr	r2, [r3, #4]
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	685b      	ldr	r3, [r3, #4]
 800dcf0:	441a      	add	r2, r3
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	681b      	ldr	r3, [r3, #0]
 800dcfa:	681a      	ldr	r2, [r3, #0]
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	601a      	str	r2, [r3, #0]
 800dd00:	e008      	b.n	800dd14 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800dd02:	4b0c      	ldr	r3, [pc, #48]	@ (800dd34 <prvInsertBlockIntoFreeList+0xb0>)
 800dd04:	681a      	ldr	r2, [r3, #0]
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	601a      	str	r2, [r3, #0]
 800dd0a:	e003      	b.n	800dd14 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	681a      	ldr	r2, [r3, #0]
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800dd14:	68fa      	ldr	r2, [r7, #12]
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	429a      	cmp	r2, r3
 800dd1a:	d002      	beq.n	800dd22 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	687a      	ldr	r2, [r7, #4]
 800dd20:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dd22:	bf00      	nop
 800dd24:	3714      	adds	r7, #20
 800dd26:	46bd      	mov	sp, r7
 800dd28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd2c:	4770      	bx	lr
 800dd2e:	bf00      	nop
 800dd30:	20003bd4 	.word	0x20003bd4
 800dd34:	20003bdc 	.word	0x20003bdc

0800dd38 <memset>:
 800dd38:	4402      	add	r2, r0
 800dd3a:	4603      	mov	r3, r0
 800dd3c:	4293      	cmp	r3, r2
 800dd3e:	d100      	bne.n	800dd42 <memset+0xa>
 800dd40:	4770      	bx	lr
 800dd42:	f803 1b01 	strb.w	r1, [r3], #1
 800dd46:	e7f9      	b.n	800dd3c <memset+0x4>

0800dd48 <_reclaim_reent>:
 800dd48:	4b29      	ldr	r3, [pc, #164]	@ (800ddf0 <_reclaim_reent+0xa8>)
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	4283      	cmp	r3, r0
 800dd4e:	b570      	push	{r4, r5, r6, lr}
 800dd50:	4604      	mov	r4, r0
 800dd52:	d04b      	beq.n	800ddec <_reclaim_reent+0xa4>
 800dd54:	69c3      	ldr	r3, [r0, #28]
 800dd56:	b1ab      	cbz	r3, 800dd84 <_reclaim_reent+0x3c>
 800dd58:	68db      	ldr	r3, [r3, #12]
 800dd5a:	b16b      	cbz	r3, 800dd78 <_reclaim_reent+0x30>
 800dd5c:	2500      	movs	r5, #0
 800dd5e:	69e3      	ldr	r3, [r4, #28]
 800dd60:	68db      	ldr	r3, [r3, #12]
 800dd62:	5959      	ldr	r1, [r3, r5]
 800dd64:	2900      	cmp	r1, #0
 800dd66:	d13b      	bne.n	800dde0 <_reclaim_reent+0x98>
 800dd68:	3504      	adds	r5, #4
 800dd6a:	2d80      	cmp	r5, #128	@ 0x80
 800dd6c:	d1f7      	bne.n	800dd5e <_reclaim_reent+0x16>
 800dd6e:	69e3      	ldr	r3, [r4, #28]
 800dd70:	4620      	mov	r0, r4
 800dd72:	68d9      	ldr	r1, [r3, #12]
 800dd74:	f000 f872 	bl	800de5c <_free_r>
 800dd78:	69e3      	ldr	r3, [r4, #28]
 800dd7a:	6819      	ldr	r1, [r3, #0]
 800dd7c:	b111      	cbz	r1, 800dd84 <_reclaim_reent+0x3c>
 800dd7e:	4620      	mov	r0, r4
 800dd80:	f000 f86c 	bl	800de5c <_free_r>
 800dd84:	6961      	ldr	r1, [r4, #20]
 800dd86:	b111      	cbz	r1, 800dd8e <_reclaim_reent+0x46>
 800dd88:	4620      	mov	r0, r4
 800dd8a:	f000 f867 	bl	800de5c <_free_r>
 800dd8e:	69e1      	ldr	r1, [r4, #28]
 800dd90:	b111      	cbz	r1, 800dd98 <_reclaim_reent+0x50>
 800dd92:	4620      	mov	r0, r4
 800dd94:	f000 f862 	bl	800de5c <_free_r>
 800dd98:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800dd9a:	b111      	cbz	r1, 800dda2 <_reclaim_reent+0x5a>
 800dd9c:	4620      	mov	r0, r4
 800dd9e:	f000 f85d 	bl	800de5c <_free_r>
 800dda2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dda4:	b111      	cbz	r1, 800ddac <_reclaim_reent+0x64>
 800dda6:	4620      	mov	r0, r4
 800dda8:	f000 f858 	bl	800de5c <_free_r>
 800ddac:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800ddae:	b111      	cbz	r1, 800ddb6 <_reclaim_reent+0x6e>
 800ddb0:	4620      	mov	r0, r4
 800ddb2:	f000 f853 	bl	800de5c <_free_r>
 800ddb6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800ddb8:	b111      	cbz	r1, 800ddc0 <_reclaim_reent+0x78>
 800ddba:	4620      	mov	r0, r4
 800ddbc:	f000 f84e 	bl	800de5c <_free_r>
 800ddc0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800ddc2:	b111      	cbz	r1, 800ddca <_reclaim_reent+0x82>
 800ddc4:	4620      	mov	r0, r4
 800ddc6:	f000 f849 	bl	800de5c <_free_r>
 800ddca:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ddcc:	b111      	cbz	r1, 800ddd4 <_reclaim_reent+0x8c>
 800ddce:	4620      	mov	r0, r4
 800ddd0:	f000 f844 	bl	800de5c <_free_r>
 800ddd4:	6a23      	ldr	r3, [r4, #32]
 800ddd6:	b14b      	cbz	r3, 800ddec <_reclaim_reent+0xa4>
 800ddd8:	4620      	mov	r0, r4
 800ddda:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ddde:	4718      	bx	r3
 800dde0:	680e      	ldr	r6, [r1, #0]
 800dde2:	4620      	mov	r0, r4
 800dde4:	f000 f83a 	bl	800de5c <_free_r>
 800dde8:	4631      	mov	r1, r6
 800ddea:	e7bb      	b.n	800dd64 <_reclaim_reent+0x1c>
 800ddec:	bd70      	pop	{r4, r5, r6, pc}
 800ddee:	bf00      	nop
 800ddf0:	20000010 	.word	0x20000010

0800ddf4 <__libc_init_array>:
 800ddf4:	b570      	push	{r4, r5, r6, lr}
 800ddf6:	4d0d      	ldr	r5, [pc, #52]	@ (800de2c <__libc_init_array+0x38>)
 800ddf8:	4c0d      	ldr	r4, [pc, #52]	@ (800de30 <__libc_init_array+0x3c>)
 800ddfa:	1b64      	subs	r4, r4, r5
 800ddfc:	10a4      	asrs	r4, r4, #2
 800ddfe:	2600      	movs	r6, #0
 800de00:	42a6      	cmp	r6, r4
 800de02:	d109      	bne.n	800de18 <__libc_init_array+0x24>
 800de04:	4d0b      	ldr	r5, [pc, #44]	@ (800de34 <__libc_init_array+0x40>)
 800de06:	4c0c      	ldr	r4, [pc, #48]	@ (800de38 <__libc_init_array+0x44>)
 800de08:	f000 f87e 	bl	800df08 <_init>
 800de0c:	1b64      	subs	r4, r4, r5
 800de0e:	10a4      	asrs	r4, r4, #2
 800de10:	2600      	movs	r6, #0
 800de12:	42a6      	cmp	r6, r4
 800de14:	d105      	bne.n	800de22 <__libc_init_array+0x2e>
 800de16:	bd70      	pop	{r4, r5, r6, pc}
 800de18:	f855 3b04 	ldr.w	r3, [r5], #4
 800de1c:	4798      	blx	r3
 800de1e:	3601      	adds	r6, #1
 800de20:	e7ee      	b.n	800de00 <__libc_init_array+0xc>
 800de22:	f855 3b04 	ldr.w	r3, [r5], #4
 800de26:	4798      	blx	r3
 800de28:	3601      	adds	r6, #1
 800de2a:	e7f2      	b.n	800de12 <__libc_init_array+0x1e>
 800de2c:	0800dfe0 	.word	0x0800dfe0
 800de30:	0800dfe0 	.word	0x0800dfe0
 800de34:	0800dfe0 	.word	0x0800dfe0
 800de38:	0800dfe4 	.word	0x0800dfe4

0800de3c <__retarget_lock_acquire_recursive>:
 800de3c:	4770      	bx	lr

0800de3e <__retarget_lock_release_recursive>:
 800de3e:	4770      	bx	lr

0800de40 <memcpy>:
 800de40:	440a      	add	r2, r1
 800de42:	4291      	cmp	r1, r2
 800de44:	f100 33ff 	add.w	r3, r0, #4294967295
 800de48:	d100      	bne.n	800de4c <memcpy+0xc>
 800de4a:	4770      	bx	lr
 800de4c:	b510      	push	{r4, lr}
 800de4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800de52:	f803 4f01 	strb.w	r4, [r3, #1]!
 800de56:	4291      	cmp	r1, r2
 800de58:	d1f9      	bne.n	800de4e <memcpy+0xe>
 800de5a:	bd10      	pop	{r4, pc}

0800de5c <_free_r>:
 800de5c:	b538      	push	{r3, r4, r5, lr}
 800de5e:	4605      	mov	r5, r0
 800de60:	2900      	cmp	r1, #0
 800de62:	d041      	beq.n	800dee8 <_free_r+0x8c>
 800de64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800de68:	1f0c      	subs	r4, r1, #4
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	bfb8      	it	lt
 800de6e:	18e4      	addlt	r4, r4, r3
 800de70:	f000 f83e 	bl	800def0 <__malloc_lock>
 800de74:	4a1d      	ldr	r2, [pc, #116]	@ (800deec <_free_r+0x90>)
 800de76:	6813      	ldr	r3, [r2, #0]
 800de78:	b933      	cbnz	r3, 800de88 <_free_r+0x2c>
 800de7a:	6063      	str	r3, [r4, #4]
 800de7c:	6014      	str	r4, [r2, #0]
 800de7e:	4628      	mov	r0, r5
 800de80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800de84:	f000 b83a 	b.w	800defc <__malloc_unlock>
 800de88:	42a3      	cmp	r3, r4
 800de8a:	d908      	bls.n	800de9e <_free_r+0x42>
 800de8c:	6820      	ldr	r0, [r4, #0]
 800de8e:	1821      	adds	r1, r4, r0
 800de90:	428b      	cmp	r3, r1
 800de92:	bf01      	itttt	eq
 800de94:	6819      	ldreq	r1, [r3, #0]
 800de96:	685b      	ldreq	r3, [r3, #4]
 800de98:	1809      	addeq	r1, r1, r0
 800de9a:	6021      	streq	r1, [r4, #0]
 800de9c:	e7ed      	b.n	800de7a <_free_r+0x1e>
 800de9e:	461a      	mov	r2, r3
 800dea0:	685b      	ldr	r3, [r3, #4]
 800dea2:	b10b      	cbz	r3, 800dea8 <_free_r+0x4c>
 800dea4:	42a3      	cmp	r3, r4
 800dea6:	d9fa      	bls.n	800de9e <_free_r+0x42>
 800dea8:	6811      	ldr	r1, [r2, #0]
 800deaa:	1850      	adds	r0, r2, r1
 800deac:	42a0      	cmp	r0, r4
 800deae:	d10b      	bne.n	800dec8 <_free_r+0x6c>
 800deb0:	6820      	ldr	r0, [r4, #0]
 800deb2:	4401      	add	r1, r0
 800deb4:	1850      	adds	r0, r2, r1
 800deb6:	4283      	cmp	r3, r0
 800deb8:	6011      	str	r1, [r2, #0]
 800deba:	d1e0      	bne.n	800de7e <_free_r+0x22>
 800debc:	6818      	ldr	r0, [r3, #0]
 800debe:	685b      	ldr	r3, [r3, #4]
 800dec0:	6053      	str	r3, [r2, #4]
 800dec2:	4408      	add	r0, r1
 800dec4:	6010      	str	r0, [r2, #0]
 800dec6:	e7da      	b.n	800de7e <_free_r+0x22>
 800dec8:	d902      	bls.n	800ded0 <_free_r+0x74>
 800deca:	230c      	movs	r3, #12
 800decc:	602b      	str	r3, [r5, #0]
 800dece:	e7d6      	b.n	800de7e <_free_r+0x22>
 800ded0:	6820      	ldr	r0, [r4, #0]
 800ded2:	1821      	adds	r1, r4, r0
 800ded4:	428b      	cmp	r3, r1
 800ded6:	bf04      	itt	eq
 800ded8:	6819      	ldreq	r1, [r3, #0]
 800deda:	685b      	ldreq	r3, [r3, #4]
 800dedc:	6063      	str	r3, [r4, #4]
 800dede:	bf04      	itt	eq
 800dee0:	1809      	addeq	r1, r1, r0
 800dee2:	6021      	streq	r1, [r4, #0]
 800dee4:	6054      	str	r4, [r2, #4]
 800dee6:	e7ca      	b.n	800de7e <_free_r+0x22>
 800dee8:	bd38      	pop	{r3, r4, r5, pc}
 800deea:	bf00      	nop
 800deec:	20003d30 	.word	0x20003d30

0800def0 <__malloc_lock>:
 800def0:	4801      	ldr	r0, [pc, #4]	@ (800def8 <__malloc_lock+0x8>)
 800def2:	f7ff bfa3 	b.w	800de3c <__retarget_lock_acquire_recursive>
 800def6:	bf00      	nop
 800def8:	20003d2c 	.word	0x20003d2c

0800defc <__malloc_unlock>:
 800defc:	4801      	ldr	r0, [pc, #4]	@ (800df04 <__malloc_unlock+0x8>)
 800defe:	f7ff bf9e 	b.w	800de3e <__retarget_lock_release_recursive>
 800df02:	bf00      	nop
 800df04:	20003d2c 	.word	0x20003d2c

0800df08 <_init>:
 800df08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df0a:	bf00      	nop
 800df0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df0e:	bc08      	pop	{r3}
 800df10:	469e      	mov	lr, r3
 800df12:	4770      	bx	lr

0800df14 <_fini>:
 800df14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df16:	bf00      	nop
 800df18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df1a:	bc08      	pop	{r3}
 800df1c:	469e      	mov	lr, r3
 800df1e:	4770      	bx	lr
