# Verilog 2x1 Multiplexer

## ğŸ“Œ Description
This project implements a **2x1 Multiplexer** using **Verilog HDL**.  
The design selects one of two inputs based on the select line.

## ğŸ”§ Module Details
- Inputs: `i[0]`, `i[1]`
- Select line: `s`
- Output: `o`

## ğŸ“ Truth Table

| s | i[0] | i[1] |   o  |
|---|------|------|------|
| 0 | i[0] | i[1] | i[0] |
| 1 | i[0] | i[1] | i[1] |

## ğŸ§ª Testbench
A testbench is included to verify functionality using different input combinations.

## ğŸ›  Tools Used
- Verilog HDL
- VS code / GTKWave / Vivado

## ğŸ“ Files
- `2x1_mux.v` â€“ RTL design
- `2x1_mux_tb.v` â€“ Testbench

## ğŸš€ Author
**Yug Gujarati**  
EC Engineering | Digital Design | Verilog | RTL
