Info: Generated by version: 24.1 build 115
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/angela/Documents/github/cva6/corev_apu/fpga/cva6_intel.qsys --block-symbol-file --output-directory=/home/angela/Documents/github/cva6/corev_apu/fpga/cva6_intel --family="Agilex 7" --part=AGFB014R24B2E2V
Progress: Loading fpga/cva6_intel.qsys
Progress: Reading input file
Progress: Parameterizing module axi_bridge_0
Progress: Parameterizing module emif_cal_0
Progress: Parameterizing module emif_fm_0
Progress: Parameterizing module iopll_0
Progress: Parameterizing module reset_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: cva6_intel.axi_bridge_0.s0: s0 must be connected to an Avalon-MM host or exported
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/angela/Documents/github/cva6/corev_apu/fpga/cva6_intel.qsys --synthesis=VERILOG --output-directory=/home/angela/Documents/github/cva6/corev_apu/fpga/cva6_intel --family="Agilex 7" --part=AGFB014R24B2E2V
Progress: Loading fpga/cva6_intel.qsys
Progress: Reading input file
Progress: Parameterizing module axi_bridge_0
Progress: Parameterizing module emif_cal_0
Progress: Parameterizing module emif_fm_0
Progress: Parameterizing module iopll_0
Progress: Parameterizing module reset_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: cva6_intel.axi_bridge_0.s0: s0 must be connected to an Avalon-MM host or exported
Info: cva6_intel: "Transforming system: cva6_intel"
Info: Interconnect is inserted between master axi_bridge_0.m0 and slave emif_fm_0.ctrl_amm_0 because the master is of type axi4 and the slave is of type avalon.
Info: Interconnect is inserted between master axi_bridge_0.m0 and slave emif_fm_0.ctrl_amm_0 because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: cva6_intel: "Naming system components in system: cva6_intel"
Info: cva6_intel: "Processing generation queue"
Info: cva6_intel: "Generating: cva6_intel"
Info: cva6_intel: "Generating: cva6_intel_axi_bridge_0"
Info: cva6_intel: "Generating: emif_cal"
Info: cva6_intel: "Generating: ed_synth_emif_fm_0"
Info: cva6_intel: "Generating: io_pll"
Info: cva6_intel: "Generating: cva6_intel_reset_controller_0"
Info: cva6_intel: "Generating: cva6_intel_altera_mm_interconnect_1920_7uifsqq"
Info: cva6_intel: "Generating: altera_reset_controller"
Info: cva6_intel: "Generating: cva6_intel_altera_merlin_axi_translator_1950_sjnedva"
Info: cva6_intel: "Generating: cva6_intel_altera_merlin_slave_translator_191_x56fcki"
Info: cva6_intel: "Generating: cva6_intel_altera_merlin_axi_master_ni_1980_4qd7sla"
Info: cva6_intel: "Generating: cva6_intel_altera_merlin_slave_agent_1921_b6r3djy"
Info: cva6_intel: "Generating: cva6_intel_altera_avalon_sc_fifo_1932_w27kryi"
Info: cva6_intel: "Generating: cva6_intel_altera_merlin_router_1921_wn3ne5y"
Info: cva6_intel: "Generating: cva6_intel_altera_merlin_router_1921_qiiewdq"
Info: cva6_intel: "Generating: cva6_intel_altera_merlin_burst_adapter_1932_tkah2sy"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: cva6_intel: "Generating: cva6_intel_altera_merlin_demultiplexer_1921_njo7owy"
Info: cva6_intel: "Generating: cva6_intel_altera_merlin_multiplexer_1922_iqaypey"
Info: cva6_intel: "Generating: cva6_intel_altera_merlin_demultiplexer_1921_bu3hlhy"
Info: cva6_intel: "Generating: cva6_intel_altera_merlin_multiplexer_1922_bnupvua"
Info: cva6_intel: "Generating: cva6_intel_altera_merlin_width_adapter_1940_7beubrq"
Info: cva6_intel: "Generating: cva6_intel_altera_merlin_width_adapter_1940_oerlvea"
Info: cva6_intel: "Generating: cva6_intel_hs_clk_xer_1940_q6vwcpq"
Info: cva6_intel: "Generating: cva6_intel_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_4cwdkei"
Info: cva6_intel: "Generating: cva6_intel_altera_avalon_st_pipeline_stage_1930_bv2ucky"
Info: cva6_intel: Done "cva6_intel" with 25 modules, 43 files
Info: Finished: Create HDL design files for synthesis
