
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003267                       # Number of seconds simulated
sim_ticks                                  3267070317                       # Number of ticks simulated
final_tick                               574769993436                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 340726                       # Simulator instruction rate (inst/s)
host_op_rate                                   438225                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 259021                       # Simulator tick rate (ticks/s)
host_mem_usage                               16945140                       # Number of bytes of host memory used
host_seconds                                 12613.15                       # Real time elapsed on the host
sim_insts                                  4297625978                       # Number of instructions simulated
sim_ops                                    5527403588                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       107264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       129536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        33280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        49920                       # Number of bytes read from this memory
system.physmem.bytes_read::total               327168                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       221184                       # Number of bytes written to this memory
system.physmem.bytes_written::total            221184                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          838                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1012                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          260                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          390                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2556                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1728                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1728                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       548504                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     32831861                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       509325                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     39648978                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       626861                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10186496                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       509325                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15279745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               100141095                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       548504                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       509325                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       626861                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       509325                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2194015                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          67701022                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               67701022                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          67701022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       548504                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     32831861                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       509325                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     39648978                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       626861                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10186496                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       509325                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15279745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              167842117                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7834702                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2872222                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2508875                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185301                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1411832                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1372648                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207467                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5873                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3381532                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15975216                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2872222                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1580115                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3289598                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         908300                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        359280                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1667318                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74488                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7752391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.374595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.176583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4462793     57.57%     57.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163960      2.11%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          299874      3.87%     63.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          279552      3.61%     67.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456473      5.89%     73.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          474353      6.12%     79.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114312      1.47%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85699      1.11%     81.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1415375     18.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7752391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366603                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.039033                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3489427                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       347641                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3181044                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        13019                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        721250                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313124                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          727                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17879261                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1331                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        721250                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3638101                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         107739                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41236                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3043601                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       200455                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17393920                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69688                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        79206                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23101591                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79190662                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79190662                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8188541                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2047                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           542501                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2667862                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       583361                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9595                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       167360                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16446677                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13840710                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18803                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5024340                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13769243                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7752391                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.785347                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.843603                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2695610     34.77%     34.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1452434     18.74%     53.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1237304     15.96%     69.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       775822     10.01%     79.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       810100     10.45%     89.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       474331      6.12%     96.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211982      2.73%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56209      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38599      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7752391                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54851     66.13%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17795     21.46%     87.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10295     12.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10858228     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109670      0.79%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2374640     17.16%     96.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       497172      3.59%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13840710                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.766590                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82941                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005993                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35535554                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21473067                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13377876                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13923651                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34427                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       782908                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144420                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        721250                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          54032                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5193                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16448681                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19705                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2667862                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       583361                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3093                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97456                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110457                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207913                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13575001                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2279517                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265708                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2764130                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048423                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            484613                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.732676                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13393552                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13377876                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8219669                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20101950                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.707516                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408899                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5076969                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185589                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7031141                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.617345                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.313448                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3234827     46.01%     46.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1495116     21.26%     67.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834716     11.87%     79.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283860      4.04%     83.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       271477      3.86%     87.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       112420      1.60%     88.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       297082      4.23%     92.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        87994      1.25%     94.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       413649      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7031141                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       413649                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23066239                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33619385                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2500                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  82311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.783470                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.783470                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.276373                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.276373                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62769789                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17543523                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18401899                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7834702                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2844377                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2315404                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195509                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1155272                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1100148                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          298596                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8360                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2847526                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15773601                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2844377                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1398744                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3465553                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1048073                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        568448                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1393243                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82483                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7729816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.522178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.310681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4264263     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          304694      3.94%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          246061      3.18%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          594212      7.69%     69.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          159821      2.07%     72.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          207096      2.68%     74.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          151762      1.96%     76.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           84070      1.09%     77.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1717837     22.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7729816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363049                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.013299                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2979131                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       552696                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3330614                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23268                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        844102                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       482713                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4236                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18859103                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9072                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        844102                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3198339                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         119677                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       110249                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3129567                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       327877                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18191980                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2651                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        134747                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102835                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          282                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25467522                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84914952                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84914952                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15540191                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9927320                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3776                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2154                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           907174                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1702797                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       862964                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13978                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       257667                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17183407                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3642                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13614273                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27377                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5977006                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18297024                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          630                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7729816                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761267                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.888973                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2689597     34.80%     34.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1665719     21.55%     56.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1079597     13.97%     70.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       806483     10.43%     80.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       695471      9.00%     89.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       359032      4.64%     94.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       310299      4.01%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57871      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65747      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7729816                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          79694     70.62%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16885     14.96%     85.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16264     14.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11342570     83.31%     83.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193071      1.42%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1505      0.01%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1350623      9.92%     94.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       726504      5.34%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13614273                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.737689                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             112844                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008289                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35098583                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23164117                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13265963                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13727117                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50821                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       680034                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          287                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       223388                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        844102                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          52514                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7586                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17187050                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42296                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1702797                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       862964                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2136                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6726                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       114757                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111726                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       226483                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13397380                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1267574                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       216893                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1974673                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1889525                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            707099                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.710005                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13274846                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13265963                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8643419                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24420539                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.693231                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.353941                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9103754                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11180279                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6006850                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3012                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       195580                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6885714                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623692                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139938                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2676243     38.87%     38.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1909905     27.74%     66.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       776229     11.27%     77.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       436139      6.33%     84.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       356653      5.18%     89.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       143652      2.09%     91.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       172055      2.50%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86407      1.25%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       328431      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6885714                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9103754                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11180279                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1662339                       # Number of memory references committed
system.switch_cpus1.commit.loads              1022763                       # Number of loads committed
system.switch_cpus1.commit.membars               1506                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1606363                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10073854                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       227605                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       328431                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23744412                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35218953                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 104886                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9103754                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11180279                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9103754                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.860601                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.860601                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.161978                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.161978                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60260802                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18334730                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17395869                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3012                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 7834702                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2960935                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2417870                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       199221                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1236163                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1163762                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          304761                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8754                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3061930                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16073461                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2960935                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1468523                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3482257                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1035979                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        426394                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1490559                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        76918                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7805724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.545621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.340993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4323467     55.39%     55.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          283720      3.63%     59.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          428593      5.49%     64.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          295897      3.79%     68.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          209184      2.68%     70.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          202580      2.60%     73.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          122193      1.57%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          261699      3.35%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1678391     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7805724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377926                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.051573                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3150306                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       448024                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3324008                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48447                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        834926                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       496439                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19237237                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1195                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        834926                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3327941                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          47480                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       146617                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3191287                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       257462                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18657298                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        106531                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        88436                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26179738                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     86830307                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     86830307                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16049476                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10130211                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3352                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1601                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           770467                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1709508                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       871705                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10339                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       203990                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17376607                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3195                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13863101                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27787                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5829481                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     17809160                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      7805724                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.776017                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.921887                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2792482     35.77%     35.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1581557     20.26%     56.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1096031     14.04%     70.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       745433      9.55%     79.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       767517      9.83%     89.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       362064      4.64%     94.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       325091      4.16%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62143      0.80%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73406      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7805724                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          75139     70.55%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         14903     13.99%     84.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16457     15.45%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11593886     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       174763      1.26%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1594      0.01%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1362310      9.83%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       730548      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13863101                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.769448                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             106499                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007682                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     35666209                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23209320                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13475319                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13969600                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        43286                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       666621                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          569                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       208421                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        834926                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          25072                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4738                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17379804                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        63254                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1709508                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       871705                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1601                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4014                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       119979                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       109607                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       229586                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13605298                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1273095                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       257800                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1985298                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1933136                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            712203                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.736543                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13481462                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13475319                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8720751                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         24775374                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.719953                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351993                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9331320                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11502245                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5877551                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3188                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       200621                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      6970798                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.650061                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.176260                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2662990     38.20%     38.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2000442     28.70%     66.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       757184     10.86%     77.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       423494      6.08%     83.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       353088      5.07%     88.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       158935      2.28%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       151400      2.17%     93.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       104594      1.50%     94.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       358671      5.15%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      6970798                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9331320                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11502245                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1706168                       # Number of memory references committed
system.switch_cpus2.commit.loads              1042884                       # Number of loads committed
system.switch_cpus2.commit.membars               1594                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1668746                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10355090                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       237912                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       358671                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            23991923                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           35595107                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1689                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  28978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9331320                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11502245                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9331320                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.839613                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.839613                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.191024                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.191024                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        61104888                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18742986                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17690662                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3188                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 7834702                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2883782                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2347344                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       193503                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1199847                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1131049                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          295941                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8506                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3179811                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15741426                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2883782                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1426990                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3303973                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         992412                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        472067                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1553911                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        77209                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7751504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.501544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.304454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4447531     57.38%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          177673      2.29%     59.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          231628      2.99%     62.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          349455      4.51%     67.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          338262      4.36%     71.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          257796      3.33%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          152014      1.96%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          229834      2.97%     79.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1567311     20.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7751504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.368078                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.009193                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3285805                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       461738                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3183596                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24914                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        795449                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       487198                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          224                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      18823747                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1196                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        795449                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3461704                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          93841                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       113192                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3028639                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       258677                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18270134                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           84                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        111122                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        82031                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25463991                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     85077568                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     85077568                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15787194                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9676715                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3855                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2176                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           736204                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1693707                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       895956                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17609                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       314988                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16976160                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3666                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13657218                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25535                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5546543                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     16865230                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          582                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7751504                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.761880                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896414                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2674972     34.51%     34.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1709682     22.06%     56.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1110043     14.32%     70.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       751459      9.69%     80.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       702259      9.06%     89.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       375002      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       276527      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        82615      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        68945      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7751504                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          66611     69.27%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13751     14.30%     83.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15795     16.43%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11365462     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       192848      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1542      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1348638      9.87%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       748728      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13657218                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.743170                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              96157                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007041                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35187626                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     22526450                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13271075                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13753375                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        46579                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       651929                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          190                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       228279                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        795449                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          54031                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9097                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16979826                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       116459                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1693707                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       895956                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2124                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6931                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           85                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       117311                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       110202                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       227513                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13393413                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1268467                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       263799                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2000897                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1875926                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            732430                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.709499                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13274612                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13271075                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8525576                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         23938943                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.693884                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356138                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9245889                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11363789                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5616019                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3084                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       196482                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      6956055                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.633654                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.152297                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2665694     38.32%     38.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2009085     28.88%     67.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       737542     10.60%     77.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       421985      6.07%     83.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       353287      5.08%     88.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       176975      2.54%     91.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       171085      2.46%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        74084      1.07%     95.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       346318      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      6956055                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9245889                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11363789                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1709452                       # Number of memory references committed
system.switch_cpus3.commit.loads              1041775                       # Number of loads committed
system.switch_cpus3.commit.membars               1542                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1629962                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10242824                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       231895                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       346318                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            23589545                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           34755558                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2947                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  83198                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9245889                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11363789                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9245889                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.847371                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.847371                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.180120                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.180120                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60267169                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18333313                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17388128                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3084                       # number of misc regfile writes
system.l2.replacements                           2556                       # number of replacements
system.l2.tagsinuse                      131071.932296                       # Cycle average of tags in use
system.l2.total_refs                          2060372                       # Total number of references to valid blocks.
system.l2.sampled_refs                         133628                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.418715                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         38187.630703                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.922921                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    447.425668                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.974426                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    509.164998                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.722229                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    124.492607                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.969305                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    199.720278                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst            103.815282                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          24253.169984                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          28113.458300                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          15651.933076                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          23425.532518                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.291349                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.003414                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.003885                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000120                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.000950                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001524                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000792                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.185037                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.214489                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.119415                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.178723                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4216                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5677                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2832                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4424                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   17150                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7330                       # number of Writeback hits
system.l2.Writeback_hits::total                  7330                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4216                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5677                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2832                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4424                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17150                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4216                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5677                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2832                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4424                       # number of overall hits
system.l2.overall_hits::total                   17150                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          838                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1012                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          260                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          390                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2556                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          838                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1012                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          260                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          390                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2556                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          838                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1012                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          260                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          390                       # number of overall misses
system.l2.overall_misses::total                  2556                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       756354                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     50561060                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       752673                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     58494011                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       831970                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     16385455                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       790721                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     23497076                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       152069320                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       756354                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     50561060                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       752673                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     58494011                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       831970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     16385455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       790721                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     23497076                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        152069320                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       756354                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     50561060                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       752673                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     58494011                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       831970                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     16385455                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       790721                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     23497076                       # number of overall miss cycles
system.l2.overall_miss_latency::total       152069320                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5054                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6689                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3092                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4814                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19706                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7330                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7330                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5054                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6689                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3092                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4814                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                19706                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5054                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6689                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3092                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4814                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               19706                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.165809                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.151293                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.084088                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.081014                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.129707                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.165809                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.151293                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.084088                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.081014                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.129707                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.165809                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.151293                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.084088                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.081014                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.129707                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 54025.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 60335.393795                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 57897.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 57800.406126                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 51998.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 63020.980769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 60824.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60248.912821                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 59495.039124                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 54025.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 60335.393795                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 57897.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 57800.406126                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 51998.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 63020.980769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 60824.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60248.912821                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59495.039124                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 54025.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 60335.393795                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 57897.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 57800.406126                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 51998.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 63020.980769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 60824.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60248.912821                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59495.039124                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1728                       # number of writebacks
system.l2.writebacks::total                      1728                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          838                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1012                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          260                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          390                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2556                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          838                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2556                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          838                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2556                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       677366                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     45706808                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       677949                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     52627169                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       738080                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     14898765                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       715847                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     21235489                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    137277473                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       677366                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     45706808                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       677949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     52627169                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       738080                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     14898765                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       715847                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     21235489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    137277473                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       677366                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     45706808                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       677949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     52627169                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       738080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     14898765                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       715847                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     21235489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    137277473                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.165809                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.151293                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.084088                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.081014                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.129707                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.165809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.151293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.084088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.081014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.129707                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.165809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.151293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.084088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.081014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.129707                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48383.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 54542.730310                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52149.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 52003.131423                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        46130                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 57302.942308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 55065.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54449.971795                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 53707.931534                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 48383.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 54542.730310                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 52149.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 52003.131423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        46130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 57302.942308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 55065.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54449.971795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 53707.931534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 48383.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 54542.730310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 52149.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 52003.131423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        46130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 57302.942308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 55065.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54449.971795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 53707.931534                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.919453                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001699416                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848153.904059                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.919453                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023909                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868461                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1667302                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1667302                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1667302                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1667302                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1667302                       # number of overall hits
system.cpu0.icache.overall_hits::total        1667302                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       938657                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       938657                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       938657                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       938657                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       938657                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       938657                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1667318                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1667318                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1667318                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1667318                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1667318                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1667318                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 58666.062500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58666.062500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 58666.062500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58666.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 58666.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58666.062500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       801882                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       801882                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       801882                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       801882                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       801882                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       801882                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53458.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53458.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53458.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53458.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53458.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53458.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5054                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223937384                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5310                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42172.765348                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.030223                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.969777                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777462                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222538                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2069028                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2069028                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2505968                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2505968                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2505968                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2505968                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14060                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14060                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14060                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14060                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14060                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14060                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    501566705                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    501566705                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    501566705                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    501566705                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    501566705                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    501566705                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2083088                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2083088                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2520028                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2520028                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2520028                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2520028                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006750                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006750                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005579                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005579                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005579                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005579                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 35673.307610                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35673.307610                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 35673.307610                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35673.307610                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 35673.307610                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35673.307610                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1746                       # number of writebacks
system.cpu0.dcache.writebacks::total             1746                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         9006                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         9006                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         9006                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9006                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         9006                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9006                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5054                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5054                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5054                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5054                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5054                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5054                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     85654027                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     85654027                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     85654027                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     85654027                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     85654027                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     85654027                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002426                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002426                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002006                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002006                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002006                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002006                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16947.769490                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16947.769490                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16947.769490                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16947.769490                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16947.769490                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16947.769490                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.974402                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088366641                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194287.582661                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.974402                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020792                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794831                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1393227                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1393227                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1393227                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1393227                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1393227                       # number of overall hits
system.cpu1.icache.overall_hits::total        1393227                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       885614                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       885614                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       885614                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       885614                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       885614                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       885614                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1393243                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1393243                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1393243                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1393243                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1393243                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1393243                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55350.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55350.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55350.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55350.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55350.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55350.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       767013                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       767013                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       767013                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       767013                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       767013                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       767013                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        59001                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        59001                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        59001                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        59001                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        59001                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        59001                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6689                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177803748                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6945                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25601.691577                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.170568                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.829432                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867854                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132146                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       962980                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         962980                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       636565                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        636565                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2013                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2013                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1506                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1506                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1599545                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1599545                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1599545                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1599545                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14390                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14390                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14390                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14390                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14390                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14390                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    428800168                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    428800168                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    428800168                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    428800168                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    428800168                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    428800168                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       977370                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       977370                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       636565                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       636565                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1506                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1506                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1613935                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1613935                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1613935                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1613935                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014723                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014723                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008916                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008916                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008916                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008916                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29798.482835                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29798.482835                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29798.482835                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29798.482835                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29798.482835                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29798.482835                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2336                       # number of writebacks
system.cpu1.dcache.writebacks::total             2336                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7701                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7701                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7701                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7701                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7701                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7701                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6689                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6689                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6689                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6689                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6689                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6689                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    113642301                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    113642301                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    113642301                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    113642301                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    113642301                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    113642301                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006844                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006844                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004145                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004145                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004145                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004145                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16989.430558                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16989.430558                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16989.430558                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16989.430558                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16989.430558                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16989.430558                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.722200                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089431827                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2358077.547619                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.722200                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025196                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.739939                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1490540                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1490540                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1490540                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1490540                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1490540                       # number of overall hits
system.cpu2.icache.overall_hits::total        1490540                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1017173                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1017173                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1017173                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1017173                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1017173                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1017173                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1490559                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1490559                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1490559                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1490559                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1490559                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1490559                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 53535.421053                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 53535.421053                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 53535.421053                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 53535.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 53535.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 53535.421053                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       849064                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       849064                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       849064                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       849064                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       849064                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       849064                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 53066.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53066.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 53066.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53066.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 53066.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53066.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3092                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161218564                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3348                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              48153.692951                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   212.567885                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    43.432115                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.830343                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.169657                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       969605                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         969605                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       660096                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        660096                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1600                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1600                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1594                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1594                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1629701                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1629701                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1629701                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1629701                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6361                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6361                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6361                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6361                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6361                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6361                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    162268772                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    162268772                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    162268772                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    162268772                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    162268772                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    162268772                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       975966                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       975966                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       660096                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       660096                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1594                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1594                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1636062                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1636062                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1636062                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1636062                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006518                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006518                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003888                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003888                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003888                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003888                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 25509.946864                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 25509.946864                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 25509.946864                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 25509.946864                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 25509.946864                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 25509.946864                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          847                       # number of writebacks
system.cpu2.dcache.writebacks::total              847                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3269                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3269                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3269                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3269                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3269                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3269                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3092                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3092                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3092                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3092                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3092                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3092                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     42817892                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     42817892                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     42817892                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     42817892                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     42817892                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     42817892                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001890                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001890                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001890                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001890                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13847.959897                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13847.959897                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 13847.959897                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13847.959897                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 13847.959897                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13847.959897                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.969282                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086607088                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190740.096774                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.969282                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020784                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794823                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1553893                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1553893                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1553893                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1553893                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1553893                       # number of overall hits
system.cpu3.icache.overall_hits::total        1553893                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1074387                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1074387                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1074387                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1074387                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1074387                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1074387                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1553911                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1553911                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1553911                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1553911                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1553911                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1553911                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 59688.166667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59688.166667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 59688.166667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59688.166667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 59688.166667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59688.166667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       814092                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       814092                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       814092                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       814092                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       814092                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       814092                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 62622.461538                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62622.461538                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 62622.461538                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62622.461538                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 62622.461538                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62622.461538                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4814                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170713423                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5070                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33671.286588                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.337981                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.662019                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884133                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115867                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       964853                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         964853                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       664219                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        664219                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1630                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1630                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1542                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1542                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1629072                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1629072                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1629072                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1629072                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12332                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12332                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          288                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          288                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12620                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12620                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12620                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12620                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    346458782                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    346458782                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     17935928                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     17935928                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    364394710                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    364394710                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    364394710                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    364394710                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       977185                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       977185                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       664507                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       664507                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1542                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1542                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1641692                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1641692                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1641692                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1641692                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012620                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012620                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000433                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000433                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007687                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007687                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007687                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007687                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 28094.289815                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28094.289815                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 62277.527778                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 62277.527778                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 28874.382726                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 28874.382726                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 28874.382726                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28874.382726                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        17880                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        17880                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2401                       # number of writebacks
system.cpu3.dcache.writebacks::total             2401                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7518                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7518                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          288                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          288                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7806                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7806                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7806                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7806                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4814                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4814                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4814                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4814                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4814                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4814                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     65135747                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     65135747                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     65135747                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     65135747                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     65135747                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     65135747                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004926                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004926                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002932                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002932                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002932                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002932                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 13530.483382                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13530.483382                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 13530.483382                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13530.483382                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 13530.483382                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13530.483382                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
