$date
	Wed Oct 21 02:18:13 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module reg_file_tb $end
$var wire 8 ! REGOUT2 [7:0] $end
$var wire 8 " REGOUT1 [7:0] $end
$var reg 1 # CLK $end
$var reg 3 $ READREG1 [2:0] $end
$var reg 3 % READREG2 [2:0] $end
$var reg 1 & RESET $end
$var reg 8 ' WRITEDATA [7:0] $end
$var reg 1 ( WRITEENABLE $end
$var reg 3 ) WRITEREG [2:0] $end
$scope module myregfile $end
$var wire 1 # CLK $end
$var wire 8 * IN [7:0] $end
$var wire 3 + INADDRESS [2:0] $end
$var wire 8 , OUT1 [7:0] $end
$var wire 3 - OUT1ADDRESS [2:0] $end
$var wire 8 . OUT2 [7:0] $end
$var wire 3 / OUT2ADDRESS [2:0] $end
$var wire 1 & RESET $end
$var wire 1 ( WRITE $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
0(
bx '
0&
bx %
bx $
1#
bx "
bx !
$end
#5
0#
b100 %
b100 /
b0 $
b0 -
1&
#10
1#
#11
b1000 0
#12
0&
#13
b0 !
b0 .
b0 "
b0 ,
#15
1(
b1011111 '
b1011111 *
b10 )
b10 +
0#
#20
1#
#24
0(
#25
b10 $
b10 -
0#
#27
b1011111 "
b1011111 ,
#30
1#
#34
b1 $
b1 -
1(
b11100 '
b11100 *
b1 )
b1 +
#35
0#
#36
b0 "
b0 ,
#40
1#
#43
b11100 "
b11100 ,
#44
0(
#45
0#
#50
1#
#54
1(
b110 '
b110 *
b100 )
b100 +
#55
0#
#60
1#
#63
b110 !
b110 .
#64
b1111 '
b1111 *
#65
0#
#70
1#
#73
b1111 !
b1111 .
#74
0(
#75
0#
#80
1#
1(
b110010 '
b110010 *
b1 )
b1 +
#83
b110010 "
b110010 ,
#85
0#
0(
#90
1#
#95
0#
