Info: Starting: Create simulation model
Info: ip-generate --project-directory=S:\SoC04\Stepper-Motor-Control\quartus --output-directory=S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl\simulation --file-set=SIM_VHDL --report-file=html:S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl\StepperMotorControl.html --report-file=sopcinfo:S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl.sopcinfo --report-file=csv:S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl\StepperMotorControl.csv --report-file=spd:S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl\StepperMotorControl.spd --report-file=cmp:S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl\StepperMotorControl.cmp --report-file=sip:S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl\simulation\StepperMotorControl.sip --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CGXFC5C6F27C7 --system-info=DEVICE_SPEEDGRADE=7_H6 --component-file=S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl.qsys
Progress: Loading quartus/StepperMotorControl.qsys
Progress: Reading input file
Progress: Adding clk_50MHz [clock_source 14.0]
Progress: Parameterizing module clk_50MHz
Progress: Adding CPU [altera_nios2_qsys 14.0]
Progress: Parameterizing module CPU
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart
Progress: Adding RTX_Timer [altera_avalon_timer 14.0]
Progress: Parameterizing module RTX_Timer
Progress: Adding SRAM_CVGX [altera_generic_tristate_controller 14.0]
Progress: Parameterizing module SRAM_CVGX
Progress: Adding SRAM_Conduit [altera_tristate_conduit_bridge 14.0]
Progress: Parameterizing module SRAM_Conduit
Progress: Adding pll_100MHz [altera_pll 14.0]
Progress: Parameterizing module pll_100MHz
Progress: Adding SRAM_PinSharer [altera_tristate_conduit_pin_sharer 14.0]
Progress: Parameterizing module SRAM_PinSharer
Progress: Adding lcd [altera_avalon_lcd_16207 14.0]
Progress: Parameterizing module lcd
Progress: Adding pio_sw [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_sw
Progress: Adding pio_key [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_key
Progress: Adding pio_hex0 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex0
Progress: Adding pio_hex1 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex1
Progress: Adding pio_hex2 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex2
Progress: Adding pio_hex3 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex3
Progress: Adding pio_led9 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_led9
Progress: Adding register_interface [register_interface 1.0.0]
Progress: Parameterizing module register_interface
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: StepperMotorControl.CPU: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: StepperMotorControl.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: StepperMotorControl.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: StepperMotorControl.SRAM_CVGX: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Info: StepperMotorControl.pll_100MHz: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: StepperMotorControl.pll_100MHz: Able to implement PLL with user settings
Info: StepperMotorControl.pio_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: StepperMotorControl.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: StepperMotorControl: Generating StepperMotorControl "StepperMotorControl" for SIM_VHDL
Info: CPU: Starting RTL generation for module 'StepperMotorControl_CPU'
Info: CPU:   Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=StepperMotorControl_CPU --dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0002_CPU_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --vhdl --config=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0002_CPU_gen//StepperMotorControl_CPU_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0002_CPU_gen/  ]
Info: CPU: # 2014.11.14 11:41:55 (*) Starting Nios II generation
Info: CPU: # 2014.11.14 11:41:55 (*)   Checking for plaintext license.
Info: CPU: # 2014.11.14 11:41:56 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: CPU: # 2014.11.14 11:41:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2014.11.14 11:41:56 (*)   Plaintext license not found.
Info: CPU: # 2014.11.14 11:41:56 (*)   Checking for encrypted license (non-evaluation).
Info: CPU: # 2014.11.14 11:41:58 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: CPU: # 2014.11.14 11:41:58 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2014.11.14 11:41:59 (*)   Encrypted license found.  SOF will not be time-limited.
Info: CPU: # 2014.11.14 11:41:59 (*)   Elaborating CPU configuration settings
Info: CPU: # 2014.11.14 11:41:59 (*)   Creating all objects for CPU
Info: CPU: # 2014.11.14 11:42:00 (*)     Pipeline frontend
Info: CPU: # 2014.11.14 11:42:01 (*)   Creating 'C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0002_CPU_gen//StepperMotorControl_CPU_nios2_waves.do'
Info: CPU: # 2014.11.14 11:42:01 (*)   Generating RTL from CPU objects
Info: CPU: # 2014.11.14 11:42:07 (*)   Creating encrypted RTL
Info: CPU: # 2014.11.14 11:42:08 (*)   Creating IP functional simulation model
Info: CPU: # 2014.11.14 11:42:20 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'StepperMotorControl_CPU'
Info: CPU: "StepperMotorControl" instantiated altera_nios2_qsys "CPU"
Info: sysid_qsys_0: Generating VHDL simulation model
Info: sysid_qsys_0: Generated simulation model StepperMotorControl_sysid_qsys_0.vho
Info: sysid_qsys_0: "StepperMotorControl" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: jtag_uart: Starting RTL generation for module 'StepperMotorControl_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=StepperMotorControl_jtag_uart --dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0006_jtag_uart_gen/ --quartus_dir=C:/altera/14.0/quartus --vhdl --config=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0006_jtag_uart_gen//StepperMotorControl_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0006_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'StepperMotorControl_jtag_uart'
Info: jtag_uart: "StepperMotorControl" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: RTX_Timer: Starting RTL generation for module 'StepperMotorControl_RTX_Timer'
Info: RTX_Timer:   Generation command is [exec C:/altera/14.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64//perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=StepperMotorControl_RTX_Timer --dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0007_RTX_Timer_gen/ --quartus_dir=C:/altera/14.0/quartus --vhdl --config=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0007_RTX_Timer_gen//StepperMotorControl_RTX_Timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0007_RTX_Timer_gen/  ]
Info: RTX_Timer: Done RTL generation for module 'StepperMotorControl_RTX_Timer'
Info: RTX_Timer: "StepperMotorControl" instantiated altera_avalon_timer "RTX_Timer"
Info: SRAM_CVGX: "StepperMotorControl" instantiated altera_generic_tristate_controller "SRAM_CVGX"
Info: SRAM_Conduit: Generating VHDL simulation model
Info: SRAM_Conduit: Generated simulation model StepperMotorControl_SRAM_Conduit.vho
Info: SRAM_Conduit: "StepperMotorControl" instantiated altera_tristate_conduit_bridge "SRAM_Conduit"
Info: pll_100MHz: Generating simgen model
Info: pll_100MHz: Info: *******************************************************************
Info: Running Quartus II 64-Bit Shell
    Info: Version 14.0.2 Build 209 09/17/2014 SJ Full Version
    Info: Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus II License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Fri Nov 14 11:42:33 2014
Info: Command: quartus_sh -t run_simgen_cmd.tcl
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.2 Build 209 09/17/2014 SJ Full Version
    Info: Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus II License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Fri Nov 14 11:42:34 2014
Info: Command: quartus_map StepperMotorControl_pll_100MHz.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VHDL
Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file steppermotorcontrol_pll_100mhz.v
    Info (12023): Found entity 1: StepperMotorControl_pll_100MHz
Info (12127): Elaborating entity "StepperMotorControl_pll_100MHz" for the top level hierarchy
Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (281010): Generating sgate simulator netlist using Simgen
SIMGEN_PROGRESS Start of Model generation -- 0% complete
SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete
SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete
SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 629 megabytes
    Info: Processing ended: Fri Nov 14 11:42:35 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful
Info: Quartus II 64-Bit Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 218 megabytes
    Info: Processing ended: Fri Nov 14 11:42:37 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03
Info: pll_100MHz: Simgen was successful
Info: pll_100MHz: "StepperMotorControl" instantiated altera_pll "pll_100MHz"
Info: SRAM_PinSharer: "StepperMotorControl" instantiated altera_tristate_conduit_pin_sharer "SRAM_PinSharer"
Info: lcd: Starting RTL generation for module 'StepperMotorControl_lcd'
Info: lcd:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=StepperMotorControl_lcd --dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0012_lcd_gen/ --quartus_dir=C:/altera/14.0/quartus --vhdl --config=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0012_lcd_gen//StepperMotorControl_lcd_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0012_lcd_gen/  ]
Info: lcd: Done RTL generation for module 'StepperMotorControl_lcd'
Info: lcd: "StepperMotorControl" instantiated altera_avalon_lcd_16207 "lcd"
Info: pio_sw: Starting RTL generation for module 'StepperMotorControl_pio_sw'
Info: pio_sw:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=StepperMotorControl_pio_sw --dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0013_pio_sw_gen/ --quartus_dir=C:/altera/14.0/quartus --vhdl --config=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0013_pio_sw_gen//StepperMotorControl_pio_sw_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0013_pio_sw_gen/  ]
Info: pio_sw: Done RTL generation for module 'StepperMotorControl_pio_sw'
Info: pio_sw: "StepperMotorControl" instantiated altera_avalon_pio "pio_sw"
Info: pio_key: Starting RTL generation for module 'StepperMotorControl_pio_key'
Info: pio_key:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=StepperMotorControl_pio_key --dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0014_pio_key_gen/ --quartus_dir=C:/altera/14.0/quartus --vhdl --config=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0014_pio_key_gen//StepperMotorControl_pio_key_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0014_pio_key_gen/  ]
Info: pio_key: Done RTL generation for module 'StepperMotorControl_pio_key'
Info: pio_key: "StepperMotorControl" instantiated altera_avalon_pio "pio_key"
Info: pio_hex0: Starting RTL generation for module 'StepperMotorControl_pio_hex0'
Info: pio_hex0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=StepperMotorControl_pio_hex0 --dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0015_pio_hex0_gen/ --quartus_dir=C:/altera/14.0/quartus --vhdl --config=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0015_pio_hex0_gen//StepperMotorControl_pio_hex0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0015_pio_hex0_gen/  ]
Info: pio_hex0: Done RTL generation for module 'StepperMotorControl_pio_hex0'
Info: pio_hex0: "StepperMotorControl" instantiated altera_avalon_pio "pio_hex0"
Info: pio_led9: Starting RTL generation for module 'StepperMotorControl_pio_led9'
Info: pio_led9:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=StepperMotorControl_pio_led9 --dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0016_pio_led9_gen/ --quartus_dir=C:/altera/14.0/quartus --vhdl --config=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0016_pio_led9_gen//StepperMotorControl_pio_led9_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0016_pio_led9_gen/  ]
Info: pio_led9: Done RTL generation for module 'StepperMotorControl_pio_led9'
Info: pio_led9: "StepperMotorControl" instantiated altera_avalon_pio "pio_led9"
Info: register_interface: "StepperMotorControl" instantiated register_interface "register_interface"
Info: mm_interconnect_0: "StepperMotorControl" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: Generating VHDL simulation model
Info: irq_mapper: Generated simulation model StepperMotorControl_irq_mapper.vho
Info: irq_mapper: "StepperMotorControl" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "StepperMotorControl" instantiated altera_reset_controller "rst_controller"
Info: tdt: Generating VHDL simulation model
Warning: Verilog HDL assignment warning at altera_tristate_controller_translator.sv(127): truncated value with size 32 to match size of target (2)
Info: tdt: Generated simulation model StepperMotorControl_SRAM_CVGX_tdt.vho
Info: tdt: "SRAM_CVGX" instantiated altera_tristate_controller_translator "tdt"
Info: slave_translator: "SRAM_CVGX" instantiated altera_merlin_slave_translator "slave_translator"
Info: tda: Generating VHDL simulation model
Info: tda: Generated simulation model StepperMotorControl_SRAM_CVGX_tda.vho
Info: tda: "SRAM_CVGX" instantiated altera_tristate_controller_aggregator "tda"
Info: pin_sharer: Generating VHDL simulation model
Warning: Verilog HDL assignment warning at StepperMotorControl_SRAM_PinSharer_pin_sharer.sv(82): truncated value with size 32 to match size of target (1)
Info: pin_sharer: Generated simulation model StepperMotorControl_SRAM_PinSharer_pin_sharer.vho
Info: pin_sharer: "SRAM_PinSharer" instantiated altera_tristate_conduit_pin_sharer_core "pin_sharer"
Info: arbiter: Generating VHDL simulation model
Info: arbiter: Generated simulation model StepperMotorControl_SRAM_PinSharer_arbiter.vho
Info: arbiter: "SRAM_PinSharer" instantiated altera_merlin_std_arbitrator "arbiter"
Info: CPU_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info: CPU_instruction_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_instruction_master_agent"
Info: CPU_jtag_debug_module_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "CPU_jtag_debug_module_agent"
Info: CPU_jtag_debug_module_agent_rsp_fifo: Generating VHDL simulation model
Info: CPU_jtag_debug_module_agent_rsp_fifo: Generated simulation model StepperMotorControl_mm_interconnect_0_CPU_jtag_debug_module_agent_rsp_fifo.vho
Info: CPU_jtag_debug_module_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "CPU_jtag_debug_module_agent_rsp_fifo"
Info: SRAM_CVGX_uas_agent_rsp_fifo: Generating VHDL simulation model
Info: SRAM_CVGX_uas_agent_rsp_fifo: Generated simulation model StepperMotorControl_mm_interconnect_0_SRAM_CVGX_uas_agent_rsp_fifo.vho
Info: SRAM_CVGX_uas_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "SRAM_CVGX_uas_agent_rsp_fifo"
Info: SRAM_CVGX_uas_agent_rdata_fifo: Generating VHDL simulation model
Info: SRAM_CVGX_uas_agent_rdata_fifo: Generated simulation model StepperMotorControl_mm_interconnect_0_SRAM_CVGX_uas_agent_rdata_fifo.vho
Info: SRAM_CVGX_uas_agent_rdata_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "SRAM_CVGX_uas_agent_rdata_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: CPU_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPU_instruction_master_limiter"
Info: SRAM_CVGX_uas_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SRAM_CVGX_uas_burst_adapter"
Info: Reusing file S:/SoC04/Stepper-Motor-Control/quartus/StepperMotorControl/simulation/submodules/mentor/altera_avalon_st_pipeline_base.v
Info: Reusing file S:/SoC04/Stepper-Motor-Control/quartus/StepperMotorControl/simulation/submodules/aldec/altera_avalon_st_pipeline_base.v
Info: cmd_demux: Generating VHDL simulation model
Info: cmd_demux: Generated simulation model StepperMotorControl_mm_interconnect_0_cmd_demux.vho
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: Generating VHDL simulation model
Info: cmd_demux_001: Generated simulation model StepperMotorControl_mm_interconnect_0_cmd_demux_001.vho
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: Generating VHDL simulation model
Info: cmd_mux: Generated simulation model StepperMotorControl_mm_interconnect_0_cmd_mux.vho
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: Generating VHDL simulation model
Info: cmd_mux_002: Generated simulation model StepperMotorControl_mm_interconnect_0_cmd_mux_002.vho
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: rsp_demux: Generating VHDL simulation model
Info: rsp_demux: Generated simulation model StepperMotorControl_mm_interconnect_0_rsp_demux.vho
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: Generating VHDL simulation model
Info: rsp_demux_002: Generated simulation model StepperMotorControl_mm_interconnect_0_rsp_demux_002.vho
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: Generating VHDL simulation model
Info: rsp_mux: Generated simulation model StepperMotorControl_mm_interconnect_0_rsp_mux.vho
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: rsp_mux_001: Generating VHDL simulation model
Info: rsp_mux_001: Generated simulation model StepperMotorControl_mm_interconnect_0_rsp_mux_001.vho
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: SRAM_CVGX_uas_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SRAM_CVGX_uas_rsp_width_adapter"
Info: Reusing file S:/SoC04/Stepper-Motor-Control/quartus/StepperMotorControl/simulation/submodules/mentor/altera_merlin_address_alignment.sv
Info: Reusing file S:/SoC04/Stepper-Motor-Control/quartus/StepperMotorControl/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv
Info: Reusing file S:/SoC04/Stepper-Motor-Control/quartus/StepperMotorControl/simulation/submodules/aldec/altera_merlin_address_alignment.sv
Info: Reusing file S:/SoC04/Stepper-Motor-Control/quartus/StepperMotorControl/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv
Info: StepperMotorControl: Done "StepperMotorControl" with 45 modules, 112 files
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl\StepperMotorControl.spd --output-directory=S:/SoC04/Stepper-Motor-Control/quartus/StepperMotorControl/simulation/
Info: Doing: ip-make-simscript --spd=S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl\StepperMotorControl.spd --output-directory=S:/SoC04/Stepper-Motor-Control/quartus/StepperMotorControl/simulation/
Info: Generating the following file(s) for MODELSIM simulator in S:/SoC04/Stepper-Motor-Control/quartus/StepperMotorControl/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in S:/SoC04/Stepper-Motor-Control/quartus/StepperMotorControl/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in S:/SoC04/Stepper-Motor-Control/quartus/StepperMotorControl/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	36 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in S:/SoC04/Stepper-Motor-Control/quartus/StepperMotorControl/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=S:\SoC04\Stepper-Motor-Control\quartus --output-directory=S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl --report-file=bsf:S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl\StepperMotorControl.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CGXFC5C6F27C7 --system-info=DEVICE_SPEEDGRADE=7_H6 --component-file=S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl.qsys
Progress: Loading quartus/StepperMotorControl.qsys
Progress: Reading input file
Progress: Adding clk_50MHz [clock_source 14.0]
Progress: Parameterizing module clk_50MHz
Progress: Adding CPU [altera_nios2_qsys 14.0]
Progress: Parameterizing module CPU
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart
Progress: Adding RTX_Timer [altera_avalon_timer 14.0]
Progress: Parameterizing module RTX_Timer
Progress: Adding SRAM_CVGX [altera_generic_tristate_controller 14.0]
Progress: Parameterizing module SRAM_CVGX
Progress: Adding SRAM_Conduit [altera_tristate_conduit_bridge 14.0]
Progress: Parameterizing module SRAM_Conduit
Progress: Adding pll_100MHz [altera_pll 14.0]
Progress: Parameterizing module pll_100MHz
Progress: Adding SRAM_PinSharer [altera_tristate_conduit_pin_sharer 14.0]
Progress: Parameterizing module SRAM_PinSharer
Progress: Adding lcd [altera_avalon_lcd_16207 14.0]
Progress: Parameterizing module lcd
Progress: Adding pio_sw [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_sw
Progress: Adding pio_key [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_key
Progress: Adding pio_hex0 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex0
Progress: Adding pio_hex1 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex1
Progress: Adding pio_hex2 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex2
Progress: Adding pio_hex3 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex3
Progress: Adding pio_led9 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_led9
Progress: Adding register_interface [register_interface 1.0.0]
Progress: Parameterizing module register_interface
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: StepperMotorControl.CPU: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: StepperMotorControl.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: StepperMotorControl.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: StepperMotorControl.SRAM_CVGX: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Info: StepperMotorControl.pll_100MHz: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: StepperMotorControl.pll_100MHz: Able to implement PLL with user settings
Info: StepperMotorControl.pio_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: StepperMotorControl.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=S:\SoC04\Stepper-Motor-Control\quartus --output-directory=S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl\synthesis --file-set=QUARTUS_SYNTH --report-file=html:S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl\StepperMotorControl.html --report-file=sopcinfo:S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl.sopcinfo --report-file=cmp:S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl\StepperMotorControl.cmp --report-file=qip:S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl\synthesis\StepperMotorControl.qip --report-file=svd:S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl\synthesis\StepperMotorControl.svd --report-file=regmap:S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl\synthesis\StepperMotorControl.regmap --report-file=xml:S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl\StepperMotorControl.xml --report-file=debuginfo:S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl\synthesis\StepperMotorControl.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CGXFC5C6F27C7 --system-info=DEVICE_SPEEDGRADE=7_H6 --component-file=S:\SoC04\Stepper-Motor-Control\quartus\StepperMotorControl.qsys --language=VHDL
Progress: Loading quartus/StepperMotorControl.qsys
Progress: Reading input file
Progress: Adding clk_50MHz [clock_source 14.0]
Progress: Parameterizing module clk_50MHz
Progress: Adding CPU [altera_nios2_qsys 14.0]
Progress: Parameterizing module CPU
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart
Progress: Adding RTX_Timer [altera_avalon_timer 14.0]
Progress: Parameterizing module RTX_Timer
Progress: Adding SRAM_CVGX [altera_generic_tristate_controller 14.0]
Progress: Parameterizing module SRAM_CVGX
Progress: Adding SRAM_Conduit [altera_tristate_conduit_bridge 14.0]
Progress: Parameterizing module SRAM_Conduit
Progress: Adding pll_100MHz [altera_pll 14.0]
Progress: Parameterizing module pll_100MHz
Progress: Adding SRAM_PinSharer [altera_tristate_conduit_pin_sharer 14.0]
Progress: Parameterizing module SRAM_PinSharer
Progress: Adding lcd [altera_avalon_lcd_16207 14.0]
Progress: Parameterizing module lcd
Progress: Adding pio_sw [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_sw
Progress: Adding pio_key [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_key
Progress: Adding pio_hex0 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex0
Progress: Adding pio_hex1 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex1
Progress: Adding pio_hex2 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex2
Progress: Adding pio_hex3 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex3
Progress: Adding pio_led9 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_led9
Progress: Adding register_interface [register_interface 1.0.0]
Progress: Parameterizing module register_interface
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: StepperMotorControl.CPU: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: StepperMotorControl.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: StepperMotorControl.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: StepperMotorControl.SRAM_CVGX: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Info: StepperMotorControl.pll_100MHz: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: StepperMotorControl.pll_100MHz: Able to implement PLL with user settings
Info: StepperMotorControl.pio_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: StepperMotorControl.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: StepperMotorControl: Generating StepperMotorControl "StepperMotorControl" for QUARTUS_SYNTH
Info: CPU: Starting RTL generation for module 'StepperMotorControl_CPU'
Info: CPU:   Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=StepperMotorControl_CPU --dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0090_CPU_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0090_CPU_gen//StepperMotorControl_CPU_processor_configuration.pl  --do_build_sim=0  ]
Info: CPU: # 2014.11.14 11:44:18 (*) Starting Nios II generation
Info: CPU: # 2014.11.14 11:44:18 (*)   Checking for plaintext license.
Info: CPU: # 2014.11.14 11:44:19 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: CPU: # 2014.11.14 11:44:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2014.11.14 11:44:19 (*)   Plaintext license not found.
Info: CPU: # 2014.11.14 11:44:19 (*)   Checking for encrypted license (non-evaluation).
Info: CPU: # 2014.11.14 11:44:21 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: CPU: # 2014.11.14 11:44:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2014.11.14 11:44:22 (*)   Encrypted license found.  SOF will not be time-limited.
Info: CPU: # 2014.11.14 11:44:22 (*)   Elaborating CPU configuration settings
Info: CPU: # 2014.11.14 11:44:22 (*)   Creating all objects for CPU
Info: CPU: # 2014.11.14 11:44:23 (*)     Pipeline frontend
Info: CPU: # 2014.11.14 11:44:24 (*)   Generating RTL from CPU objects
Info: CPU: # 2014.11.14 11:44:27 (*)   Creating encrypted RTL
Info: CPU: # 2014.11.14 11:44:27 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'StepperMotorControl_CPU'
Info: CPU: "StepperMotorControl" instantiated altera_nios2_qsys "CPU"
Info: sysid_qsys_0: "StepperMotorControl" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: jtag_uart: Starting RTL generation for module 'StepperMotorControl_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=StepperMotorControl_jtag_uart --dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0092_jtag_uart_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0092_jtag_uart_gen//StepperMotorControl_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'StepperMotorControl_jtag_uart'
Info: jtag_uart: "StepperMotorControl" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: RTX_Timer: Starting RTL generation for module 'StepperMotorControl_RTX_Timer'
Info: RTX_Timer:   Generation command is [exec C:/altera/14.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64//perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=StepperMotorControl_RTX_Timer --dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0093_RTX_Timer_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0093_RTX_Timer_gen//StepperMotorControl_RTX_Timer_component_configuration.pl  --do_build_sim=0  ]
Info: RTX_Timer: Done RTL generation for module 'StepperMotorControl_RTX_Timer'
Info: RTX_Timer: "StepperMotorControl" instantiated altera_avalon_timer "RTX_Timer"
Info: SRAM_CVGX: "StepperMotorControl" instantiated altera_generic_tristate_controller "SRAM_CVGX"
Info: SRAM_Conduit: "StepperMotorControl" instantiated altera_tristate_conduit_bridge "SRAM_Conduit"
Info: pll_100MHz: "StepperMotorControl" instantiated altera_pll "pll_100MHz"
Info: SRAM_PinSharer: "StepperMotorControl" instantiated altera_tristate_conduit_pin_sharer "SRAM_PinSharer"
Info: lcd: Starting RTL generation for module 'StepperMotorControl_lcd'
Info: lcd:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=StepperMotorControl_lcd --dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0096_lcd_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0096_lcd_gen//StepperMotorControl_lcd_component_configuration.pl  --do_build_sim=0  ]
Info: lcd: Done RTL generation for module 'StepperMotorControl_lcd'
Info: lcd: "StepperMotorControl" instantiated altera_avalon_lcd_16207 "lcd"
Info: pio_sw: Starting RTL generation for module 'StepperMotorControl_pio_sw'
Info: pio_sw:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=StepperMotorControl_pio_sw --dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0097_pio_sw_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0097_pio_sw_gen//StepperMotorControl_pio_sw_component_configuration.pl  --do_build_sim=0  ]
Info: pio_sw: Done RTL generation for module 'StepperMotorControl_pio_sw'
Info: pio_sw: "StepperMotorControl" instantiated altera_avalon_pio "pio_sw"
Info: pio_key: Starting RTL generation for module 'StepperMotorControl_pio_key'
Info: pio_key:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=StepperMotorControl_pio_key --dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0098_pio_key_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0098_pio_key_gen//StepperMotorControl_pio_key_component_configuration.pl  --do_build_sim=0  ]
Info: pio_key: Done RTL generation for module 'StepperMotorControl_pio_key'
Info: pio_key: "StepperMotorControl" instantiated altera_avalon_pio "pio_key"
Info: pio_hex0: Starting RTL generation for module 'StepperMotorControl_pio_hex0'
Info: pio_hex0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=StepperMotorControl_pio_hex0 --dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0099_pio_hex0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0099_pio_hex0_gen//StepperMotorControl_pio_hex0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_hex0: Done RTL generation for module 'StepperMotorControl_pio_hex0'
Info: pio_hex0: "StepperMotorControl" instantiated altera_avalon_pio "pio_hex0"
Info: pio_led9: Starting RTL generation for module 'StepperMotorControl_pio_led9'
Info: pio_led9:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=StepperMotorControl_pio_led9 --dir=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0100_pio_led9_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/SoC04/AppData/Local/Temp/alt6388_5369275153976920454.dir/0100_pio_led9_gen//StepperMotorControl_pio_led9_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led9: Done RTL generation for module 'StepperMotorControl_pio_led9'
Info: pio_led9: "StepperMotorControl" instantiated altera_avalon_pio "pio_led9"
Info: register_interface: "StepperMotorControl" instantiated register_interface "register_interface"
Info: mm_interconnect_0: "StepperMotorControl" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "StepperMotorControl" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "StepperMotorControl" instantiated altera_reset_controller "rst_controller"
Info: tdt: "SRAM_CVGX" instantiated altera_tristate_controller_translator "tdt"
Info: slave_translator: "SRAM_CVGX" instantiated altera_merlin_slave_translator "slave_translator"
Info: tda: "SRAM_CVGX" instantiated altera_tristate_controller_aggregator "tda"
Info: pin_sharer: "SRAM_PinSharer" instantiated altera_tristate_conduit_pin_sharer_core "pin_sharer"
Info: arbiter: "SRAM_PinSharer" instantiated altera_merlin_std_arbitrator "arbiter"
Info: CPU_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info: CPU_instruction_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_instruction_master_agent"
Info: CPU_jtag_debug_module_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "CPU_jtag_debug_module_agent"
Info: CPU_jtag_debug_module_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "CPU_jtag_debug_module_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: CPU_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPU_instruction_master_limiter"
Info: Reusing file S:/SoC04/Stepper-Motor-Control/quartus/StepperMotorControl/synthesis/submodules/altera_avalon_sc_fifo.v
Info: SRAM_CVGX_uas_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SRAM_CVGX_uas_burst_adapter"
Info: Reusing file S:/SoC04/Stepper-Motor-Control/quartus/StepperMotorControl/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file S:/SoC04/Stepper-Motor-Control/quartus/StepperMotorControl/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file S:/SoC04/Stepper-Motor-Control/quartus/StepperMotorControl/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file S:/SoC04/Stepper-Motor-Control/quartus/StepperMotorControl/synthesis/submodules/altera_merlin_arbitrator.sv
Info: SRAM_CVGX_uas_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SRAM_CVGX_uas_rsp_width_adapter"
Info: Reusing file S:/SoC04/Stepper-Motor-Control/quartus/StepperMotorControl/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file S:/SoC04/Stepper-Motor-Control/quartus/StepperMotorControl/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: StepperMotorControl: Done "StepperMotorControl" with 43 modules, 72 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
