.nf
.P Product Version     22.14    Cadence Design Systems, Inc. 
.fi
.TH init_verilog  22.14 "Fri Oct 06 02:12:27 2023" 
.SH Name \fBinit_verilog\fR
.SH Syntax \fBinit_verilog\fR <list_of_netlist_files> 
.P Type: String
.P Default: NULL
.P Specifies the gate-level Verilog netlist files to be read. This variable replaces the previous rda_Input(ui_netlist) configuration file variable.
.P An encrypted Verilog file is allowed to be specified for init_verilog. The file can be created by command encrypt -verilog. To be loaded, the encrypted Verilog must have suffix ".vp", like mydesign.vp. 
.SH Example
.RS  "*" 2 The following command specifies z650n3_n2n.enc.dat/z650n3.v as the gate-level Verilog netlist file.   set init_verilog {z650n3_n2n.enc.dat/z650n3.v}
.RE 
.SH Related Information
.RS  "*" 2 encrypt  "*" 2 init_design
.RE
.P
