Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov  7 13:47:31 2022
| Host         : Muhammads running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (0)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: segment1/XLXI_47/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.984      -65.836                     14                  224        0.221        0.000                      0                  224        4.500        0.000                       0                   134  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.984      -65.836                     14                  224        0.221        0.000                      0                  224        4.500        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -4.984ns,  Total Violation      -65.836ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.984ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.950ns  (logic 6.110ns (40.870%)  route 8.840ns (59.130%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=10, routed)          1.124     7.393    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[27])
                                                      3.656    11.049 r  dig35/P[27]
                         net (fo=10, routed)          1.237    12.286    dig35_n_78
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.124    12.410 r  dig5[3]_i_15_replica/O
                         net (fo=9, routed)           0.517    12.927    dig5[3]_i_15_n_0_repN
    SLICE_X10Y75         LUT3 (Prop_lut3_I2_O)        0.124    13.051 r  dig3[3]_i_56/O
                         net (fo=1, routed)           0.662    13.713    dig3[3]_i_56_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I3_O)        0.124    13.837 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.853    14.690    dig3[3]_i_46_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.814 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.893    15.707    dig3[3]_i_40_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124    15.831 r  dig3[3]_i_30/O
                         net (fo=9, routed)           0.844    16.676    dig3[3]_i_30_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    16.800 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.728    17.528    dig3[3]_i_27_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    17.652 r  dig3[3]_i_14/O
                         net (fo=10, routed)          0.904    18.557    dig3[3]_i_14_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I4_O)        0.124    18.681 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.449    19.130    dig3[3]_i_12_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124    19.254 r  dig3[3]_i_10/O
                         net (fo=5, routed)           0.627    19.881    dig3[3]_i_10_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I5_O)        0.124    20.005 r  dig3[1]_i_1/O
                         net (fo=1, routed)           0.000    20.005    p_1_in[1]
    SLICE_X11Y73         FDRE                                         r  dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.426    14.767    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  dig3_reg[1]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X11Y73         FDRE (Setup_fdre_C_D)        0.031    15.021    dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                 -4.984    

Slack (VIOLATED) :        -4.962ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.927ns  (logic 6.110ns (40.933%)  route 8.817ns (59.067%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=10, routed)          1.124     7.393    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[27])
                                                      3.656    11.049 r  dig35/P[27]
                         net (fo=10, routed)          1.237    12.286    dig35_n_78
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.124    12.410 r  dig5[3]_i_15_replica/O
                         net (fo=9, routed)           0.517    12.927    dig5[3]_i_15_n_0_repN
    SLICE_X10Y75         LUT3 (Prop_lut3_I2_O)        0.124    13.051 r  dig3[3]_i_56/O
                         net (fo=1, routed)           0.662    13.713    dig3[3]_i_56_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I3_O)        0.124    13.837 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.853    14.690    dig3[3]_i_46_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.814 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.893    15.707    dig3[3]_i_40_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124    15.831 r  dig3[3]_i_30/O
                         net (fo=9, routed)           0.844    16.676    dig3[3]_i_30_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    16.800 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.728    17.528    dig3[3]_i_27_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    17.652 r  dig3[3]_i_14/O
                         net (fo=10, routed)          0.904    18.557    dig3[3]_i_14_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I4_O)        0.124    18.681 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.449    19.130    dig3[3]_i_12_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124    19.254 r  dig3[3]_i_10/O
                         net (fo=5, routed)           0.604    19.858    dig3[3]_i_10_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.982 r  dig3[0]_i_1/O
                         net (fo=1, routed)           0.000    19.982    p_1_in[0]
    SLICE_X11Y74         FDRE                                         r  dig3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.424    14.765    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y74         FDRE                                         r  dig3_reg[0]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X11Y74         FDRE (Setup_fdre_C_D)        0.032    15.020    dig3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -19.982    
  -------------------------------------------------------------------
                         slack                                 -4.962    

Slack (VIOLATED) :        -4.887ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.854ns  (logic 6.110ns (41.135%)  route 8.744ns (58.865%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=10, routed)          1.124     7.393    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[27])
                                                      3.656    11.049 r  dig35/P[27]
                         net (fo=10, routed)          1.237    12.286    dig35_n_78
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.124    12.410 r  dig5[3]_i_15_replica/O
                         net (fo=9, routed)           0.517    12.927    dig5[3]_i_15_n_0_repN
    SLICE_X10Y75         LUT3 (Prop_lut3_I2_O)        0.124    13.051 r  dig3[3]_i_56/O
                         net (fo=1, routed)           0.662    13.713    dig3[3]_i_56_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I3_O)        0.124    13.837 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.853    14.690    dig3[3]_i_46_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.814 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.893    15.707    dig3[3]_i_40_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124    15.831 r  dig3[3]_i_30/O
                         net (fo=9, routed)           0.844    16.676    dig3[3]_i_30_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    16.800 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.728    17.528    dig3[3]_i_27_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    17.652 r  dig3[3]_i_14/O
                         net (fo=10, routed)          0.904    18.557    dig3[3]_i_14_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I4_O)        0.124    18.681 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.356    19.037    dig3[3]_i_12_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I1_O)        0.124    19.161 r  dig3[3]_i_11_comp/O
                         net (fo=8, routed)           0.624    19.785    dig3[3]_i_11_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I4_O)        0.124    19.909 r  dig5[0]_i_1/O
                         net (fo=1, routed)           0.000    19.909    dig5[0]_i_1_n_0
    SLICE_X11Y72         FDRE                                         r  dig5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.427    14.768    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  dig5_reg[0]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X11Y72         FDRE (Setup_fdre_C_D)        0.031    15.022    dig5_reg[0]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -19.909    
  -------------------------------------------------------------------
                         slack                                 -4.887    

Slack (VIOLATED) :        -4.847ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.817ns  (logic 6.110ns (41.238%)  route 8.707ns (58.762%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=10, routed)          1.124     7.393    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[27])
                                                      3.656    11.049 r  dig35/P[27]
                         net (fo=10, routed)          1.237    12.286    dig35_n_78
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.124    12.410 r  dig5[3]_i_15_replica/O
                         net (fo=9, routed)           0.517    12.927    dig5[3]_i_15_n_0_repN
    SLICE_X10Y75         LUT3 (Prop_lut3_I2_O)        0.124    13.051 r  dig3[3]_i_56/O
                         net (fo=1, routed)           0.662    13.713    dig3[3]_i_56_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I3_O)        0.124    13.837 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.853    14.690    dig3[3]_i_46_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.814 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.893    15.707    dig3[3]_i_40_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124    15.831 r  dig3[3]_i_30/O
                         net (fo=9, routed)           0.844    16.676    dig3[3]_i_30_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    16.800 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.338    17.138    dig3[3]_i_27_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I5_O)        0.124    17.262 r  dig3[3]_i_26/O
                         net (fo=7, routed)           0.831    18.093    dig3[3]_i_26_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I4_O)        0.124    18.217 r  dig4[3]_i_5/O
                         net (fo=9, routed)           0.370    18.587    dig4[3]_i_5_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I4_O)        0.124    18.711 r  dig4[3]_i_4/O
                         net (fo=9, routed)           1.037    19.747    dig4[3]_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I4_O)        0.124    19.871 r  dig4[1]_i_1/O
                         net (fo=1, routed)           0.000    19.871    dig4[1]_i_1_n_0
    SLICE_X11Y71         FDRE                                         r  dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.429    14.770    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y71         FDRE                                         r  dig4_reg[1]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.032    15.025    dig4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -19.871    
  -------------------------------------------------------------------
                         slack                                 -4.847    

Slack (VIOLATED) :        -4.826ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.836ns  (logic 6.110ns (41.183%)  route 8.726ns (58.817%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=10, routed)          1.124     7.393    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[27])
                                                      3.656    11.049 r  dig35/P[27]
                         net (fo=10, routed)          1.237    12.286    dig35_n_78
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.124    12.410 r  dig5[3]_i_15_replica/O
                         net (fo=9, routed)           0.517    12.927    dig5[3]_i_15_n_0_repN
    SLICE_X10Y75         LUT3 (Prop_lut3_I2_O)        0.124    13.051 r  dig3[3]_i_56/O
                         net (fo=1, routed)           0.662    13.713    dig3[3]_i_56_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I3_O)        0.124    13.837 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.853    14.690    dig3[3]_i_46_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.814 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.893    15.707    dig3[3]_i_40_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124    15.831 r  dig3[3]_i_30/O
                         net (fo=9, routed)           0.844    16.676    dig3[3]_i_30_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    16.800 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.728    17.528    dig3[3]_i_27_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    17.652 r  dig3[3]_i_14/O
                         net (fo=10, routed)          0.904    18.557    dig3[3]_i_14_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I4_O)        0.124    18.681 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.449    19.130    dig3[3]_i_12_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124    19.254 r  dig3[3]_i_10/O
                         net (fo=5, routed)           0.513    19.767    dig3[3]_i_10_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.124    19.891 r  dig3[3]_i_3/O
                         net (fo=1, routed)           0.000    19.891    p_1_in[3]
    SLICE_X8Y74          FDRE                                         r  dig3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.423    14.764    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  dig3_reg[3]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.079    15.066    dig3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -19.891    
  -------------------------------------------------------------------
                         slack                                 -4.826    

Slack (VIOLATED) :        -4.824ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.837ns  (logic 6.110ns (41.180%)  route 8.727ns (58.820%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=10, routed)          1.124     7.393    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[27])
                                                      3.656    11.049 r  dig35/P[27]
                         net (fo=10, routed)          1.237    12.286    dig35_n_78
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.124    12.410 r  dig5[3]_i_15_replica/O
                         net (fo=9, routed)           0.517    12.927    dig5[3]_i_15_n_0_repN
    SLICE_X10Y75         LUT3 (Prop_lut3_I2_O)        0.124    13.051 r  dig3[3]_i_56/O
                         net (fo=1, routed)           0.662    13.713    dig3[3]_i_56_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I3_O)        0.124    13.837 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.853    14.690    dig3[3]_i_46_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.814 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.893    15.707    dig3[3]_i_40_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124    15.831 r  dig3[3]_i_30/O
                         net (fo=9, routed)           0.844    16.676    dig3[3]_i_30_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    16.800 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.728    17.528    dig3[3]_i_27_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    17.652 r  dig3[3]_i_14/O
                         net (fo=10, routed)          0.904    18.557    dig3[3]_i_14_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I4_O)        0.124    18.681 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.449    19.130    dig3[3]_i_12_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124    19.254 r  dig3[3]_i_10/O
                         net (fo=5, routed)           0.514    19.768    dig3[3]_i_10_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I3_O)        0.124    19.892 r  dig3[2]_i_1/O
                         net (fo=1, routed)           0.000    19.892    p_1_in[2]
    SLICE_X8Y75          FDRE                                         r  dig3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.423    14.764    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  dig3_reg[2]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X8Y75          FDRE (Setup_fdre_C_D)        0.081    15.068    dig3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -19.892    
  -------------------------------------------------------------------
                         slack                                 -4.824    

Slack (VIOLATED) :        -4.774ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.741ns  (logic 6.110ns (41.450%)  route 8.631ns (58.550%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=10, routed)          1.124     7.393    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[27])
                                                      3.656    11.049 r  dig35/P[27]
                         net (fo=10, routed)          1.237    12.286    dig35_n_78
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.124    12.410 r  dig5[3]_i_15_replica/O
                         net (fo=9, routed)           0.517    12.927    dig5[3]_i_15_n_0_repN
    SLICE_X10Y75         LUT3 (Prop_lut3_I2_O)        0.124    13.051 r  dig3[3]_i_56/O
                         net (fo=1, routed)           0.662    13.713    dig3[3]_i_56_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I3_O)        0.124    13.837 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.853    14.690    dig3[3]_i_46_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.814 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.893    15.707    dig3[3]_i_40_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124    15.831 r  dig3[3]_i_30/O
                         net (fo=9, routed)           0.844    16.676    dig3[3]_i_30_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    16.800 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.338    17.138    dig3[3]_i_27_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I5_O)        0.124    17.262 r  dig3[3]_i_26/O
                         net (fo=7, routed)           0.831    18.093    dig3[3]_i_26_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I4_O)        0.124    18.217 r  dig4[3]_i_5/O
                         net (fo=9, routed)           0.681    18.898    dig4[3]_i_5_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.124    19.022 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.650    19.672    dig4[3]_i_3_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.124    19.796 r  dig4[3]_i_1/O
                         net (fo=1, routed)           0.000    19.796    dig4[3]_i_1_n_0
    SLICE_X9Y72          FDRE                                         r  dig4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.426    14.767    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  dig4_reg[3]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.032    15.022    dig4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -19.796    
  -------------------------------------------------------------------
                         slack                                 -4.774    

Slack (VIOLATED) :        -4.722ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.738ns  (logic 6.110ns (41.457%)  route 8.628ns (58.543%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=10, routed)          1.124     7.393    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[27])
                                                      3.656    11.049 r  dig35/P[27]
                         net (fo=10, routed)          1.237    12.286    dig35_n_78
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.124    12.410 r  dig5[3]_i_15_replica/O
                         net (fo=9, routed)           0.517    12.927    dig5[3]_i_15_n_0_repN
    SLICE_X10Y75         LUT3 (Prop_lut3_I2_O)        0.124    13.051 r  dig3[3]_i_56/O
                         net (fo=1, routed)           0.662    13.713    dig3[3]_i_56_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I3_O)        0.124    13.837 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.853    14.690    dig3[3]_i_46_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.814 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.893    15.707    dig3[3]_i_40_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124    15.831 r  dig3[3]_i_30/O
                         net (fo=9, routed)           0.844    16.676    dig3[3]_i_30_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    16.800 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.338    17.138    dig3[3]_i_27_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I5_O)        0.124    17.262 r  dig3[3]_i_26/O
                         net (fo=7, routed)           0.831    18.093    dig3[3]_i_26_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I4_O)        0.124    18.217 r  dig4[3]_i_5/O
                         net (fo=9, routed)           0.681    18.898    dig4[3]_i_5_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.124    19.022 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.647    19.669    dig4[3]_i_3_n_0
    SLICE_X10Y73         LUT6 (Prop_lut6_I3_O)        0.124    19.793 r  dig4[2]_i_1/O
                         net (fo=1, routed)           0.000    19.793    dig4[2]_i_1_n_0
    SLICE_X10Y73         FDRE                                         r  dig4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.426    14.767    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y73         FDRE                                         r  dig4_reg[2]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X10Y73         FDRE (Setup_fdre_C_D)        0.081    15.071    dig4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -19.793    
  -------------------------------------------------------------------
                         slack                                 -4.722    

Slack (VIOLATED) :        -4.702ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.668ns  (logic 6.110ns (41.655%)  route 8.558ns (58.345%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=10, routed)          1.124     7.393    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[27])
                                                      3.656    11.049 r  dig35/P[27]
                         net (fo=10, routed)          1.237    12.286    dig35_n_78
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.124    12.410 r  dig5[3]_i_15_replica/O
                         net (fo=9, routed)           0.517    12.927    dig5[3]_i_15_n_0_repN
    SLICE_X10Y75         LUT3 (Prop_lut3_I2_O)        0.124    13.051 r  dig3[3]_i_56/O
                         net (fo=1, routed)           0.662    13.713    dig3[3]_i_56_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I3_O)        0.124    13.837 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.853    14.690    dig3[3]_i_46_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.814 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.893    15.707    dig3[3]_i_40_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124    15.831 r  dig3[3]_i_30/O
                         net (fo=9, routed)           0.844    16.676    dig3[3]_i_30_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    16.800 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.728    17.528    dig3[3]_i_27_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.124    17.652 r  dig3[3]_i_14/O
                         net (fo=10, routed)          0.904    18.557    dig3[3]_i_14_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I4_O)        0.124    18.681 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.449    19.130    dig3[3]_i_12_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124    19.254 r  dig3[3]_i_10/O
                         net (fo=5, routed)           0.345    19.599    dig3[3]_i_10_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I5_O)        0.124    19.723 r  dig4[0]_i_1/O
                         net (fo=1, routed)           0.000    19.723    dig4[0]_i_1_n_0
    SLICE_X11Y73         FDRE                                         r  dig4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.426    14.767    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  dig4_reg[0]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X11Y73         FDRE (Setup_fdre_C_D)        0.031    15.021    dig4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -19.723    
  -------------------------------------------------------------------
                         slack                                 -4.702    

Slack (VIOLATED) :        -4.560ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.574ns  (logic 6.110ns (41.923%)  route 8.464ns (58.077%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=10, routed)          1.124     7.393    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[27])
                                                      3.656    11.049 r  dig35/P[27]
                         net (fo=10, routed)          1.237    12.286    dig35_n_78
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.124    12.410 r  dig5[3]_i_15_replica/O
                         net (fo=9, routed)           0.517    12.927    dig5[3]_i_15_n_0_repN
    SLICE_X10Y75         LUT3 (Prop_lut3_I2_O)        0.124    13.051 r  dig3[3]_i_56/O
                         net (fo=1, routed)           0.662    13.713    dig3[3]_i_56_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I3_O)        0.124    13.837 r  dig3[3]_i_46/O
                         net (fo=7, routed)           0.853    14.690    dig3[3]_i_46_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.814 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.893    15.707    dig3[3]_i_40_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I0_O)        0.124    15.831 r  dig3[3]_i_30/O
                         net (fo=9, routed)           0.844    16.676    dig3[3]_i_30_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    16.800 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.338    17.138    dig3[3]_i_27_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I5_O)        0.124    17.262 r  dig3[3]_i_26/O
                         net (fo=7, routed)           0.831    18.093    dig3[3]_i_26_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I4_O)        0.124    18.217 r  dig4[3]_i_5/O
                         net (fo=9, routed)           0.681    18.898    dig4[3]_i_5_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.124    19.022 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.483    19.505    dig4[3]_i_3_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I3_O)        0.124    19.629 r  dig5[2]_i_1/O
                         net (fo=1, routed)           0.000    19.629    dig5[2]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  dig5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.425    14.766    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  dig5_reg[2]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.081    15.070    dig5_reg[2]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -19.629    
  -------------------------------------------------------------------
                         slack                                 -4.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.550%)  route 0.126ns (40.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.551     1.434    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y71         FDRE                                         r  delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  delay_reg[0]/Q
                         net (fo=3, routed)           0.126     1.702    delay_reg_n_0_[0]
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.045     1.747 r  delay[0]_i_1/O
                         net (fo=1, routed)           0.000     1.747    delay[0]
    SLICE_X33Y71         FDRE                                         r  delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.817     1.945    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y71         FDRE                                         r  delay_reg[0]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X33Y71         FDRE (Hold_fdre_C_D)         0.091     1.525    delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 sw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.548     1.431    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  sw_reg[0]/Q
                         net (fo=3, routed)           0.175     1.771    sw_reg_n_0_[0]
    SLICE_X30Y75         LUT3 (Prop_lut3_I0_O)        0.043     1.814 r  sw[1]_i_1/O
                         net (fo=1, routed)           0.000     1.814    sw[1]_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  sw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.813     1.941    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  sw_reg[1]/C
                         clock pessimism             -0.510     1.431    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.131     1.562    sw_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 sw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Address_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.148ns (53.732%)  route 0.127ns (46.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.548     1.431    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.148     1.579 r  sw_reg[1]/Q
                         net (fo=2, routed)           0.127     1.707    sw_reg_n_0_[1]
    SLICE_X30Y76         FDRE                                         r  Address_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.814     1.942    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  Address_in_reg[0]/C
                         clock pessimism             -0.497     1.445    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.006     1.451    Address_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 segment1/XLXI_47/clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment1/XLXI_47/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.549     1.432    segment1/XLXI_47/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  segment1/XLXI_47/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  segment1/XLXI_47/clk_div_reg/Q
                         net (fo=4, routed)           0.168     1.741    segment1/XLXI_47/CLK
    SLICE_X31Y76         LUT5 (Prop_lut5_I4_O)        0.045     1.786 r  segment1/XLXI_47/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.786    segment1/XLXI_47/clk_div_i_1_n_0
    SLICE_X31Y76         FDRE                                         r  segment1/XLXI_47/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.814     1.942    segment1/XLXI_47/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  segment1/XLXI_47/clk_div_reg/C
                         clock pessimism             -0.510     1.432    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.091     1.523    segment1/XLXI_47/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 segment1/XLXI_47/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment1/XLXI_47/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.548     1.431    segment1/XLXI_47/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y76         FDRE                                         r  segment1/XLXI_47/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.164     1.595 f  segment1/XLXI_47/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.770    segment1/XLXI_47/count[0]
    SLICE_X34Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.815 r  segment1/XLXI_47/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    segment1/XLXI_47/count_0[0]
    SLICE_X34Y76         FDRE                                         r  segment1/XLXI_47/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.813     1.941    segment1/XLXI_47/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y76         FDRE                                         r  segment1/XLXI_47/count_reg[0]/C
                         clock pessimism             -0.510     1.431    
    SLICE_X34Y76         FDRE (Hold_fdre_C_D)         0.120     1.551    segment1/XLXI_47/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.548     1.431    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  sw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  sw_reg[0]/Q
                         net (fo=3, routed)           0.175     1.771    sw_reg_n_0_[0]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.045     1.816 r  sw[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    sw[0]_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  sw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.813     1.941    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  sw_reg[0]/C
                         clock pessimism             -0.510     1.431    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.120     1.551    sw_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 delay_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.549     1.432    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y73         FDRE                                         r  delay_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  delay_reg[23]/Q
                         net (fo=2, routed)           0.133     1.706    delay_reg_n_0_[23]
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.817 r  delay_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    data0[23]
    SLICE_X32Y73         FDRE                                         r  delay_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.814     1.942    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y73         FDRE                                         r  delay_reg[23]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X32Y73         FDRE (Hold_fdre_C_D)         0.105     1.537    delay_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.553     1.436    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  delay_reg[7]/Q
                         net (fo=2, routed)           0.133     1.710    delay_reg_n_0_[7]
    SLICE_X32Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  delay_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    data0[7]
    SLICE_X32Y69         FDRE                                         r  delay_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.819     1.947    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y69         FDRE                                         r  delay_reg[7]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X32Y69         FDRE (Hold_fdre_C_D)         0.105     1.541    delay_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 delay_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.551     1.434    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y72         FDRE                                         r  delay_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  delay_reg[19]/Q
                         net (fo=2, routed)           0.133     1.708    delay_reg_n_0_[19]
    SLICE_X32Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  delay_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    data0[19]
    SLICE_X32Y72         FDRE                                         r  delay_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.816     1.944    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y72         FDRE                                         r  delay_reg[19]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.105     1.539    delay_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 delay_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.548     1.431    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  delay_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  delay_reg[27]/Q
                         net (fo=2, routed)           0.133     1.705    delay_reg_n_0_[27]
    SLICE_X32Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.816 r  delay_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.816    data0[27]
    SLICE_X32Y74         FDRE                                         r  delay_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.813     1.941    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  delay_reg[27]/C
                         clock pessimism             -0.510     1.431    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.105     1.536    delay_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      XLXI_7/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y76   Address_in_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y75   Address_in_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X31Y72   LED_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X31Y72   LED_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X31Y72   LED_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y72   LED_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y72   LED_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y72   LED_reg[15]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y79   count_reg[20]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y79   count_reg[21]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y79   count_reg[22]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y79   count_reg[23]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y80   count_reg[24]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y80   count_reg[25]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y80   count_reg[26]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y80   count_reg[27]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y70   delay_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y70   delay_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y76   Address_in_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y75   Address_in_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y72   LED_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y72   LED_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y72   LED_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y72   LED_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y72   LED_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y72   LED_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y72   LED_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y72   LED_reg[13]/C



