(S (NP (DT This) (NN paper)) (VP (VP (VBZ summarizes) (NP (NP (DT the) (NN idea)) (PP (IN of) (NP (NP (NP (NNP Adaptive-Latency) (NNP DRAM)) (PRN (-LRB- -LRB-) (NP (NNP AL-DRAM)) (-RRB- -RRB-))) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBD was) (VP (VBN published) (PP (IN in) (NP (NNP HPCA) (CD 2015))))))) (, ,))))) (CC and) (VP (VBZ examines) (NP (NP (DT the) (NN work) (POS 's)) (NX (NX (NN significance)) (CC and) (NX (JJ future) (NN potential)))))) (. .))
(S (NP (NNP AL-DRAM)) (VP (VBZ is) (NP (NP (DT a) (NN mechanism)) (SBAR (WHNP (WDT that)) (S (VP (VBZ optimizes) (NP (NP (NNP DRAM) (NN latency)) (VP (VBN based) (PP (IN on) (NP (NP (DT the) (NNP DRAM) (NN module)) (CC and) (NP (DT the) (NN operating) (NN temperature)))))) (, ,) (PP (IN by) (S (VP (VBG exploiting) (NP (NP (DT the) (JJ extra) (NN margin)) (SBAR (WHNP (WDT that)) (S (VP (VBZ is) (VP (VBN built) (PP (IN into) (NP (DT the) (NNP DRAM) (NN timing) (NNS parameters)))))))))))))))) (. .))
(S (NP (NNP DRAM) (NNS manufacturers)) (VP (VBP provide) (NP (NP (DT a) (JJ large) (NN margin)) (PP (IN for) (NP (DT the) (NN timing) (NNS parameters)))) (PP (IN as) (NP (NP (DT a) (NN provision)) (PP (IN against) (NP (CD two) (JJ worst-case) (NNS scenarios)))))) (. .))
(S (ADVP (RB First)) (, ,) (PP (JJ due) (TO to) (NP (VB process) (NN variation))) (, ,) (NP (DT some) (JJR outlier) (NNP DRAM) (NNS chips)) (VP (VBP are) (ADJP (ADJP (RB much) (JJR slower)) (PP (IN than) (NP (NNS others))))) (. .))
(S (ADVP (JJ Second)) (, ,) (NP (NNS chips)) (VP (VBP become) (ADJP (JJR slower)) (PP (IN at) (NP (JJR higher) (NNS temperatures)))) (. .))
(S (NP (DT The) (NN timing) (NN parameter) (NN margin)) (VP (VP (VBZ ensures) (SBAR (IN that) (S (NP (DT the) (JJ slow) (NN outlier) (NNS chips)) (VP (VBP operate) (ADVP (RB reliably)) (PP (IN at) (NP (DT the) (JJ worst-case) (NN temperature))))))) (, ,) (CC and) (VP (ADVP (RB hence)) (VBZ leads) (PP (TO to) (NP (DT a) (JJ high) (NN access) (NN latency))))) (. .))
(S (S (VP (VBG Using) (NP (DT an) (JJ FPGA-based) (NNP DRAM) (NN testing) (NN platform)))) (, ,) (NP (PRP$ our) (NN work)) (ADVP (RB first)) (VP (VBZ characterizes) (NP (NP (DT the) (JJ extra) (NN margin)) (PP (IN for) (NP (NP (CD 115) (NNP DRAM) (NNS modules)) (PP (IN from) (NP (CD three) (JJ major) (NNS manufacturers))))))) (. .))
(S (NP (DT The) (JJ experimental) (NNS results)) (VP (VBP demonstrate) (SBAR (IN that) (S (NP (NP (PRP it))) (VP (VBZ is) (ADJP (JJ possible)) (S (VP (TO to) (VP (VB reduce) (NP (NP (CD four)) (PP (IN of) (NP (DT the) (ADJP (RBS most) (JJ critical)) (NN timing) (NNS parameters)))) (PP (IN by) (NP (NP (DT a) (NN minimum/maximum)) (PP (IN of) (NP (CD 17.3) (NN %) (CD /54.8) (NN %))))) (PP (IN at) (NP (CD 55C))) (SBAR (IN while) (S (VP (VBG maintaining) (NP (JJ reliable) (NN operation)))))))))))) (. .))
(S (NP (JJ AL-DRAM)) (VP (VBZ uses) (NP (DT these) (NNS observations)) (S (VP (TO to) (VP (ADVP (RB adaptively)) (VB select) (NP (NP (JJ reliable) (NNP DRAM) (NN timing) (NNS parameters)) (PP (IN for) (NP (DT each) (NNP DRAM) (NN module)))) (PP (VBN based) (PP (IN on) (NP (NP (DT the) (NN module) (POS 's)) (JJ current) (NN operating) (NNS conditions)))))))) (. .))
(S (S (NP (NN AL-DRAM)) (VP (VBZ does) (RB not) (VP (VB require) (NP (NP (DT any) (NNS changes)) (PP (TO to) (NP (NP (DT the) (NNP DRAM) (NN chip)) (CC or) (NP (PRP$ its) (NN interface)))))))) (: ;) (S (NP (PRP it)) (ADVP (RB only)) (VP (VBZ requires) (S (NP (JJ multiple) (JJ different) (NN timing) (NNS parameters)) (VP (TO to) (VP (VB be) (VP (VBN specified) (CC and) (VBN supported) (PP (IN by) (NP (DT the) (NN memory) (NN controller))))))))) (. .))
(S (NP (PRP$ Our) (JJ real) (NN system) (NNS evaluations)) (VP (VBP show) (SBAR (IN that) (S (NP (NNP AL-DRAM)) (VP (VBZ improves) (NP (NP (DT the) (NN performance)) (PP (IN of) (NP (JJ memory-intensive) (NNS workloads)))) (PP (IN by) (NP (NP (DT an) (NN average)) (PP (IN of) (NP (CD 14) (NN %))))) (PP (IN without) (S (VP (VBG introducing) (NP (DT any) (NNS errors))))))))) (. .))
(S (NP (PRP$ Our) (NX (NX (NN characterization)) (CC and) (NX (VBN proposed) (NNS techniques)))) (VP (VBP have) (VP (VBN inspired) (NP (NP (JJ several) (JJ other) (NNS works)) (PP (IN on) (S (VP (VBG analyzing) (RP and/or) (VBG exploiting) (NP (NP (JJ different) (NNS sources)) (PP (IN of) (NP (NP (NN latency)) (CC and) (NP (NN performance) (NN variation)))) (PP (IN within) (NP (NNP DRAM) (NNS chips)))))))))) (. .))
