Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c4423c19960942e89e400fdcadd80539 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PWM_Gen_TB_behav xil_defaultlib.PWM_Gen_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port q [D:/Semester_Project/Semester_Project.srcs/sources_1/new/PWM_Generator.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_FF
Compiling module xil_defaultlib.T_FF
Compiling module xil_defaultlib.ripple_carry_counter
Compiling module xil_defaultlib.PWM_Generator
Compiling module xil_defaultlib.PWM_Gen_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PWM_Gen_TB_behav
