// Seed: 1493905698
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input wor id_2,
    input tri0 id_3,
    input tri1 id_4,
    output wand id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wire id_8,
    input supply0 id_9,
    output tri0 id_10,
    output supply1 id_11,
    input uwire id_12,
    input tri1 id_13
    , id_18,
    output supply1 id_14,
    input tri1 id_15,
    input tri0 id_16
);
  tri0 id_19 = id_6;
  assign id_14 = 1;
  for (id_20 = 1; 1'd0; id_14 = id_13) begin : LABEL_0
    wire id_21;
  end
  assign id_10 = id_20;
  module_0 modCall_1 (
      id_21,
      id_18,
      id_21,
      id_18,
      id_18,
      id_18,
      id_21,
      id_21,
      id_21,
      id_18,
      id_18,
      id_21,
      id_18,
      id_21,
      id_18,
      id_18,
      id_21,
      id_21
  );
endmodule
