
*** Running vivado
    with args -log design_1_axi_dbg_hub_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_dbg_hub_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_axi_dbg_hub_0_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dbg_hub_0_0
Command: synth_design -top design_1_axi_dbg_hub_0_0 -part xcvm1802-vsva2197-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvm1802'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvm1802'
INFO: [Device 21-403] Loading part xcvm1802-vsva2197-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14691
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx2022p2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'tx_ch_en_edge', assumed default net type 'wire' [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ipshared/4c76/hdl/axi_dbg_hub_v2_0_rfs.sv:11608]
INFO: [Synth 8-11241] undeclared symbol 'dbiterr', assumed default net type 'wire' [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1671]
INFO: [Synth 8-11241] undeclared symbol 'overflow', assumed default net type 'wire' [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1686]
INFO: [Synth 8-11241] undeclared symbol 'prog_empty', assumed default net type 'wire' [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1691]
INFO: [Synth 8-11241] undeclared symbol 'prog_full', assumed default net type 'wire' [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1696]
INFO: [Synth 8-11241] undeclared symbol 'rd_data_count', assumed default net type 'wire' [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1701]
INFO: [Synth 8-11241] undeclared symbol 'rd_rst_busy', assumed default net type 'wire' [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1704]
INFO: [Synth 8-11241] undeclared symbol 'sbiterr', assumed default net type 'wire' [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1707]
INFO: [Synth 8-11241] undeclared symbol 'underflow', assumed default net type 'wire' [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1710]
INFO: [Synth 8-11241] undeclared symbol 'wr_ack', assumed default net type 'wire' [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1714]
INFO: [Synth 8-11241] undeclared symbol 'wr_data_count', assumed default net type 'wire' [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1717]
INFO: [Synth 8-11241] undeclared symbol 'injectdbiterr', assumed default net type 'wire' [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1726]
INFO: [Synth 8-11241] undeclared symbol 'injectsbiterr', assumed default net type 'wire' [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1729]
INFO: [Synth 8-11241] undeclared symbol 'sleep', assumed default net type 'wire' [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ipshared/3219/hdl/bscan_axi_v1_0_vl_rfs.v:1743]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2957.340 ; gain = 362.801 ; free physical = 14338 ; free virtual = 25902
Synthesis current peak Physical Memory [PSS] (MB): peak = 2206.126; parent = 2060.359; children = 145.767
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3973.387; parent = 2968.250; children = 1005.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dbg_hub_0_0' [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_axi_dbg_hub_0_0/synth/design_1_axi_dbg_hub_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dbg_hub_0_0_axi_dbg_hub' [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_axi_dbg_hub_0_0/design_1_axi_dbg_hub_0_0_axi_dbg_hub.v:26]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dbg_hub_0_0_axi_dbg_hub' (0#1) [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_axi_dbg_hub_0_0/design_1_axi_dbg_hub_0_0_axi_dbg_hub.v:26]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dbg_hub_0_0' (0#1) [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_axi_dbg_hub_0_0/synth/design_1_axi_dbg_hub_0_0.v:53]
WARNING: [Synth 8-3848] Net s_bscan_tdo in module/entity design_1_axi_dbg_hub_0_0_axi_dbg_hub does not have driver. [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_axi_dbg_hub_0_0/design_1_axi_dbg_hub_0_0_axi_dbg_hub.v:94]
WARNING: [Synth 8-7129] Port aclk in module axi_dbg_hub_v2_0_4_txn_manager is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module axi_dbg_hub_v2_0_4_txn_manager is either unconnected or has no load
WARNING: [Synth 8-7129] Port s0_axis\.tready in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[31] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[30] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[29] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[28] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[27] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[26] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[25] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[24] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[23] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[22] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[21] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[20] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[19] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[18] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[17] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[16] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[15] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[14] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[13] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[12] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[11] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[10] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[9] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[8] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[7] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[6] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[5] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[4] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[3] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[2] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[1] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tdata[0] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tlast in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m0_axis\.tvalid in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s1_axis\.tready in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[31] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[30] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[29] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[28] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[27] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[26] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[25] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[24] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[23] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[22] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[21] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[20] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[19] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[18] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[17] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[16] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[15] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[14] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[13] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[12] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[11] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[10] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[9] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[8] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[7] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[6] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[5] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[4] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[3] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[2] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[1] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tdata[0] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tlast in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m1_axis\.tvalid in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port s2_axis\.tready in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[31] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[30] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[29] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[28] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[27] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[26] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[25] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[24] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[23] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[22] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[21] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[20] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[19] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[18] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[17] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[16] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[15] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[14] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[13] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[12] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[11] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[10] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[9] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[8] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[7] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[6] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
WARNING: [Synth 8-7129] Port m2_axis\.tdata[5] in module axi_dbg_hub_v2_0_4_core_intf is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3047.215 ; gain = 452.676 ; free physical = 14644 ; free virtual = 26213
Synthesis current peak Physical Memory [PSS] (MB): peak = 2206.126; parent = 2060.359; children = 145.767
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4052.355; parent = 3047.219; children = 1005.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3065.027 ; gain = 470.488 ; free physical = 14661 ; free virtual = 26230
Synthesis current peak Physical Memory [PSS] (MB): peak = 2206.126; parent = 2060.359; children = 145.767
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4070.168; parent = 3065.031; children = 1005.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3065.027 ; gain = 470.488 ; free physical = 14661 ; free virtual = 26229
Synthesis current peak Physical Memory [PSS] (MB): peak = 2206.126; parent = 2060.359; children = 145.767
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4070.168; parent = 3065.031; children = 1005.137
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3065.027 ; gain = 0.000 ; free physical = 14583 ; free virtual = 26152
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvm1802.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_axi_dbg_hub_0_0/design_1_axi_dbg_hub_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_axi_dbg_hub_0_0/design_1_axi_dbg_hub_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/adx/Desktop/vmk180_bae/vmk180_bae.runs/design_1_axi_dbg_hub_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/adx/Desktop/vmk180_bae/vmk180_bae.runs/design_1_axi_dbg_hub_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3283.098 ; gain = 0.000 ; free physical = 14348 ; free virtual = 25938
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3283.098 ; gain = 0.000 ; free physical = 14340 ; free virtual = 25930
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx2022p2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3283.098 ; gain = 688.559 ; free physical = 14331 ; free virtual = 25928
Synthesis current peak Physical Memory [PSS] (MB): peak = 2222.288; parent = 2076.773; children = 145.767
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4256.223; parent = 3251.086; children = 1005.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvm1802-vsva2197-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3283.098 ; gain = 688.559 ; free physical = 14330 ; free virtual = 25927
Synthesis current peak Physical Memory [PSS] (MB): peak = 2222.288; parent = 2076.773; children = 145.767
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4256.223; parent = 3251.086; children = 1005.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/adx/Desktop/vmk180_bae/vmk180_bae.runs/design_1_axi_dbg_hub_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3283.098 ; gain = 688.559 ; free physical = 14326 ; free virtual = 25927
Synthesis current peak Physical Memory [PSS] (MB): peak = 2222.288; parent = 2076.773; children = 145.767
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4256.223; parent = 3251.086; children = 1005.137
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'axi_dbg_hub_v2_0_4_reg_intf'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WR_IDLE |                               00 |                              000
              WR_ADDRESS |                               01 |                              001
                 WR_DATA |                               10 |                              011
             WR_RESPONSE |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'axi_dbg_hub_v2_0_4_reg_intf'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3283.098 ; gain = 688.559 ; free physical = 14301 ; free virtual = 25904
Synthesis current peak Physical Memory [PSS] (MB): peak = 2222.288; parent = 2076.773; children = 145.767
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4256.223; parent = 3251.086; children = 1005.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 6     
	               64 Bit    Registers := 2     
	               60 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 21    
+---Muxes : 
	   6 Input  128 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 3     
	   7 Input   12 Bit        Muxes := 3     
	   7 Input   10 Bit        Muxes := 1     
	   8 Input   10 Bit        Muxes := 1     
	   7 Input    9 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 17    
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 14    
	   7 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:164)
BRAMs: 1934 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3324.121 ; gain = 729.582 ; free physical = 13585 ; free virtual = 25227
Synthesis current peak Physical Memory [PSS] (MB): peak = 2491.733; parent = 2346.253; children = 145.767
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4329.262; parent = 3324.125; children = 1005.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3869.809 ; gain = 1275.270 ; free physical = 11076 ; free virtual = 22753
Synthesis current peak Physical Memory [PSS] (MB): peak = 3089.960; parent = 2939.992; children = 149.968
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4874.949; parent = 3869.812; children = 1005.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3906.855 ; gain = 1312.316 ; free physical = 11134 ; free virtual = 22812
Synthesis current peak Physical Memory [PSS] (MB): peak = 3110.944; parent = 2954.667; children = 156.277
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4911.996; parent = 3906.859; children = 1005.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `axi_dbg_hub_v2_0_4_sv_top`
   Worst Slack before retiming is 7232 and worst slack after retiming is 7417
   Numbers of local forward move = 0, and local backward move = 6

	Retimed registers names:
		inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[11]_bret
		inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[1]_bret
		inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[1]_bret__0
		inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[3]_bret
		inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[5]_bret
		inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[7]_bret
		inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_reg[9]_bret
 

INFO: [Synth 8-5816] Retiming module `axi_dbg_hub_v2_0_4_sv_top' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `design_1_axi_dbg_hub_0_0_axi_dbg_hub`
   Worst Slack before retiming is 7417 and worst slack after retiming is 7417
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `design_1_axi_dbg_hub_0_0_axi_dbg_hub' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `design_1_axi_dbg_hub_0_0`
   Worst Slack before retiming is 7417 and worst slack after retiming is 7417
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `design_1_axi_dbg_hub_0_0' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3906.855 ; gain = 1312.316 ; free physical = 11403 ; free virtual = 23080
Synthesis current peak Physical Memory [PSS] (MB): peak = 3130.508; parent = 2963.578; children = 166.930
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4911.996; parent = 3906.859; children = 1005.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin i_145:I4 to constant 0
INFO: [Synth 8-3295] tying undriven pin i_146:I4 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3909.824 ; gain = 1315.285 ; free physical = 12900 ; free virtual = 24569
Synthesis current peak Physical Memory [PSS] (MB): peak = 3130.508; parent = 2963.628; children = 166.930
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4914.965; parent = 3909.828; children = 1005.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3909.824 ; gain = 1315.285 ; free physical = 13210 ; free virtual = 24879
Synthesis current peak Physical Memory [PSS] (MB): peak = 3130.508; parent = 2963.628; children = 166.930
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4914.965; parent = 3909.828; children = 1005.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3909.824 ; gain = 1315.285 ; free physical = 13533 ; free virtual = 25202
Synthesis current peak Physical Memory [PSS] (MB): peak = 3130.508; parent = 2963.628; children = 166.930
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4914.965; parent = 3909.828; children = 1005.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3909.824 ; gain = 1315.285 ; free physical = 14549 ; free virtual = 26217
Synthesis current peak Physical Memory [PSS] (MB): peak = 3130.508; parent = 2963.628; children = 166.930
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4914.965; parent = 3909.828; children = 1005.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3909.824 ; gain = 1315.285 ; free physical = 18366 ; free virtual = 30035
Synthesis current peak Physical Memory [PSS] (MB): peak = 3286.558; parent = 3075.241; children = 211.316
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4914.965; parent = 3909.828; children = 1005.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3909.824 ; gain = 1315.285 ; free physical = 19673 ; free virtual = 31342
Synthesis current peak Physical Memory [PSS] (MB): peak = 3286.558; parent = 3075.241; children = 211.316
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4914.965; parent = 3909.828; children = 1005.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Retiming Report:
+--------------------+---+
|Retiming summary:   |   | 
+--------------------+---+
|Forward Retiming    | 0 | 
|Backward Retiming   | 6 | 
|New registers added | 7 | 
|Registers deleted   | 6 | 
+--------------------+---+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LOOKAHEAD8 |     7|
|5     |LUT1       |     2|
|6     |LUT2       |   164|
|7     |LUT3       |    18|
|8     |LUT4       |   122|
|9     |LUT5       |    24|
|10    |LUT6       |    70|
|11    |LUT6CY     |    40|
|12    |FDRE       |   521|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3909.824 ; gain = 1315.285 ; free physical = 19673 ; free virtual = 31342
Synthesis current peak Physical Memory [PSS] (MB): peak = 3286.589; parent = 3075.272; children = 211.316
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4914.965; parent = 3909.828; children = 1005.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4540 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 3909.824 ; gain = 1097.215 ; free physical = 19753 ; free virtual = 31422
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 3909.832 ; gain = 1315.285 ; free physical = 19753 ; free virtual = 31422
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3923.762 ; gain = 0.000 ; free physical = 19858 ; free virtual = 31527
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvm1802.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3964.617 ; gain = 0.000 ; free physical = 19755 ; free virtual = 31424
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 40 instances

Synth Design complete, checksum: f552568a
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 3964.617 ; gain = 2185.293 ; free physical = 19962 ; free virtual = 31631
INFO: [Common 17-1381] The checkpoint '/home/adx/Desktop/vmk180_bae/vmk180_bae.runs/design_1_axi_dbg_hub_0_0_synth_1/design_1_axi_dbg_hub_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_dbg_hub_0_0, cache-ID = 7943a8e0bd9dcd78
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/adx/Desktop/vmk180_bae/vmk180_bae.runs/design_1_axi_dbg_hub_0_0_synth_1/design_1_axi_dbg_hub_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_dbg_hub_0_0_utilization_synth.rpt -pb design_1_axi_dbg_hub_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 30 17:30:09 2023...
