Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Aug 17 22:02:58 2022
| Host         : DESKTOP-NCSSST1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nano_Processor_with_7SegOut_timing_summary_routed.rpt -pb Nano_Processor_with_7SegOut_timing_summary_routed.pb -rpx Nano_Processor_with_7SegOut_timing_summary_routed.rpx -warn_on_violation
| Design       : Nano_Processor_with_7SegOut
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 44 register/latch pins with no clock driven by root clock pin: Nano_Processor_0/Slow_Clk_0/Clk_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/SlowClk_7seg_0/Clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[28]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[29]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[30]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[31]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Out_controll_7seg_0/selected_display_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 180 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.074        0.000                      0                  132        0.104        0.000                      0                  132        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.074        0.000                      0                  132        0.104        0.000                      0                  132        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 Out_controll_7seg_0/SlowClk_7seg_0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Out_controll_7seg_0/SlowClk_7seg_0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.890ns (21.007%)  route 3.347ns (78.993%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    Out_controll_7seg_0/SlowClk_7seg_0/Clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[7]/Q
                         net (fo=2, routed)           0.827     6.431    Out_controll_7seg_0/SlowClk_7seg_0/count_reg_n_0_[7]
    SLICE_X40Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.555 f  Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_7__0/O
                         net (fo=1, routed)           0.574     7.129    Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_7__0_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.253 f  Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_3__0/O
                         net (fo=3, routed)           1.105     8.358    Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_3__0_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.482 r  Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_1__0/O
                         net (fo=31, routed)          0.841     9.323    Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_1__0_n_0
    SLICE_X38Y50         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.436    14.777    Out_controll_7seg_0/SlowClk_7seg_0/Clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y50         FDRE (Setup_fdre_C_R)       -0.524    14.397    Out_controll_7seg_0/SlowClk_7seg_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 Out_controll_7seg_0/SlowClk_7seg_0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Out_controll_7seg_0/SlowClk_7seg_0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.890ns (21.007%)  route 3.347ns (78.993%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    Out_controll_7seg_0/SlowClk_7seg_0/Clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[7]/Q
                         net (fo=2, routed)           0.827     6.431    Out_controll_7seg_0/SlowClk_7seg_0/count_reg_n_0_[7]
    SLICE_X40Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.555 f  Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_7__0/O
                         net (fo=1, routed)           0.574     7.129    Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_7__0_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.253 f  Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_3__0/O
                         net (fo=3, routed)           1.105     8.358    Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_3__0_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.482 r  Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_1__0/O
                         net (fo=31, routed)          0.841     9.323    Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_1__0_n_0
    SLICE_X38Y50         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.436    14.777    Out_controll_7seg_0/SlowClk_7seg_0/Clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y50         FDRE (Setup_fdre_C_R)       -0.524    14.397    Out_controll_7seg_0/SlowClk_7seg_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 Out_controll_7seg_0/SlowClk_7seg_0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Out_controll_7seg_0/SlowClk_7seg_0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.890ns (21.007%)  route 3.347ns (78.993%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    Out_controll_7seg_0/SlowClk_7seg_0/Clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[7]/Q
                         net (fo=2, routed)           0.827     6.431    Out_controll_7seg_0/SlowClk_7seg_0/count_reg_n_0_[7]
    SLICE_X40Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.555 f  Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_7__0/O
                         net (fo=1, routed)           0.574     7.129    Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_7__0_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.253 f  Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_3__0/O
                         net (fo=3, routed)           1.105     8.358    Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_3__0_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.482 r  Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_1__0/O
                         net (fo=31, routed)          0.841     9.323    Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_1__0_n_0
    SLICE_X38Y50         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.436    14.777    Out_controll_7seg_0/SlowClk_7seg_0/Clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y50         FDRE (Setup_fdre_C_R)       -0.524    14.397    Out_controll_7seg_0/SlowClk_7seg_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 Nano_Processor_0/Slow_Clk_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nano_Processor_0/Slow_Clk_0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 1.024ns (23.243%)  route 3.382ns (76.757%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    Nano_Processor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  Nano_Processor_0/Slow_Clk_0/count_reg[4]/Q
                         net (fo=2, routed)           0.853     6.395    Nano_Processor_0/Slow_Clk_0/count[4]
    SLICE_X40Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.519 f  Nano_Processor_0/Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.416     6.935    Nano_Processor_0/Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.118     7.053 f  Nano_Processor_0/Slow_Clk_0/count[31]_i_3/O
                         net (fo=3, routed)           1.025     8.078    Nano_Processor_0/Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.404 r  Nano_Processor_0/Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          1.088     9.492    Nano_Processor_0/Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    Nano_Processor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    Nano_Processor_0/Slow_Clk_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 Nano_Processor_0/Slow_Clk_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nano_Processor_0/Slow_Clk_0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 1.024ns (23.243%)  route 3.382ns (76.757%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    Nano_Processor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  Nano_Processor_0/Slow_Clk_0/count_reg[4]/Q
                         net (fo=2, routed)           0.853     6.395    Nano_Processor_0/Slow_Clk_0/count[4]
    SLICE_X40Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.519 f  Nano_Processor_0/Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.416     6.935    Nano_Processor_0/Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.118     7.053 f  Nano_Processor_0/Slow_Clk_0/count[31]_i_3/O
                         net (fo=3, routed)           1.025     8.078    Nano_Processor_0/Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.404 r  Nano_Processor_0/Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          1.088     9.492    Nano_Processor_0/Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    Nano_Processor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    Nano_Processor_0/Slow_Clk_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 Nano_Processor_0/Slow_Clk_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nano_Processor_0/Slow_Clk_0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 1.024ns (23.243%)  route 3.382ns (76.757%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    Nano_Processor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  Nano_Processor_0/Slow_Clk_0/count_reg[4]/Q
                         net (fo=2, routed)           0.853     6.395    Nano_Processor_0/Slow_Clk_0/count[4]
    SLICE_X40Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.519 f  Nano_Processor_0/Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.416     6.935    Nano_Processor_0/Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.118     7.053 f  Nano_Processor_0/Slow_Clk_0/count[31]_i_3/O
                         net (fo=3, routed)           1.025     8.078    Nano_Processor_0/Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.404 r  Nano_Processor_0/Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          1.088     9.492    Nano_Processor_0/Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    Nano_Processor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[27]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    Nano_Processor_0/Slow_Clk_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 Nano_Processor_0/Slow_Clk_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nano_Processor_0/Slow_Clk_0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 1.024ns (23.243%)  route 3.382ns (76.757%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    Nano_Processor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  Nano_Processor_0/Slow_Clk_0/count_reg[4]/Q
                         net (fo=2, routed)           0.853     6.395    Nano_Processor_0/Slow_Clk_0/count[4]
    SLICE_X40Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.519 f  Nano_Processor_0/Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.416     6.935    Nano_Processor_0/Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.118     7.053 f  Nano_Processor_0/Slow_Clk_0/count[31]_i_3/O
                         net (fo=3, routed)           1.025     8.078    Nano_Processor_0/Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.404 r  Nano_Processor_0/Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          1.088     9.492    Nano_Processor_0/Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    Nano_Processor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    Nano_Processor_0/Slow_Clk_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 Out_controll_7seg_0/SlowClk_7seg_0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Out_controll_7seg_0/SlowClk_7seg_0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 0.890ns (21.014%)  route 3.345ns (78.986%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    Out_controll_7seg_0/SlowClk_7seg_0/Clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[7]/Q
                         net (fo=2, routed)           0.827     6.431    Out_controll_7seg_0/SlowClk_7seg_0/count_reg_n_0_[7]
    SLICE_X40Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.555 f  Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_7__0/O
                         net (fo=1, routed)           0.574     7.129    Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_7__0_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.253 f  Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_3__0/O
                         net (fo=3, routed)           1.105     8.358    Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_3__0_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.482 r  Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_1__0/O
                         net (fo=31, routed)          0.840     9.321    Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_1__0_n_0
    SLICE_X38Y49         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    Out_controll_7seg_0/SlowClk_7seg_0/Clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.503    Out_controll_7seg_0/SlowClk_7seg_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 Out_controll_7seg_0/SlowClk_7seg_0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Out_controll_7seg_0/SlowClk_7seg_0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 0.890ns (21.014%)  route 3.345ns (78.986%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    Out_controll_7seg_0/SlowClk_7seg_0/Clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[7]/Q
                         net (fo=2, routed)           0.827     6.431    Out_controll_7seg_0/SlowClk_7seg_0/count_reg_n_0_[7]
    SLICE_X40Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.555 f  Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_7__0/O
                         net (fo=1, routed)           0.574     7.129    Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_7__0_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.253 f  Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_3__0/O
                         net (fo=3, routed)           1.105     8.358    Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_3__0_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.482 r  Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_1__0/O
                         net (fo=31, routed)          0.840     9.321    Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_1__0_n_0
    SLICE_X38Y49         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    Out_controll_7seg_0/SlowClk_7seg_0/Clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.503    Out_controll_7seg_0/SlowClk_7seg_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 Out_controll_7seg_0/SlowClk_7seg_0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Out_controll_7seg_0/SlowClk_7seg_0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 0.890ns (21.014%)  route 3.345ns (78.986%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    Out_controll_7seg_0/SlowClk_7seg_0/Clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[7]/Q
                         net (fo=2, routed)           0.827     6.431    Out_controll_7seg_0/SlowClk_7seg_0/count_reg_n_0_[7]
    SLICE_X40Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.555 f  Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_7__0/O
                         net (fo=1, routed)           0.574     7.129    Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_7__0_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.253 f  Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_3__0/O
                         net (fo=3, routed)           1.105     8.358    Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_3__0_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.482 r  Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_1__0/O
                         net (fo=31, routed)          0.840     9.321    Out_controll_7seg_0/SlowClk_7seg_0/count[31]_i_1__0_n_0
    SLICE_X38Y49         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    Out_controll_7seg_0/SlowClk_7seg_0/Clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[27]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y49         FDRE (Setup_fdre_C_R)       -0.524    14.503    Out_controll_7seg_0/SlowClk_7seg_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  5.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Nano_Processor_0/Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nano_Processor_0/Slow_Clk_0/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    Nano_Processor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Nano_Processor_0/Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.708    Nano_Processor_0/Slow_Clk_0/count[28]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  Nano_Processor_0/Slow_Clk_0/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.869    Nano_Processor_0/Slow_Clk_0/count0_carry__5_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  Nano_Processor_0/Slow_Clk_0/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.923    Nano_Processor_0/Slow_Clk_0/count0_carry__6_n_7
    SLICE_X39Y50         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.830     1.958    Nano_Processor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Nano_Processor_0/Slow_Clk_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Nano_Processor_0/Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nano_Processor_0/Slow_Clk_0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    Nano_Processor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Nano_Processor_0/Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.708    Nano_Processor_0/Slow_Clk_0/count[28]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  Nano_Processor_0/Slow_Clk_0/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.869    Nano_Processor_0/Slow_Clk_0/count0_carry__5_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  Nano_Processor_0/Slow_Clk_0/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.934    Nano_Processor_0/Slow_Clk_0/count0_carry__6_n_5
    SLICE_X39Y50         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.830     1.958    Nano_Processor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Nano_Processor_0/Slow_Clk_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Nano_Processor_0/Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nano_Processor_0/Slow_Clk_0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    Nano_Processor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Nano_Processor_0/Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.708    Nano_Processor_0/Slow_Clk_0/count[28]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  Nano_Processor_0/Slow_Clk_0/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.869    Nano_Processor_0/Slow_Clk_0/count0_carry__5_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  Nano_Processor_0/Slow_Clk_0/count0_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.959    Nano_Processor_0/Slow_Clk_0/count0_carry__6_n_6
    SLICE_X39Y50         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.830     1.958    Nano_Processor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Nano_Processor_0/Slow_Clk_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Out_controll_7seg_0/SlowClk_7seg_0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Out_controll_7seg_0/SlowClk_7seg_0/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.076%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    Out_controll_7seg_0/SlowClk_7seg_0/Clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[19]/Q
                         net (fo=2, routed)           0.127     1.738    Out_controll_7seg_0/SlowClk_7seg_0/count_reg_n_0_[19]
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.894    Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__3_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.934    Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__4_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.974 r  Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.974    Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__5_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.027 r  Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.027    Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__6_n_7
    SLICE_X38Y50         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.830     1.958    Out_controll_7seg_0/SlowClk_7seg_0/Clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    Out_controll_7seg_0/SlowClk_7seg_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Out_controll_7seg_0/SlowClk_7seg_0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Out_controll_7seg_0/SlowClk_7seg_0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.556%)  route 0.127ns (21.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    Out_controll_7seg_0/SlowClk_7seg_0/Clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[19]/Q
                         net (fo=2, routed)           0.127     1.738    Out_controll_7seg_0/SlowClk_7seg_0/count_reg_n_0_[19]
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.894    Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__3_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.934    Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__4_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.974 r  Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.974    Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__5_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.040 r  Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.040    Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__6_n_5
    SLICE_X38Y50         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.830     1.958    Out_controll_7seg_0/SlowClk_7seg_0/Clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    Out_controll_7seg_0/SlowClk_7seg_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Out_controll_7seg_0/SlowClk_7seg_0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Out_controll_7seg_0/SlowClk_7seg_0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.489ns (79.356%)  route 0.127ns (20.644%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    Out_controll_7seg_0/SlowClk_7seg_0/Clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[19]/Q
                         net (fo=2, routed)           0.127     1.738    Out_controll_7seg_0/SlowClk_7seg_0/count_reg_n_0_[19]
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.894    Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__3_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.934    Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__4_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.974 r  Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.974    Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__5_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.063 r  Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.063    Out_controll_7seg_0/SlowClk_7seg_0/count0_carry__6_n_6
    SLICE_X38Y50         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.830     1.958    Out_controll_7seg_0/SlowClk_7seg_0/Clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    Out_controll_7seg_0/SlowClk_7seg_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Out_controll_7seg_0/SlowClk_7seg_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Out_controll_7seg_0/SlowClk_7seg_0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.299ns (69.620%)  route 0.130ns (30.380%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.563     1.446    Out_controll_7seg_0/SlowClk_7seg_0/Clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[0]/Q
                         net (fo=3, routed)           0.130     1.718    Out_controll_7seg_0/SlowClk_7seg_0/count_reg_n_0_[0]
    SLICE_X38Y43         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.876 r  Out_controll_7seg_0/SlowClk_7seg_0/count0_carry/O[0]
                         net (fo=1, routed)           0.000     1.876    Out_controll_7seg_0/SlowClk_7seg_0/count0_carry_n_7
    SLICE_X38Y43         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    Out_controll_7seg_0/SlowClk_7seg_0/Clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  Out_controll_7seg_0/SlowClk_7seg_0/count_reg[1]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.134     1.615    Out_controll_7seg_0/SlowClk_7seg_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Nano_Processor_0/Slow_Clk_0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nano_Processor_0/Slow_Clk_0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.563     1.446    Nano_Processor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Nano_Processor_0/Slow_Clk_0/count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.707    Nano_Processor_0/Slow_Clk_0/count[12]
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  Nano_Processor_0/Slow_Clk_0/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.815    Nano_Processor_0/Slow_Clk_0/count0_carry__1_n_4
    SLICE_X39Y45         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    Nano_Processor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    Nano_Processor_0/Slow_Clk_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Nano_Processor_0/Slow_Clk_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nano_Processor_0/Slow_Clk_0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.563     1.446    Nano_Processor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Nano_Processor_0/Slow_Clk_0/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.707    Nano_Processor_0/Slow_Clk_0/count[8]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  Nano_Processor_0/Slow_Clk_0/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.815    Nano_Processor_0/Slow_Clk_0/count0_carry__0_n_4
    SLICE_X39Y44         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    Nano_Processor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    Nano_Processor_0/Slow_Clk_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Nano_Processor_0/Slow_Clk_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Nano_Processor_0/Slow_Clk_0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.563     1.446    Nano_Processor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Nano_Processor_0/Slow_Clk_0/count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.707    Nano_Processor_0/Slow_Clk_0/count[16]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  Nano_Processor_0/Slow_Clk_0/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.815    Nano_Processor_0/Slow_Clk_0/count0_carry__2_n_4
    SLICE_X39Y46         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    Nano_Processor_0/Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  Nano_Processor_0/Slow_Clk_0/count_reg[16]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    Nano_Processor_0/Slow_Clk_0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   Nano_Processor_0/Slow_Clk_0/Clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   Nano_Processor_0/Slow_Clk_0/clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y43   Nano_Processor_0/Slow_Clk_0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y45   Nano_Processor_0/Slow_Clk_0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y45   Nano_Processor_0/Slow_Clk_0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46   Nano_Processor_0/Slow_Clk_0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46   Nano_Processor_0/Slow_Clk_0/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46   Nano_Processor_0/Slow_Clk_0/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y47   Nano_Processor_0/Slow_Clk_0/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Nano_Processor_0/Slow_Clk_0/Clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Nano_Processor_0/Slow_Clk_0/clk_status_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   Nano_Processor_0/Slow_Clk_0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   Nano_Processor_0/Slow_Clk_0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   Nano_Processor_0/Slow_Clk_0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   Nano_Processor_0/Slow_Clk_0/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   Nano_Processor_0/Slow_Clk_0/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   Nano_Processor_0/Slow_Clk_0/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   Nano_Processor_0/Slow_Clk_0/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   Nano_Processor_0/Slow_Clk_0/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   Nano_Processor_0/Slow_Clk_0/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   Nano_Processor_0/Slow_Clk_0/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   Nano_Processor_0/Slow_Clk_0/count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   Out_controll_7seg_0/SlowClk_7seg_0/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   Out_controll_7seg_0/SlowClk_7seg_0/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   Out_controll_7seg_0/SlowClk_7seg_0/count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   ResetController_0/PreReset_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   ResetController_0/PreReset_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   ResetController_0/ResOut_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   ResetController_0/ResOut_reg/C



