{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 00:36:01 2023 " "Info: Processing started: Sun Nov 12 00:36:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off kalkulator -c kalkulator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off kalkulator -c kalkulator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "fsm:TOFSM\|xld " "Warning: Node \"fsm:TOFSM\|xld\" is a latch" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fsm:TOFSM\|xsel " "Warning: Node \"fsm:TOFSM\|xsel\" is a latch" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fsm:TOFSM\|nState.s4_192 " "Warning: Node \"fsm:TOFSM\|nState.s4_192\" is a latch" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fsm:TOFSM\|nState.s3_202 " "Warning: Node \"fsm:TOFSM\|nState.s3_202\" is a latch" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fsm:TOFSM\|nState.s1_228 " "Warning: Node \"fsm:TOFSM\|nState.s1_228\" is a latch" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fsm:TOFSM\|nState.init_254 " "Warning: Node \"fsm:TOFSM\|nState.init_254\" is a latch" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fsm:TOFSM\|yld " "Warning: Node \"fsm:TOFSM\|yld\" is a latch" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fsm:TOFSM\|ysel " "Warning: Node \"fsm:TOFSM\|ysel\" is a latch" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fsm:TOFSM\|nState.s2_215 " "Warning: Node \"fsm:TOFSM\|nState.s2_215\" is a latch" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fsm:TOFSM\|nState.s0_241 " "Warning: Node \"fsm:TOFSM\|nState.s0_241\" is a latch" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fsm:TOFSM\|nState.s5_182 " "Warning: Node \"fsm:TOFSM\|nState.s5_182\" is a latch" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fsm:TOFSM\|enable " "Warning: Node \"fsm:TOFSM\|enable\" is a latch" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "rst " "Info: Assuming node \"rst\" is a latch enable. Will not compute fmax for this pin." {  } { { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "fsm:TOFSM\|Selector17~0 " "Info: Detected gated clock \"fsm:TOFSM\|Selector17~0\" as buffer" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|Selector17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|cState.s2 " "Info: Detected ripple clock \"fsm:TOFSM\|cState.s2\" as buffer" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|cState.s2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fsm:TOFSM\|enable~2 " "Info: Detected gated clock \"fsm:TOFSM\|enable~2\" as buffer" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|enable~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|cState.init " "Info: Detected ripple clock \"fsm:TOFSM\|cState.init\" as buffer" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|cState.init" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register fsm:TOFSM\|yld register regis:Y_REG\|output\[0\] 83.36 MHz 11.996 ns Internal " "Info: Clock \"clk\" has Internal fmax of 83.36 MHz between source register \"fsm:TOFSM\|yld\" and destination register \"regis:Y_REG\|output\[0\]\" (period= 11.996 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.574 ns + Longest register register " "Info: + Longest register to register delay is 1.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fsm:TOFSM\|yld 1 REG LCCOMB_X9_Y12_N30 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y12_N30; Fanout = 2; REG Node = 'fsm:TOFSM\|yld'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|yld } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.184 ns) 0.507 ns regis:Y_REG\|output\[3\]~1 2 COMB LCCOMB_X9_Y12_N14 3 " "Info: 2: + IC(0.323 ns) + CELL(0.184 ns) = 0.507 ns; Loc. = LCCOMB_X9_Y12_N14; Fanout = 3; COMB Node = 'regis:Y_REG\|output\[3\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.507 ns" { fsm:TOFSM|yld regis:Y_REG|output[3]~1 } "NODE_NAME" } } { "register.vhd" "" { Text "D:/SISDIG/Prak 4/4D/register.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.784 ns) 1.574 ns regis:Y_REG\|output\[0\] 3 REG LCFF_X9_Y12_N9 6 " "Info: 3: + IC(0.283 ns) + CELL(0.784 ns) = 1.574 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 6; REG Node = 'regis:Y_REG\|output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { regis:Y_REG|output[3]~1 regis:Y_REG|output[0] } "NODE_NAME" } } { "register.vhd" "" { Text "D:/SISDIG/Prak 4/4D/register.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.968 ns ( 61.50 % ) " "Info: Total cell delay = 0.968 ns ( 61.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.606 ns ( 38.50 % ) " "Info: Total interconnect delay = 0.606 ns ( 38.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { fsm:TOFSM|yld regis:Y_REG|output[3]~1 regis:Y_REG|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.574 ns" { fsm:TOFSM|yld {} regis:Y_REG|output[3]~1 {} regis:Y_REG|output[0] {} } { 0.000ns 0.323ns 0.283ns } { 0.000ns 0.184ns 0.784ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.463 ns - Smallest " "Info: - Smallest clock skew is -4.463 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.964 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clk 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clk~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clk clk~clkctrl } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.623 ns) 2.964 ns regis:Y_REG\|output\[0\] 3 REG LCFF_X9_Y12_N9 6 " "Info: 3: + IC(1.036 ns) + CELL(0.623 ns) = 2.964 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 6; REG Node = 'regis:Y_REG\|output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { clk~clkctrl regis:Y_REG|output[0] } "NODE_NAME" } } { "register.vhd" "" { Text "D:/SISDIG/Prak 4/4D/register.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 56.75 % ) " "Info: Total cell delay = 1.682 ns ( 56.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.282 ns ( 43.25 % ) " "Info: Total interconnect delay = 1.282 ns ( 43.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { clk clk~clkctrl regis:Y_REG|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.964 ns" { clk {} clk~combout {} clk~clkctrl {} regis:Y_REG|output[0] {} } { 0.000ns 0.000ns 0.246ns 1.036ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.427 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clk 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.909 ns) 3.131 ns fsm:TOFSM\|cState.init 2 REG LCFF_X11_Y12_N7 4 " "Info: 2: + IC(1.163 ns) + CELL(0.909 ns) = 3.131 ns; Loc. = LCFF_X11_Y12_N7; Fanout = 4; REG Node = 'fsm:TOFSM\|cState.init'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { clk fsm:TOFSM|cState.init } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.688 ns) + CELL(0.000 ns) 5.819 ns fsm:TOFSM\|cState.init~clkctrl 3 COMB CLKCTRL_G8 2 " "Info: 3: + IC(2.688 ns) + CELL(0.000 ns) = 5.819 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'fsm:TOFSM\|cState.init~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { fsm:TOFSM|cState.init fsm:TOFSM|cState.init~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.424 ns) + CELL(0.184 ns) 7.427 ns fsm:TOFSM\|yld 4 REG LCCOMB_X9_Y12_N30 2 " "Info: 4: + IC(1.424 ns) + CELL(0.184 ns) = 7.427 ns; Loc. = LCCOMB_X9_Y12_N30; Fanout = 2; REG Node = 'fsm:TOFSM\|yld'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { fsm:TOFSM|cState.init~clkctrl fsm:TOFSM|yld } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.152 ns ( 28.98 % ) " "Info: Total cell delay = 2.152 ns ( 28.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.275 ns ( 71.02 % ) " "Info: Total interconnect delay = 5.275 ns ( 71.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.427 ns" { clk fsm:TOFSM|cState.init fsm:TOFSM|cState.init~clkctrl fsm:TOFSM|yld } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.427 ns" { clk {} clk~combout {} fsm:TOFSM|cState.init {} fsm:TOFSM|cState.init~clkctrl {} fsm:TOFSM|yld {} } { 0.000ns 0.000ns 1.163ns 2.688ns 1.424ns } { 0.000ns 1.059ns 0.909ns 0.000ns 0.184ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { clk clk~clkctrl regis:Y_REG|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.964 ns" { clk {} clk~combout {} clk~clkctrl {} regis:Y_REG|output[0] {} } { 0.000ns 0.000ns 0.246ns 1.036ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.427 ns" { clk fsm:TOFSM|cState.init fsm:TOFSM|cState.init~clkctrl fsm:TOFSM|yld } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.427 ns" { clk {} clk~combout {} fsm:TOFSM|cState.init {} fsm:TOFSM|cState.init~clkctrl {} fsm:TOFSM|yld {} } { 0.000ns 0.000ns 1.163ns 2.688ns 1.424ns } { 0.000ns 1.059ns 0.909ns 0.000ns 0.184ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "register.vhd" "" { Text "D:/SISDIG/Prak 4/4D/register.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 9 -1 0 } } { "register.vhd" "" { Text "D:/SISDIG/Prak 4/4D/register.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { fsm:TOFSM|yld regis:Y_REG|output[3]~1 regis:Y_REG|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.574 ns" { fsm:TOFSM|yld {} regis:Y_REG|output[3]~1 {} regis:Y_REG|output[0] {} } { 0.000ns 0.323ns 0.283ns } { 0.000ns 0.184ns 0.784ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { clk clk~clkctrl regis:Y_REG|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.964 ns" { clk {} clk~combout {} clk~clkctrl {} regis:Y_REG|output[0] {} } { 0.000ns 0.000ns 0.246ns 1.036ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.427 ns" { clk fsm:TOFSM|cState.init fsm:TOFSM|cState.init~clkctrl fsm:TOFSM|yld } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.427 ns" { clk {} clk~combout {} fsm:TOFSM|cState.init {} fsm:TOFSM|cState.init~clkctrl {} fsm:TOFSM|yld {} } { 0.000ns 0.000ns 1.163ns 2.688ns 1.424ns } { 0.000ns 1.059ns 0.909ns 0.000ns 0.184ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 18 " "Warning: Circuit may not operate. Detected 18 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "fsm:TOFSM\|cState.s4 fsm:TOFSM\|enable clk 3.7 ns " "Info: Found hold time violation between source  pin or register \"fsm:TOFSM\|cState.s4\" and destination pin or register \"fsm:TOFSM\|enable\" for clock \"clk\" (Hold time is 3.7 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.005 ns + Largest " "Info: + Largest clock skew is 5.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.970 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clk 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.909 ns) 3.131 ns fsm:TOFSM\|cState.s2 2 REG LCFF_X11_Y12_N25 7 " "Info: 2: + IC(1.163 ns) + CELL(0.909 ns) = 3.131 ns; Loc. = LCFF_X11_Y12_N25; Fanout = 7; REG Node = 'fsm:TOFSM\|cState.s2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { clk fsm:TOFSM|cState.s2 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.287 ns) 3.852 ns fsm:TOFSM\|enable~2 3 COMB LCCOMB_X11_Y12_N18 1 " "Info: 3: + IC(0.434 ns) + CELL(0.287 ns) = 3.852 ns; Loc. = LCCOMB_X11_Y12_N18; Fanout = 1; COMB Node = 'fsm:TOFSM\|enable~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { fsm:TOFSM|cState.s2 fsm:TOFSM|enable~2 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.511 ns) + CELL(0.000 ns) 6.363 ns fsm:TOFSM\|enable~2clkctrl 4 COMB CLKCTRL_G12 3 " "Info: 4: + IC(2.511 ns) + CELL(0.000 ns) = 6.363 ns; Loc. = CLKCTRL_G12; Fanout = 3; COMB Node = 'fsm:TOFSM\|enable~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { fsm:TOFSM|enable~2 fsm:TOFSM|enable~2clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.184 ns) 7.970 ns fsm:TOFSM\|enable 5 REG LCCOMB_X11_Y12_N14 4 " "Info: 5: + IC(1.423 ns) + CELL(0.184 ns) = 7.970 ns; Loc. = LCCOMB_X11_Y12_N14; Fanout = 4; REG Node = 'fsm:TOFSM\|enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { fsm:TOFSM|enable~2clkctrl fsm:TOFSM|enable } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.439 ns ( 30.60 % ) " "Info: Total cell delay = 2.439 ns ( 30.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.531 ns ( 69.40 % ) " "Info: Total interconnect delay = 5.531 ns ( 69.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.970 ns" { clk fsm:TOFSM|cState.s2 fsm:TOFSM|enable~2 fsm:TOFSM|enable~2clkctrl fsm:TOFSM|enable } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.970 ns" { clk {} clk~combout {} fsm:TOFSM|cState.s2 {} fsm:TOFSM|enable~2 {} fsm:TOFSM|enable~2clkctrl {} fsm:TOFSM|enable {} } { 0.000ns 0.000ns 1.163ns 0.434ns 2.511ns 1.423ns } { 0.000ns 1.059ns 0.909ns 0.287ns 0.000ns 0.184ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.965 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clk 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clk~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clk clk~clkctrl } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.623 ns) 2.965 ns fsm:TOFSM\|cState.s4 3 REG LCFF_X11_Y12_N21 6 " "Info: 3: + IC(1.037 ns) + CELL(0.623 ns) = 2.965 ns; Loc. = LCFF_X11_Y12_N21; Fanout = 6; REG Node = 'fsm:TOFSM\|cState.s4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { clk~clkctrl fsm:TOFSM|cState.s4 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 56.73 % ) " "Info: Total cell delay = 1.682 ns ( 56.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.283 ns ( 43.27 % ) " "Info: Total interconnect delay = 1.283 ns ( 43.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { clk clk~clkctrl fsm:TOFSM|cState.s4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.965 ns" { clk {} clk~combout {} clk~clkctrl {} fsm:TOFSM|cState.s4 {} } { 0.000ns 0.000ns 0.246ns 1.037ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.970 ns" { clk fsm:TOFSM|cState.s2 fsm:TOFSM|enable~2 fsm:TOFSM|enable~2clkctrl fsm:TOFSM|enable } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.970 ns" { clk {} clk~combout {} fsm:TOFSM|cState.s2 {} fsm:TOFSM|enable~2 {} fsm:TOFSM|enable~2clkctrl {} fsm:TOFSM|enable {} } { 0.000ns 0.000ns 1.163ns 0.434ns 2.511ns 1.423ns } { 0.000ns 1.059ns 0.909ns 0.287ns 0.000ns 0.184ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { clk clk~clkctrl fsm:TOFSM|cState.s4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.965 ns" { clk {} clk~combout {} clk~clkctrl {} fsm:TOFSM|cState.s4 {} } { 0.000ns 0.000ns 0.246ns 1.037ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns - " "Info: - Micro clock to output delay of source is 0.286 ns" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.019 ns - Shortest register register " "Info: - Shortest register to register delay is 1.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fsm:TOFSM\|cState.s4 1 REG LCFF_X11_Y12_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y12_N21; Fanout = 6; REG Node = 'fsm:TOFSM\|cState.s4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:TOFSM|cState.s4 } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.565 ns) 1.019 ns fsm:TOFSM\|enable 2 REG LCCOMB_X11_Y12_N14 4 " "Info: 2: + IC(0.454 ns) + CELL(0.565 ns) = 1.019 ns; Loc. = LCCOMB_X11_Y12_N14; Fanout = 4; REG Node = 'fsm:TOFSM\|enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { fsm:TOFSM|cState.s4 fsm:TOFSM|enable } "NODE_NAME" } } { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.565 ns ( 55.45 % ) " "Info: Total cell delay = 0.565 ns ( 55.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.454 ns ( 44.55 % ) " "Info: Total interconnect delay = 0.454 ns ( 44.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { fsm:TOFSM|cState.s4 fsm:TOFSM|enable } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.019 ns" { fsm:TOFSM|cState.s4 {} fsm:TOFSM|enable {} } { 0.000ns 0.454ns } { 0.000ns 0.565ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "fsm.vhd" "" { Text "D:/SISDIG/Prak 4/4D/fsm.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.970 ns" { clk fsm:TOFSM|cState.s2 fsm:TOFSM|enable~2 fsm:TOFSM|enable~2clkctrl fsm:TOFSM|enable } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.970 ns" { clk {} clk~combout {} fsm:TOFSM|cState.s2 {} fsm:TOFSM|enable~2 {} fsm:TOFSM|enable~2clkctrl {} fsm:TOFSM|enable {} } { 0.000ns 0.000ns 1.163ns 0.434ns 2.511ns 1.423ns } { 0.000ns 1.059ns 0.909ns 0.287ns 0.000ns 0.184ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { clk clk~clkctrl fsm:TOFSM|cState.s4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.965 ns" { clk {} clk~combout {} clk~clkctrl {} fsm:TOFSM|cState.s4 {} } { 0.000ns 0.000ns 0.246ns 1.037ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { fsm:TOFSM|cState.s4 fsm:TOFSM|enable } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.019 ns" { fsm:TOFSM|cState.s4 {} fsm:TOFSM|enable {} } { 0.000ns 0.454ns } { 0.000ns 0.565ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "regis:X_REG\|output\[2\] x_i\[2\] clk 4.940 ns register " "Info: tsu for register \"regis:X_REG\|output\[2\]\" (data pin = \"x_i\[2\]\", clock pin = \"clk\") is 4.940 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.942 ns + Longest pin register " "Info: + Longest pin to register delay is 7.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.881 ns) 0.881 ns x_i\[2\] 1 PIN PIN_H4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.881 ns) = 0.881 ns; Loc. = PIN_H4; Fanout = 1; PIN Node = 'x_i\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_i[2] } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.400 ns) + CELL(0.561 ns) 7.842 ns mux:X_MUX\|output\[2\]~2 2 COMB LCCOMB_X7_Y12_N4 1 " "Info: 2: + IC(6.400 ns) + CELL(0.561 ns) = 7.842 ns; Loc. = LCCOMB_X7_Y12_N4; Fanout = 1; COMB Node = 'mux:X_MUX\|output\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.961 ns" { x_i[2] mux:X_MUX|output[2]~2 } "NODE_NAME" } } { "mux.vhd" "" { Text "D:/SISDIG/Prak 4/4D/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 7.942 ns regis:X_REG\|output\[2\] 3 REG LCFF_X7_Y12_N5 8 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 7.942 ns; Loc. = LCFF_X7_Y12_N5; Fanout = 8; REG Node = 'regis:X_REG\|output\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { mux:X_MUX|output[2]~2 regis:X_REG|output[2] } "NODE_NAME" } } { "register.vhd" "" { Text "D:/SISDIG/Prak 4/4D/register.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.542 ns ( 19.42 % ) " "Info: Total cell delay = 1.542 ns ( 19.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 80.58 % ) " "Info: Total interconnect delay = 6.400 ns ( 80.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.942 ns" { x_i[2] mux:X_MUX|output[2]~2 regis:X_REG|output[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.942 ns" { x_i[2] {} x_i[2]~combout {} mux:X_MUX|output[2]~2 {} regis:X_REG|output[2] {} } { 0.000ns 0.000ns 6.400ns 0.000ns } { 0.000ns 0.881ns 0.561ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "register.vhd" "" { Text "D:/SISDIG/Prak 4/4D/register.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.963 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clk 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clk~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clk clk~clkctrl } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.623 ns) 2.963 ns regis:X_REG\|output\[2\] 3 REG LCFF_X7_Y12_N5 8 " "Info: 3: + IC(1.035 ns) + CELL(0.623 ns) = 2.963 ns; Loc. = LCFF_X7_Y12_N5; Fanout = 8; REG Node = 'regis:X_REG\|output\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { clk~clkctrl regis:X_REG|output[2] } "NODE_NAME" } } { "register.vhd" "" { Text "D:/SISDIG/Prak 4/4D/register.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 56.77 % ) " "Info: Total cell delay = 1.682 ns ( 56.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.281 ns ( 43.23 % ) " "Info: Total interconnect delay = 1.281 ns ( 43.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clk clk~clkctrl regis:X_REG|output[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clk {} clk~combout {} clk~clkctrl {} regis:X_REG|output[2] {} } { 0.000ns 0.000ns 0.246ns 1.035ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.942 ns" { x_i[2] mux:X_MUX|output[2]~2 regis:X_REG|output[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.942 ns" { x_i[2] {} x_i[2]~combout {} mux:X_MUX|output[2]~2 {} regis:X_REG|output[2] {} } { 0.000ns 0.000ns 6.400ns 0.000ns } { 0.000ns 0.881ns 0.561ns 0.100ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clk clk~clkctrl regis:X_REG|output[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clk {} clk~combout {} clk~clkctrl {} regis:X_REG|output[2] {} } { 0.000ns 0.000ns 0.246ns 1.035ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk d_o\[2\] regis:OUT_REG\|output\[2\] 9.101 ns register " "Info: tco from clock \"clk\" to destination pin \"d_o\[2\]\" through register \"regis:OUT_REG\|output\[2\]\" is 9.101 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.963 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clk 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clk~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clk clk~clkctrl } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.623 ns) 2.963 ns regis:OUT_REG\|output\[2\] 3 REG LCFF_X7_Y12_N3 1 " "Info: 3: + IC(1.035 ns) + CELL(0.623 ns) = 2.963 ns; Loc. = LCFF_X7_Y12_N3; Fanout = 1; REG Node = 'regis:OUT_REG\|output\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { clk~clkctrl regis:OUT_REG|output[2] } "NODE_NAME" } } { "register.vhd" "" { Text "D:/SISDIG/Prak 4/4D/register.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 56.77 % ) " "Info: Total cell delay = 1.682 ns ( 56.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.281 ns ( 43.23 % ) " "Info: Total interconnect delay = 1.281 ns ( 43.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clk clk~clkctrl regis:OUT_REG|output[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clk {} clk~combout {} clk~clkctrl {} regis:OUT_REG|output[2] {} } { 0.000ns 0.000ns 0.246ns 1.035ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "register.vhd" "" { Text "D:/SISDIG/Prak 4/4D/register.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.852 ns + Longest register pin " "Info: + Longest register to pin delay is 5.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regis:OUT_REG\|output\[2\] 1 REG LCFF_X7_Y12_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y12_N3; Fanout = 1; REG Node = 'regis:OUT_REG\|output\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regis:OUT_REG|output[2] } "NODE_NAME" } } { "register.vhd" "" { Text "D:/SISDIG/Prak 4/4D/register.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.917 ns) + CELL(2.935 ns) 5.852 ns d_o\[2\] 2 PIN PIN_N22 0 " "Info: 2: + IC(2.917 ns) + CELL(2.935 ns) = 5.852 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'd_o\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.852 ns" { regis:OUT_REG|output[2] d_o[2] } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.935 ns ( 50.15 % ) " "Info: Total cell delay = 2.935 ns ( 50.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.917 ns ( 49.85 % ) " "Info: Total interconnect delay = 2.917 ns ( 49.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.852 ns" { regis:OUT_REG|output[2] d_o[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.852 ns" { regis:OUT_REG|output[2] {} d_o[2] {} } { 0.000ns 2.917ns } { 0.000ns 2.935ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clk clk~clkctrl regis:OUT_REG|output[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clk {} clk~combout {} clk~clkctrl {} regis:OUT_REG|output[2] {} } { 0.000ns 0.000ns 0.246ns 1.035ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.852 ns" { regis:OUT_REG|output[2] d_o[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.852 ns" { regis:OUT_REG|output[2] {} d_o[2] {} } { 0.000ns 2.917ns } { 0.000ns 2.935ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "regis:Y_REG\|output\[0\] rst clk 0.383 ns register " "Info: th for register \"regis:Y_REG\|output\[0\]\" (data pin = \"rst\", clock pin = \"clk\") is 0.383 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.964 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clk 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clk~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clk clk~clkctrl } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.623 ns) 2.964 ns regis:Y_REG\|output\[0\] 3 REG LCFF_X9_Y12_N9 6 " "Info: 3: + IC(1.036 ns) + CELL(0.623 ns) = 2.964 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 6; REG Node = 'regis:Y_REG\|output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { clk~clkctrl regis:Y_REG|output[0] } "NODE_NAME" } } { "register.vhd" "" { Text "D:/SISDIG/Prak 4/4D/register.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 56.75 % ) " "Info: Total cell delay = 1.682 ns ( 56.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.282 ns ( 43.25 % ) " "Info: Total interconnect delay = 1.282 ns ( 43.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { clk clk~clkctrl regis:Y_REG|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.964 ns" { clk {} clk~combout {} clk~clkctrl {} regis:Y_REG|output[0] {} } { 0.000ns 0.000ns 0.246ns 1.036ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.296 ns + " "Info: + Micro hold delay of destination is 0.296 ns" {  } { { "register.vhd" "" { Text "D:/SISDIG/Prak 4/4D/register.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.877 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns rst 1 CLK PIN_M2 19 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M2; Fanout = 19; CLK Node = 'rst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "kalkulator.vhd" "" { Text "D:/SISDIG/Prak 4/4D/kalkulator.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.601 ns) 2.877 ns regis:Y_REG\|output\[0\] 2 REG LCFF_X9_Y12_N9 6 " "Info: 2: + IC(1.217 ns) + CELL(0.601 ns) = 2.877 ns; Loc. = LCFF_X9_Y12_N9; Fanout = 6; REG Node = 'regis:Y_REG\|output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { rst regis:Y_REG|output[0] } "NODE_NAME" } } { "register.vhd" "" { Text "D:/SISDIG/Prak 4/4D/register.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 57.70 % ) " "Info: Total cell delay = 1.660 ns ( 57.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 42.30 % ) " "Info: Total interconnect delay = 1.217 ns ( 42.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { rst regis:Y_REG|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { rst {} rst~combout {} regis:Y_REG|output[0] {} } { 0.000ns 0.000ns 1.217ns } { 0.000ns 1.059ns 0.601ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { clk clk~clkctrl regis:Y_REG|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.964 ns" { clk {} clk~combout {} clk~clkctrl {} regis:Y_REG|output[0] {} } { 0.000ns 0.000ns 0.246ns 1.036ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { rst regis:Y_REG|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { rst {} rst~combout {} regis:Y_REG|output[0] {} } { 0.000ns 0.000ns 1.217ns } { 0.000ns 1.059ns 0.601ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 00:36:01 2023 " "Info: Processing ended: Sun Nov 12 00:36:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
