$date
	Wed Dec 20 22:56:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! enb $end
$var wire 1 " clk $end
$var wire 4 # c [3:0] $end
$var wire 4 $ b [3:0] $end
$var wire 4 % a [3:0] $end
$scope module DUT $end
$var wire 1 ! enb $end
$var wire 1 " clk $end
$var wire 4 & b [3:0] $end
$var wire 4 ' a [3:0] $end
$var reg 4 ( c [3:0] $end
$upscope $end
$scope module test $end
$var wire 4 ) c [3:0] $end
$var reg 4 * a [3:0] $end
$var reg 4 + b [3:0] $end
$var reg 1 " clk $end
$var reg 1 ! enb $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 +
b0 *
bx )
bx (
b0 '
b1 &
b0 %
b1 $
bx #
0"
1!
$end
#1
b1 #
b1 (
b1 )
1"
#2
0"
#3
1"
#4
0"
#5
1"
#6
0"
#7
1"
#8
0"
#9
1"
#10
0"
b10 $
b10 &
b10 +
b101 %
b101 '
b101 *
#11
b111 #
b111 (
b111 )
1"
#12
0"
#13
1"
#14
0"
#15
1"
#16
0"
#17
1"
#18
0"
#19
1"
#20
0"
