
SWITCHBASEDLEDSEQENCE.C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000314  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800049c  080004a4  000014a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800049c  0800049c  000014a4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800049c  0800049c  000014a4  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800049c  080004a4  000014a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800049c  0800049c  0000149c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080004a0  080004a0  000014a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000014a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000014a4  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000014a4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000e22  00000000  00000000  000014d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000003d4  00000000  00000000  000022f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000e0  00000000  00000000  000026d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000090  00000000  00000000  000027b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018248  00000000  00000000  00002840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001ecd  00000000  00000000  0001aa88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008b924  00000000  00000000  0001c955  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a8279  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000001c0  00000000  00000000  000a82bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000025  00000000  00000000  000a847c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000006b  00000000  00000000  000a84a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000484 	.word	0x08000484

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000484 	.word	0x08000484

080001c8 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
	led_init();
 80001ce:	f000 f823 	bl	8000218 <led_init>
	switch_init();
 80001d2:	f000 f893 	bl	80002fc <switch_init>
	int count=0;
 80001d6:	2300      	movs	r3, #0
 80001d8:	607b      	str	r3, [r7, #4]
	while(1)
	{
		if(switch_status()==1)
 80001da:	f000 f8b3 	bl	8000344 <switch_status>
 80001de:	4603      	mov	r3, r0
 80001e0:	2b01      	cmp	r3, #1
 80001e2:	d108      	bne.n	80001f6 <main+0x2e>
		{
			while(switch_status()==1);
 80001e4:	bf00      	nop
 80001e6:	f000 f8ad 	bl	8000344 <switch_status>
 80001ea:	4603      	mov	r3, r0
 80001ec:	2b01      	cmp	r3, #1
 80001ee:	d0fa      	beq.n	80001e6 <main+0x1e>
			count++;
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	3301      	adds	r3, #1
 80001f4:	607b      	str	r3, [r7, #4]
		}
		if(count==1)
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	2b01      	cmp	r3, #1
 80001fa:	d102      	bne.n	8000202 <main+0x3a>
		{
			led_on1();
 80001fc:	f000 f848 	bl	8000290 <led_on1>
 8000200:	e7eb      	b.n	80001da <main+0x12>
		}
		else if(count==2)
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	2b02      	cmp	r3, #2
 8000206:	d102      	bne.n	800020e <main+0x46>
		{
			led_on2();
 8000208:	f000 f852 	bl	80002b0 <led_on2>
 800020c:	e7e5      	b.n	80001da <main+0x12>
		}

		else
		{
			count=0;
 800020e:	2300      	movs	r3, #0
 8000210:	607b      	str	r3, [r7, #4]
			led_off();
 8000212:	f000 f863 	bl	80002dc <led_off>
		if(switch_status()==1)
 8000216:	e7e0      	b.n	80001da <main+0x12>

08000218 <led_init>:
 */

#include "my_led.h"

void led_init(void)
{
 8000218:	b480      	push	{r7}
 800021a:	af00      	add	r7, sp, #0
	//0. enable clock for GPIOD in AHB1
	RCC->AHB1ENR |= BV(3);
 800021c:	4b1a      	ldr	r3, [pc, #104]	@ (8000288 <led_init+0x70>)
 800021e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000220:	4a19      	ldr	r2, [pc, #100]	@ (8000288 <led_init+0x70>)
 8000222:	f043 0308 	orr.w	r3, r3, #8
 8000226:	6313      	str	r3, [r2, #48]	@ 0x30
	//1. select mode as output
	LED_PORT->MODER &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 8000228:	4b18      	ldr	r3, [pc, #96]	@ (800028c <led_init+0x74>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a17      	ldr	r2, [pc, #92]	@ (800028c <led_init+0x74>)
 800022e:	f023 432a 	bic.w	r3, r3, #2852126720	@ 0xaa000000
 8000232:	6013      	str	r3, [r2, #0]
	LED_PORT->MODER |= BV(24) | BV(26) | BV(28) | BV(30);
 8000234:	4b15      	ldr	r3, [pc, #84]	@ (800028c <led_init+0x74>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	4a14      	ldr	r2, [pc, #80]	@ (800028c <led_init+0x74>)
 800023a:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 800023e:	6013      	str	r3, [r2, #0]
	//2. select type as push pull
	LED_PORT->OTYPER &= ~(BV(12) | BV(13) | BV(14) | BV(15));
 8000240:	4b12      	ldr	r3, [pc, #72]	@ (800028c <led_init+0x74>)
 8000242:	685b      	ldr	r3, [r3, #4]
 8000244:	4a11      	ldr	r2, [pc, #68]	@ (800028c <led_init+0x74>)
 8000246:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800024a:	6053      	str	r3, [r2, #4]
	//3. select speed as low
	LED_PORT->OSPEEDR &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 800024c:	4b0f      	ldr	r3, [pc, #60]	@ (800028c <led_init+0x74>)
 800024e:	689b      	ldr	r3, [r3, #8]
 8000250:	4a0e      	ldr	r2, [pc, #56]	@ (800028c <led_init+0x74>)
 8000252:	f023 432a 	bic.w	r3, r3, #2852126720	@ 0xaa000000
 8000256:	6093      	str	r3, [r2, #8]
	GPIOD->OSPEEDR &= ~(BV(24) | BV(26) | BV(28) | BV(30));
 8000258:	4b0c      	ldr	r3, [pc, #48]	@ (800028c <led_init+0x74>)
 800025a:	689b      	ldr	r3, [r3, #8]
 800025c:	4a0b      	ldr	r2, [pc, #44]	@ (800028c <led_init+0x74>)
 800025e:	f023 43aa 	bic.w	r3, r3, #1426063360	@ 0x55000000
 8000262:	6093      	str	r3, [r2, #8]
	//4. select pull up/down as no
	LED_PORT->PUPDR &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 8000264:	4b09      	ldr	r3, [pc, #36]	@ (800028c <led_init+0x74>)
 8000266:	68db      	ldr	r3, [r3, #12]
 8000268:	4a08      	ldr	r2, [pc, #32]	@ (800028c <led_init+0x74>)
 800026a:	f023 432a 	bic.w	r3, r3, #2852126720	@ 0xaa000000
 800026e:	60d3      	str	r3, [r2, #12]
	LED_PORT->PUPDR &= ~(BV(24) | BV(26) | BV(28) | BV(30));
 8000270:	4b06      	ldr	r3, [pc, #24]	@ (800028c <led_init+0x74>)
 8000272:	68db      	ldr	r3, [r3, #12]
 8000274:	4a05      	ldr	r2, [pc, #20]	@ (800028c <led_init+0x74>)
 8000276:	f023 43aa 	bic.w	r3, r3, #1426063360	@ 0x55000000
 800027a:	60d3      	str	r3, [r2, #12]
}
 800027c:	bf00      	nop
 800027e:	46bd      	mov	sp, r7
 8000280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000284:	4770      	bx	lr
 8000286:	bf00      	nop
 8000288:	40023800 	.word	0x40023800
 800028c:	40020c00 	.word	0x40020c00

08000290 <led_on1>:
void led_on1(void)
{
 8000290:	b480      	push	{r7}
 8000292:	af00      	add	r7, sp, #0
	GPIOD->ODR |= BV(GREEN_LED);
 8000294:	4b05      	ldr	r3, [pc, #20]	@ (80002ac <led_on1+0x1c>)
 8000296:	695b      	ldr	r3, [r3, #20]
 8000298:	4a04      	ldr	r2, [pc, #16]	@ (80002ac <led_on1+0x1c>)
 800029a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800029e:	6153      	str	r3, [r2, #20]
}
 80002a0:	bf00      	nop
 80002a2:	46bd      	mov	sp, r7
 80002a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a8:	4770      	bx	lr
 80002aa:	bf00      	nop
 80002ac:	40020c00 	.word	0x40020c00

080002b0 <led_on2>:
void led_on2(void)
{
 80002b0:	b480      	push	{r7}
 80002b2:	af00      	add	r7, sp, #0
	GPIOD->ODR |= BV(GREEN_LED);
 80002b4:	4b08      	ldr	r3, [pc, #32]	@ (80002d8 <led_on2+0x28>)
 80002b6:	695b      	ldr	r3, [r3, #20]
 80002b8:	4a07      	ldr	r2, [pc, #28]	@ (80002d8 <led_on2+0x28>)
 80002ba:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80002be:	6153      	str	r3, [r2, #20]
	GPIOD->ODR |= BV(BLUE_LED);
 80002c0:	4b05      	ldr	r3, [pc, #20]	@ (80002d8 <led_on2+0x28>)
 80002c2:	695b      	ldr	r3, [r3, #20]
 80002c4:	4a04      	ldr	r2, [pc, #16]	@ (80002d8 <led_on2+0x28>)
 80002c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80002ca:	6153      	str	r3, [r2, #20]

}
 80002cc:	bf00      	nop
 80002ce:	46bd      	mov	sp, r7
 80002d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d4:	4770      	bx	lr
 80002d6:	bf00      	nop
 80002d8:	40020c00 	.word	0x40020c00

080002dc <led_off>:
void led_off(void)
{
 80002dc:	b480      	push	{r7}
 80002de:	af00      	add	r7, sp, #0
	GPIOD->ODR &= ~(BV(GREEN_LED)|BV(BLUE_LED));
 80002e0:	4b05      	ldr	r3, [pc, #20]	@ (80002f8 <led_off+0x1c>)
 80002e2:	695b      	ldr	r3, [r3, #20]
 80002e4:	4a04      	ldr	r2, [pc, #16]	@ (80002f8 <led_off+0x1c>)
 80002e6:	f423 4310 	bic.w	r3, r3, #36864	@ 0x9000
 80002ea:	6153      	str	r3, [r2, #20]

}
 80002ec:	bf00      	nop
 80002ee:	46bd      	mov	sp, r7
 80002f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f4:	4770      	bx	lr
 80002f6:	bf00      	nop
 80002f8:	40020c00 	.word	0x40020c00

080002fc <switch_init>:
#include"stm32f407xx.h"
#include"my_switch.h"


void switch_init(void)
{
 80002fc:	b480      	push	{r7}
 80002fe:	af00      	add	r7, sp, #0
	//0. enable clock for GPIOA in AHB1
	RCC->AHB1ENR |= BV(0);
 8000300:	4b0e      	ldr	r3, [pc, #56]	@ (800033c <switch_init+0x40>)
 8000302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000304:	4a0d      	ldr	r2, [pc, #52]	@ (800033c <switch_init+0x40>)
 8000306:	f043 0301 	orr.w	r3, r3, #1
 800030a:	6313      	str	r3, [r2, #48]	@ 0x30
	//1. select mode as Input
	GPIOA->MODER &= ~(BV(0) | BV(1) );
 800030c:	4b0c      	ldr	r3, [pc, #48]	@ (8000340 <switch_init+0x44>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	4a0b      	ldr	r2, [pc, #44]	@ (8000340 <switch_init+0x44>)
 8000312:	f023 0303 	bic.w	r3, r3, #3
 8000316:	6013      	str	r3, [r2, #0]


	//2. select type as push pull
	//GPIOA->OTYPER &= ~(BV(0) );
	//3. select speed as low
	GPIOA->OSPEEDR &= ~(BV(0) | BV(1));
 8000318:	4b09      	ldr	r3, [pc, #36]	@ (8000340 <switch_init+0x44>)
 800031a:	689b      	ldr	r3, [r3, #8]
 800031c:	4a08      	ldr	r2, [pc, #32]	@ (8000340 <switch_init+0x44>)
 800031e:	f023 0303 	bic.w	r3, r3, #3
 8000322:	6093      	str	r3, [r2, #8]

	//4. select pull up/down as no
	GPIOA->PUPDR &= ~(BV(0) | BV(1));
 8000324:	4b06      	ldr	r3, [pc, #24]	@ (8000340 <switch_init+0x44>)
 8000326:	68db      	ldr	r3, [r3, #12]
 8000328:	4a05      	ldr	r2, [pc, #20]	@ (8000340 <switch_init+0x44>)
 800032a:	f023 0303 	bic.w	r3, r3, #3
 800032e:	60d3      	str	r3, [r2, #12]

}
 8000330:	bf00      	nop
 8000332:	46bd      	mov	sp, r7
 8000334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000338:	4770      	bx	lr
 800033a:	bf00      	nop
 800033c:	40023800 	.word	0x40023800
 8000340:	40020000 	.word	0x40020000

08000344 <switch_status>:
int switch_status(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
	if ((GPIOA->IDR) & BV(0) )
 8000348:	4b06      	ldr	r3, [pc, #24]	@ (8000364 <switch_status+0x20>)
 800034a:	691b      	ldr	r3, [r3, #16]
 800034c:	f003 0301 	and.w	r3, r3, #1
 8000350:	2b00      	cmp	r3, #0
 8000352:	d001      	beq.n	8000358 <switch_status+0x14>
	{
		return 1 ; // switch is press
 8000354:	2301      	movs	r3, #1
 8000356:	e000      	b.n	800035a <switch_status+0x16>
	}
	else
	{
		return 0 ; // switch is nor press
 8000358:	2300      	movs	r3, #0
	}
}
 800035a:	4618      	mov	r0, r3
 800035c:	46bd      	mov	sp, r7
 800035e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000362:	4770      	bx	lr
 8000364:	40020000 	.word	0x40020000

08000368 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800036c:	4b05      	ldr	r3, [pc, #20]	@ (8000384 <SystemInit+0x1c>)
 800036e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000372:	4a04      	ldr	r2, [pc, #16]	@ (8000384 <SystemInit+0x1c>)
 8000374:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000378:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 800037c:	f000 f804 	bl	8000388 <DWT_Init>
}
 8000380:	bf00      	nop
 8000382:	bd80      	pop	{r7, pc}
 8000384:	e000ed00 	.word	0xe000ed00

08000388 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000388:	b480      	push	{r7}
 800038a:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 800038c:	4b14      	ldr	r3, [pc, #80]	@ (80003e0 <DWT_Init+0x58>)
 800038e:	68db      	ldr	r3, [r3, #12]
 8000390:	4a13      	ldr	r2, [pc, #76]	@ (80003e0 <DWT_Init+0x58>)
 8000392:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000396:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000398:	4b11      	ldr	r3, [pc, #68]	@ (80003e0 <DWT_Init+0x58>)
 800039a:	68db      	ldr	r3, [r3, #12]
 800039c:	4a10      	ldr	r2, [pc, #64]	@ (80003e0 <DWT_Init+0x58>)
 800039e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80003a2:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80003a4:	4b0f      	ldr	r3, [pc, #60]	@ (80003e4 <DWT_Init+0x5c>)
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	4a0e      	ldr	r2, [pc, #56]	@ (80003e4 <DWT_Init+0x5c>)
 80003aa:	f023 0301 	bic.w	r3, r3, #1
 80003ae:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80003b0:	4b0c      	ldr	r3, [pc, #48]	@ (80003e4 <DWT_Init+0x5c>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	4a0b      	ldr	r2, [pc, #44]	@ (80003e4 <DWT_Init+0x5c>)
 80003b6:	f043 0301 	orr.w	r3, r3, #1
 80003ba:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80003bc:	4b09      	ldr	r3, [pc, #36]	@ (80003e4 <DWT_Init+0x5c>)
 80003be:	2200      	movs	r2, #0
 80003c0:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80003c2:	bf00      	nop
    __ASM volatile ("NOP");
 80003c4:	bf00      	nop
    __ASM volatile ("NOP");
 80003c6:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 80003c8:	4b06      	ldr	r3, [pc, #24]	@ (80003e4 <DWT_Init+0x5c>)
 80003ca:	685b      	ldr	r3, [r3, #4]
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	bf0c      	ite	eq
 80003d0:	2301      	moveq	r3, #1
 80003d2:	2300      	movne	r3, #0
 80003d4:	b2db      	uxtb	r3, r3
}
 80003d6:	4618      	mov	r0, r3
 80003d8:	46bd      	mov	sp, r7
 80003da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003de:	4770      	bx	lr
 80003e0:	e000edf0 	.word	0xe000edf0
 80003e4:	e0001000 	.word	0xe0001000

080003e8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003e8:	480d      	ldr	r0, [pc, #52]	@ (8000420 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003ea:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003ec:	f7ff ffbc 	bl	8000368 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003f0:	480c      	ldr	r0, [pc, #48]	@ (8000424 <LoopForever+0x6>)
  ldr r1, =_edata
 80003f2:	490d      	ldr	r1, [pc, #52]	@ (8000428 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003f4:	4a0d      	ldr	r2, [pc, #52]	@ (800042c <LoopForever+0xe>)
  movs r3, #0
 80003f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003f8:	e002      	b.n	8000400 <LoopCopyDataInit>

080003fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003fe:	3304      	adds	r3, #4

08000400 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000400:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000402:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000404:	d3f9      	bcc.n	80003fa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000406:	4a0a      	ldr	r2, [pc, #40]	@ (8000430 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000408:	4c0a      	ldr	r4, [pc, #40]	@ (8000434 <LoopForever+0x16>)
  movs r3, #0
 800040a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800040c:	e001      	b.n	8000412 <LoopFillZerobss>

0800040e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800040e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000410:	3204      	adds	r2, #4

08000412 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000412:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000414:	d3fb      	bcc.n	800040e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000416:	f000 f811 	bl	800043c <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800041a:	f7ff fed5 	bl	80001c8 <main>

0800041e <LoopForever>:

LoopForever:
  b LoopForever
 800041e:	e7fe      	b.n	800041e <LoopForever>
  ldr   r0, =_estack
 8000420:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000424:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000428:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800042c:	080004a4 	.word	0x080004a4
  ldr r2, =_sbss
 8000430:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000434:	2000001c 	.word	0x2000001c

08000438 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000438:	e7fe      	b.n	8000438 <ADC_IRQHandler>
	...

0800043c <__libc_init_array>:
 800043c:	b570      	push	{r4, r5, r6, lr}
 800043e:	4d0d      	ldr	r5, [pc, #52]	@ (8000474 <__libc_init_array+0x38>)
 8000440:	4c0d      	ldr	r4, [pc, #52]	@ (8000478 <__libc_init_array+0x3c>)
 8000442:	1b64      	subs	r4, r4, r5
 8000444:	10a4      	asrs	r4, r4, #2
 8000446:	2600      	movs	r6, #0
 8000448:	42a6      	cmp	r6, r4
 800044a:	d109      	bne.n	8000460 <__libc_init_array+0x24>
 800044c:	4d0b      	ldr	r5, [pc, #44]	@ (800047c <__libc_init_array+0x40>)
 800044e:	4c0c      	ldr	r4, [pc, #48]	@ (8000480 <__libc_init_array+0x44>)
 8000450:	f000 f818 	bl	8000484 <_init>
 8000454:	1b64      	subs	r4, r4, r5
 8000456:	10a4      	asrs	r4, r4, #2
 8000458:	2600      	movs	r6, #0
 800045a:	42a6      	cmp	r6, r4
 800045c:	d105      	bne.n	800046a <__libc_init_array+0x2e>
 800045e:	bd70      	pop	{r4, r5, r6, pc}
 8000460:	f855 3b04 	ldr.w	r3, [r5], #4
 8000464:	4798      	blx	r3
 8000466:	3601      	adds	r6, #1
 8000468:	e7ee      	b.n	8000448 <__libc_init_array+0xc>
 800046a:	f855 3b04 	ldr.w	r3, [r5], #4
 800046e:	4798      	blx	r3
 8000470:	3601      	adds	r6, #1
 8000472:	e7f2      	b.n	800045a <__libc_init_array+0x1e>
 8000474:	0800049c 	.word	0x0800049c
 8000478:	0800049c 	.word	0x0800049c
 800047c:	0800049c 	.word	0x0800049c
 8000480:	080004a0 	.word	0x080004a0

08000484 <_init>:
 8000484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000486:	bf00      	nop
 8000488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800048a:	bc08      	pop	{r3}
 800048c:	469e      	mov	lr, r3
 800048e:	4770      	bx	lr

08000490 <_fini>:
 8000490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000492:	bf00      	nop
 8000494:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000496:	bc08      	pop	{r3}
 8000498:	469e      	mov	lr, r3
 800049a:	4770      	bx	lr
