// Seed: 2627488185
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    input logic id_4,
    output logic id_5,
    output id_6,
    input logic id_7,
    input id_8,
    output id_9,
    input id_10,
    output id_11,
    output id_12,
    input id_13
);
  reg id_14;
  assign id_3 = id_4;
  logic id_15 = 1'b0;
  task id_16;
    forever begin
      if (id_4) id_11 <= id_13;
      else begin
        id_14 <= 1;
      end
    end
  endtask
  logic  id_17;
  string id_18 = "";
endmodule
module module_1 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  logic id_14;
  assign id_3 = id_13;
  logic id_15;
  assign id_11 = id_14;
  type_18(
      id_6, "" & 1, id_11
  );
endmodule
