#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x93c610 .scope module, "jumptest" "jumptest" 2 21;
 .timescale 0 0;
v0x987f90_0 .net "PC", 31 0, v0x9875a0_0;  1 drivers
v0x9880c0_0 .var "PCCon", 31 0;
v0x9881d0_0 .var "PCPlus4", 31 0;
v0x988270_0 .var "instr", 31 0;
v0x988310_0 .var "jump", 0 0;
S_0x969170 .scope module, "j" "jump" 2 27, 2 1 0, S_0x93c610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCPlus4"
    .port_info 2 /INPUT 32 "PCCon"
    .port_info 3 /INPUT 1 "jump"
    .port_info 4 /OUTPUT 32 "PC"
v0x987800_0 .net "PC", 31 0, v0x9875a0_0;  alias, 1 drivers
v0x9878e0_0 .net "PCCon", 31 0, v0x9880c0_0;  1 drivers
v0x9879b0_0 .var "PCHigh", 3 0;
v0x987a80_0 .var "PCLow", 27 0;
v0x987b60_0 .var "PCNew", 31 0;
v0x987c70_0 .net "PCPlus4", 31 0, v0x9881d0_0;  1 drivers
v0x987d30_0 .net "instr", 31 0, v0x988270_0;  1 drivers
v0x987e10_0 .net "jump", 0 0, v0x988310_0;  1 drivers
E_0x956cf0/0 .event edge, v0x9879b0_0, v0x987a80_0, v0x9874c0_0, v0x987c70_0;
E_0x956cf0/1 .event edge, v0x987d30_0;
E_0x956cf0 .event/or E_0x956cf0/0, E_0x956cf0/1;
S_0x92c180 .scope module, "mux" "mux" 2 11, 3 1 0, S_0x969170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x960800_0 .net "in1", 31 0, v0x9880c0_0;  alias, 1 drivers
v0x9874c0_0 .net "in2", 31 0, v0x987b60_0;  1 drivers
v0x9875a0_0 .var "out", 31 0;
v0x987690_0 .net "select", 0 0, v0x988310_0;  alias, 1 drivers
E_0x8dcc10 .event edge, v0x987690_0, v0x960800_0, v0x9874c0_0;
S_0x9399b0 .scope module, "mux_5" "mux_5" 3 37;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1"
    .port_info 1 /INPUT 5 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 5 "out"
o0x7fc646df5348 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x9884b0_0 .net "in1", 4 0, o0x7fc646df5348;  0 drivers
o0x7fc646df5378 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x9885b0_0 .net "in2", 4 0, o0x7fc646df5378;  0 drivers
v0x988690_0 .var "out", 4 0;
o0x7fc646df53d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x988750_0 .net "select", 0 0, o0x7fc646df53d8;  0 drivers
E_0x988450 .event edge, v0x988750_0, v0x9884b0_0, v0x9885b0_0;
S_0x939130 .scope module, "test_cpu" "test_cpu" 4 3;
 .timescale 0 0;
v0x9a4a50_0 .var "clk", 0 0;
S_0x988890 .scope module, "cpu" "cpu" 4 6, 5 16 0, S_0x939130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
L_0x9a4f60 .functor AND 1, v0x989d30_0, L_0x9a4e70, C4<1>, C4<1>;
L_0x9a5210 .functor AND 1, v0x989d30_0, L_0x9a5170, C4<1>, C4<1>;
v0x9a0060_0 .net "ALUControlD", 2 0, v0x989c50_0;  1 drivers
v0x9a0190_0 .net "ALUControlE", 2 0, v0x98c4f0_0;  1 drivers
v0x9a02a0_0 .net "ALUOutE", 31 0, v0x9893f0_0;  1 drivers
v0x9a0390_0 .net "ALUOutM", 31 0, v0x996a40_0;  1 drivers
v0x9a0450_0 .net "ALUOutW", 31 0, v0x99ecb0_0;  1 drivers
v0x9a05b0_0 .net "ALUSrcD", 0 0, v0x989b70_0;  1 drivers
v0x9a06a0_0 .net "ALUSrcE", 0 0, v0x98c780_0;  1 drivers
v0x9a0790_0 .net "BranchD", 0 0, v0x989d30_0;  1 drivers
v0x9a0830_0 .net "EqualD1", 31 0, v0x99aca0_0;  1 drivers
v0x9a0980_0 .net "EqualD2", 31 0, v0x99b310_0;  1 drivers
v0x9a0a20_0 .net "FlushE", 0 0, v0x98f3f0_0;  1 drivers
v0x9a0ac0_0 .net "ForwardAD", 0 0, v0x98f4b0_0;  1 drivers
v0x9a0bb0_0 .net "ForwardAE", 1 0, v0x98f580_0;  1 drivers
v0x9a0ca0_0 .net "ForwardBD", 0 0, v0x98f620_0;  1 drivers
v0x9a0d90_0 .net "ForwardBE", 1 0, v0x98f730_0;  1 drivers
v0x9a0ea0_0 .net "Jump", 0 0, v0x989e00_0;  1 drivers
v0x9a0f40_0 .net "JumpLinkD", 0 0, v0x989ec0_0;  1 drivers
v0x9a10f0_0 .net "JumpLinkE", 0 0, v0x98cc60_0;  1 drivers
v0x9a11e0_0 .net "JumpLinkM", 0 0, v0x996d50_0;  1 drivers
v0x9a12d0_0 .net "JumpLinkW", 0 0, v0x99efe0_0;  1 drivers
v0x9a13c0_0 .net "JumpRegister", 0 0, v0x989fd0_0;  1 drivers
v0x9a1460_0 .net "MemRead", 0 0, v0x98a090_0;  1 drivers
v0x9a1550_0 .net "MemWriteD", 0 0, v0x98a210_0;  1 drivers
v0x9a1640_0 .net "MemWriteE", 0 0, v0x98d180_0;  1 drivers
v0x9a1730_0 .net "MemWriteM", 0 0, v0x9971d0_0;  1 drivers
v0x9a1820_0 .net "MemtoRegD", 0 0, v0x98a150_0;  1 drivers
v0x9a1910_0 .net "MemtoRegE", 0 0, v0x98ce70_0;  1 drivers
v0x9a19b0_0 .net "MemtoRegM", 0 0, v0x996fc0_0;  1 drivers
v0x9a1a50_0 .net "MemtoRegW", 0 0, v0x99f280_0;  1 drivers
v0x9a1b40_0 .net "PC", 31 0, v0x99cf40_0;  1 drivers
v0x9a1c30_0 .net "PCBranchD", 31 0, v0x9981e0_0;  1 drivers
v0x9a1d20_0 .net "PCCon", 31 0, v0x99ba10_0;  1 drivers
v0x9a1de0_0 .net "PCConnn", 31 0, v0x995a30_0;  1 drivers
v0x9a1000_0 .net "PCF", 31 0, v0x9918f0_0;  1 drivers
v0x9a20e0_0 .net "PCPlus4D", 31 0, v0x991080_0;  1 drivers
v0x9a2210_0 .net "PCPlus4E", 31 0, v0x98d380_0;  1 drivers
v0x9a22d0_0 .net "PCPlus4F", 31 0, v0x988f10_0;  1 drivers
v0x9a2390_0 .net "PCPlus4M", 31 0, v0x997430_0;  1 drivers
v0x9a24a0_0 .net "PCPlus4W", 31 0, v0x99f4b0_0;  1 drivers
v0x9a25b0_0 .net "RD1_D", 31 0, L_0x9a4ca0;  1 drivers
v0x9a2700_0 .net "RD1_E", 31 0, v0x98d700_0;  1 drivers
v0x9a27c0_0 .net "RD2_D", 31 0, L_0x9a5520;  1 drivers
v0x9a2880_0 .net "RD2_E", 31 0, v0x98d9a0_0;  1 drivers
v0x9a2990_0 .net "RdD", 4 0, L_0x9a4c00;  1 drivers
v0x9a2a50_0 .net "RdE", 4 0, v0x98db60_0;  1 drivers
v0x9a2b40_0 .net "ReadDataM", 31 0, L_0x9b5c00;  1 drivers
v0x9a2c50_0 .net "ReadDataW", 31 0, v0x99f730_0;  1 drivers
v0x9a2d60_0 .net "RegDstD", 1 0, v0x98a360_0;  1 drivers
v0x9a2e70_0 .net "RegDstE", 1 0, v0x98de10_0;  1 drivers
v0x9a2f80_0 .net "RegWriteD", 0 0, v0x98a440_0;  1 drivers
v0x9a3070_0 .net "RegWriteE", 0 0, v0x98e160_0;  1 drivers
v0x9a3110_0 .net "RegWriteM", 0 0, v0x997740_0;  1 drivers
v0x9a31b0_0 .net "RegWriteW", 0 0, v0x99fa50_0;  1 drivers
v0x9a3250_0 .net "ResultW", 31 0, v0x99c7e0_0;  1 drivers
v0x9a33a0_0 .net "ResultWCon", 31 0, v0x99c0f0_0;  1 drivers
v0x9a3460_0 .net "RsD", 4 0, L_0x9a4d30;  1 drivers
v0x9a3570_0 .net "RsE", 4 0, v0x98e3c0_0;  1 drivers
v0x9a3680_0 .net "RtD", 4 0, L_0x9a4dd0;  1 drivers
v0x9a3790_0 .net "RtE", 4 0, v0x98e660_0;  1 drivers
v0x9a3850_0 .net "SignImmD", 31 0, v0x9983a0_0;  1 drivers
v0x9a3960_0 .net "SignImmE", 31 0, v0x98e900_0;  1 drivers
v0x9a3a70_0 .net "SrcAE", 31 0, v0x9995f0_0;  1 drivers
v0x9a3b80_0 .net "SrcBE", 31 0, v0x99a500_0;  1 drivers
v0x9a3c90_0 .net "StallD", 0 0, v0x98ff70_0;  1 drivers
v0x9a3d80_0 .net "StallF", 0 0, v0x990010_0;  1 drivers
v0x9a1e80_0 .net "Std_Out", 31 0, L_0x9b5a30;  1 drivers
v0x99dd40_4 .array/port v0x99dd40, 4;
v0x9a1f90_0 .net "Std_Out_Address", 31 0, v0x99dd40_4;  1 drivers
v0x9a4230_0 .net "Syscall_Info", 31 0, L_0x9a5620;  1 drivers
v0x9a42d0_0 .net "WriteDataE", 31 0, v0x999de0_0;  1 drivers
v0x9a4370_0 .net "WriteDataM", 31 0, v0x997960_0;  1 drivers
v0x9a4460_0 .net "WriteRegE", 4 0, v0x998d80_0;  1 drivers
v0x9a4500_0 .net "WriteRegM", 4 0, v0x997c00_0;  1 drivers
v0x9a45a0_0 .net "WriteRegW", 4 0, v0x99fcf0_0;  1 drivers
v0x9a4640_0 .net *"_s12", 0 0, L_0x9a5170;  1 drivers
v0x9a46e0_0 .net *"_s6", 0 0, L_0x9a4e70;  1 drivers
v0x9a4780_0 .net "clk", 0 0, v0x9a4a50_0;  1 drivers
v0x9a4820_0 .net "instrD", 31 0, v0x990e80_0;  1 drivers
v0x9a48c0_0 .net "instrF", 31 0, L_0x9a5060;  1 drivers
v0x9a49b0_0 .var "thirtyone", 4 0;
E_0x988ac0 .event edge, v0x98b530_0;
L_0x9a4c00 .part v0x990e80_0, 11, 5;
L_0x9a4d30 .part v0x990e80_0, 21, 5;
L_0x9a4dd0 .part v0x990e80_0, 16, 5;
L_0x9a4e70 .cmp/eq 32, v0x99aca0_0, v0x99b310_0;
L_0x9a50d0 .part v0x9918f0_0, 2, 30;
L_0x9a5170 .cmp/eq 32, v0x99aca0_0, v0x99b310_0;
L_0x9a5700 .part v0x990e80_0, 21, 5;
L_0x9a57a0 .part v0x990e80_0, 16, 5;
L_0x9a5840 .part v0x990e80_0, 0, 16;
S_0x988b40 .scope module, "add4" "add4" 5 162, 6 1 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inval"
    .port_info 1 /OUTPUT 32 "outval"
v0x988e10_0 .net "inval", 31 0, v0x9918f0_0;  alias, 1 drivers
v0x988f10_0 .var "outval", 31 0;
E_0x988d90 .event edge, v0x988e10_0;
S_0x989050 .scope module, "alu" "ALU" 5 268, 7 1 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data_1"
    .port_info 1 /INPUT 32 "read_data_2_or_immediate"
    .port_info 2 /INPUT 3 "ALU_control"
    .port_info 3 /OUTPUT 32 "ALU_result"
v0x9892f0_0 .net "ALU_control", 2 0, v0x98c4f0_0;  alias, 1 drivers
v0x9893f0_0 .var "ALU_result", 31 0;
v0x9894d0_0 .net "read_data_1", 31 0, v0x9995f0_0;  alias, 1 drivers
v0x9895c0_0 .net "read_data_2_or_immediate", 31 0, v0x99a500_0;  alias, 1 drivers
E_0x989290 .event edge, v0x9892f0_0, v0x9894d0_0, v0x9895c0_0;
S_0x989750 .scope module, "control" "control" 5 175, 8 3 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "vreg"
    .port_info 2 /INPUT 32 "str"
    .port_info 3 /OUTPUT 2 "RegDst"
    .port_info 4 /OUTPUT 1 "Jump"
    .port_info 5 /OUTPUT 1 "Branch"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "MemToReg"
    .port_info 8 /OUTPUT 3 "ALUop"
    .port_info 9 /OUTPUT 1 "RegWrite"
    .port_info 10 /OUTPUT 1 "ALUSrc"
    .port_info 11 /OUTPUT 1 "MemWrite"
    .port_info 12 /OUTPUT 1 "JumpLink"
    .port_info 13 /OUTPUT 1 "JumpReg"
v0x989b70_0 .var "ALUSrc", 0 0;
v0x989c50_0 .var "ALUop", 2 0;
v0x989d30_0 .var "Branch", 0 0;
v0x989e00_0 .var "Jump", 0 0;
v0x989ec0_0 .var "JumpLink", 0 0;
v0x989fd0_0 .var "JumpReg", 0 0;
v0x98a090_0 .var "MemRead", 0 0;
v0x98a150_0 .var "MemToReg", 0 0;
v0x98a210_0 .var "MemWrite", 0 0;
v0x98a360_0 .var "RegDst", 1 0;
v0x98a440_0 .var "RegWrite", 0 0;
v0x98a500_0 .net "funct", 5 0, L_0x9a5370;  1 drivers
v0x98a5e0_0 .net "instr", 31 0, v0x990e80_0;  alias, 1 drivers
v0x98a6c0_0 .net "opcode", 5 0, L_0x9a52d0;  1 drivers
v0x98a7a0_0 .net "str", 31 0, L_0x9b5a30;  alias, 1 drivers
v0x98a880_0 .net "vreg", 31 0, L_0x9a5620;  alias, 1 drivers
E_0x989b00/0 .event edge, v0x98a5e0_0, v0x98a6c0_0, v0x98a500_0, v0x98a880_0;
E_0x989b00/1 .event edge, v0x98a7a0_0;
E_0x989b00 .event/or E_0x989b00/0, E_0x989b00/1;
L_0x9a52d0 .part v0x990e80_0, 26, 6;
L_0x9a5370 .part v0x990e80_0, 0, 6;
S_0x98aba0 .scope module, "dm" "data_memory" 5 293, 9 1 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 1 "mem_write"
    .port_info 4 /INPUT 1 "mem_read"
    .port_info 5 /INPUT 32 "std_out_address"
    .port_info 6 /OUTPUT 32 "read_data"
    .port_info 7 /OUTPUT 32 "std_out"
L_0x9b5a30 .functor BUFZ 32, L_0x9b5cf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x98aec0_0 .net *"_s0", 31 0, L_0x9a58e0;  1 drivers
L_0x7fc646dac060 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x98afc0_0 .net/2s *"_s10", 31 0, L_0x7fc646dac060;  1 drivers
v0x98b0a0_0 .net *"_s12", 31 0, L_0x9b5d90;  1 drivers
L_0x7fc646dac018 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x98b160_0 .net/2s *"_s2", 31 0, L_0x7fc646dac018;  1 drivers
v0x98b240_0 .net *"_s4", 31 0, L_0x9b5990;  1 drivers
v0x98b370_0 .net *"_s8", 31 0, L_0x9b5cf0;  1 drivers
v0x98b450_0 .net "address", 31 0, v0x996a40_0;  alias, 1 drivers
v0x98b530_0 .net "clk", 0 0, v0x9a4a50_0;  alias, 1 drivers
v0x98b5f0_0 .net "mem_read", 0 0, v0x98a090_0;  alias, 1 drivers
v0x98b720_0 .net "mem_write", 0 0, v0x9971d0_0;  alias, 1 drivers
v0x98b7c0 .array "mymem", 1052672 1048576, 31 0;
v0x98b880_0 .net "read_data", 31 0, L_0x9b5c00;  alias, 1 drivers
v0x98b960_0 .net "std_out", 31 0, L_0x9b5a30;  alias, 1 drivers
v0x98ba50_0 .net "std_out_address", 31 0, v0x99dd40_4;  alias, 1 drivers
v0x98bb10_0 .net "write_data", 31 0, v0x997960_0;  alias, 1 drivers
E_0x98ae40 .event posedge, v0x98b530_0;
L_0x9a58e0 .array/port v0x98b7c0, L_0x9b5990;
L_0x9b5990 .arith/sub 32, v0x996a40_0, L_0x7fc646dac018;
L_0x9b5c00 .functor MUXZ 32, L_0x9a58e0, v0x997960_0, v0x9971d0_0, C4<>;
L_0x9b5cf0 .array/port v0x98b7c0, L_0x9b5d90;
L_0x9b5d90 .arith/sub 32, v0x99dd40_4, L_0x7fc646dac060;
S_0x98bcf0 .scope module, "ex_reg" "ex_reg" 5 217, 10 1 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "rd1d"
    .port_info 2 /INPUT 32 "rd2d"
    .port_info 3 /INPUT 32 "signimmd"
    .port_info 4 /INPUT 1 "flushe"
    .port_info 5 /INPUT 1 "regwrited"
    .port_info 6 /INPUT 1 "memtoregd"
    .port_info 7 /INPUT 1 "memwrited"
    .port_info 8 /INPUT 1 "alusrcd"
    .port_info 9 /INPUT 1 "branchd"
    .port_info 10 /INPUT 2 "regdstd"
    .port_info 11 /INPUT 3 "alucontrold"
    .port_info 12 /INPUT 5 "rsd"
    .port_info 13 /INPUT 5 "rtd"
    .port_info 14 /INPUT 5 "rdd"
    .port_info 15 /INPUT 32 "pcplus4d"
    .port_info 16 /INPUT 1 "jumplinkd"
    .port_info 17 /OUTPUT 1 "regwritee"
    .port_info 18 /OUTPUT 1 "memtorege"
    .port_info 19 /OUTPUT 1 "memwritee"
    .port_info 20 /OUTPUT 1 "alusrce"
    .port_info 21 /OUTPUT 2 "regdste"
    .port_info 22 /OUTPUT 3 "alucontrole"
    .port_info 23 /OUTPUT 32 "rd1e"
    .port_info 24 /OUTPUT 32 "rd2e"
    .port_info 25 /OUTPUT 32 "signimme"
    .port_info 26 /OUTPUT 5 "rse"
    .port_info 27 /OUTPUT 5 "rte"
    .port_info 28 /OUTPUT 5 "rde"
    .port_info 29 /OUTPUT 32 "pcplus4e"
    .port_info 30 /OUTPUT 1 "jumplinke"
v0x98c330_0 .var "alucontrol", 2 0;
v0x98c430_0 .net "alucontrold", 2 0, v0x989c50_0;  alias, 1 drivers
v0x98c4f0_0 .var "alucontrole", 2 0;
v0x98c5f0_0 .var "alusrc", 0 0;
v0x98c690_0 .net "alusrcd", 0 0, v0x989b70_0;  alias, 1 drivers
v0x98c780_0 .var "alusrce", 0 0;
v0x98c820_0 .net "branchd", 0 0, v0x989d30_0;  alias, 1 drivers
v0x98c8f0_0 .net "clk", 0 0, v0x9a4a50_0;  alias, 1 drivers
v0x98c9c0_0 .net "flushe", 0 0, v0x98f3f0_0;  alias, 1 drivers
v0x98caf0_0 .var "jumplink", 0 0;
v0x98cb90_0 .net "jumplinkd", 0 0, v0x989ec0_0;  alias, 1 drivers
v0x98cc60_0 .var "jumplinke", 0 0;
v0x98cd00_0 .var "memtoreg", 0 0;
v0x98cda0_0 .net "memtoregd", 0 0, v0x98a150_0;  alias, 1 drivers
v0x98ce70_0 .var "memtorege", 0 0;
v0x98cf10_0 .var "memwrite", 0 0;
v0x98cfd0_0 .net "memwrited", 0 0, v0x98a210_0;  alias, 1 drivers
v0x98d180_0 .var "memwritee", 0 0;
v0x98d220_0 .var "pcplus4", 31 0;
v0x98d2c0_0 .net "pcplus4d", 31 0, v0x991080_0;  alias, 1 drivers
v0x98d380_0 .var "pcplus4e", 31 0;
v0x98d460_0 .var "rd", 4 0;
v0x98d540_0 .var "rd1", 31 0;
v0x98d620_0 .net "rd1d", 31 0, L_0x9a4ca0;  alias, 1 drivers
v0x98d700_0 .var "rd1e", 31 0;
v0x98d7e0_0 .var "rd2", 31 0;
v0x98d8c0_0 .net "rd2d", 31 0, L_0x9a5520;  alias, 1 drivers
v0x98d9a0_0 .var "rd2e", 31 0;
v0x98da80_0 .net "rdd", 4 0, L_0x9a4c00;  alias, 1 drivers
v0x98db60_0 .var "rde", 4 0;
v0x98dc40_0 .var "regdst", 1 0;
v0x98dd20_0 .net "regdstd", 1 0, v0x98a360_0;  alias, 1 drivers
v0x98de10_0 .var "regdste", 1 0;
v0x98d090_0 .var "regwrite", 0 0;
v0x98e0c0_0 .net "regwrited", 0 0, v0x98a440_0;  alias, 1 drivers
v0x98e160_0 .var "regwritee", 0 0;
v0x98e200_0 .var "rs", 4 0;
v0x98e2e0_0 .net "rsd", 4 0, L_0x9a4d30;  alias, 1 drivers
v0x98e3c0_0 .var "rse", 4 0;
v0x98e4a0_0 .var "rt", 4 0;
v0x98e580_0 .net "rtd", 4 0, L_0x9a4dd0;  alias, 1 drivers
v0x98e660_0 .var "rte", 4 0;
v0x98e740_0 .var "signimm", 31 0;
v0x98e820_0 .net "signimmd", 31 0, v0x9983a0_0;  alias, 1 drivers
v0x98e900_0 .var "signimme", 31 0;
E_0x98c2b0 .event negedge, v0x98b530_0;
S_0x98eec0 .scope module, "hazard" "hazard" 5 332, 11 4 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BranchD"
    .port_info 1 /INPUT 1 "MemtoRegE"
    .port_info 2 /INPUT 1 "RegWriteE"
    .port_info 3 /INPUT 1 "MemtoRegM"
    .port_info 4 /INPUT 1 "RegWriteM"
    .port_info 5 /INPUT 1 "RegWriteW"
    .port_info 6 /INPUT 5 "RsD"
    .port_info 7 /INPUT 5 "RtD"
    .port_info 8 /INPUT 5 "RsE"
    .port_info 9 /INPUT 5 "RtE"
    .port_info 10 /INPUT 5 "WriteRegE"
    .port_info 11 /INPUT 5 "WriteRegM"
    .port_info 12 /INPUT 5 "WriteRegW"
    .port_info 13 /OUTPUT 1 "StallF"
    .port_info 14 /OUTPUT 1 "StallD"
    .port_info 15 /OUTPUT 1 "ForwardAD"
    .port_info 16 /OUTPUT 1 "ForwardBD"
    .port_info 17 /OUTPUT 1 "FlushE"
    .port_info 18 /OUTPUT 2 "ForwardAE"
    .port_info 19 /OUTPUT 2 "ForwardBE"
v0x98f2e0_0 .net "BranchD", 0 0, v0x989d30_0;  alias, 1 drivers
v0x98f3f0_0 .var "FlushE", 0 0;
v0x98f4b0_0 .var "ForwardAD", 0 0;
v0x98f580_0 .var "ForwardAE", 1 0;
v0x98f620_0 .var "ForwardBD", 0 0;
v0x98f730_0 .var "ForwardBE", 1 0;
v0x98f810_0 .net "MemtoRegE", 0 0, v0x98ce70_0;  alias, 1 drivers
v0x98f8b0_0 .net "MemtoRegM", 0 0, v0x996fc0_0;  alias, 1 drivers
v0x98f950_0 .net "RegWriteE", 0 0, v0x98e160_0;  alias, 1 drivers
v0x98fab0_0 .net "RegWriteM", 0 0, v0x997740_0;  alias, 1 drivers
v0x98fb50_0 .net "RegWriteW", 0 0, v0x99fa50_0;  alias, 1 drivers
v0x98fc10_0 .net "RsD", 4 0, L_0x9a4d30;  alias, 1 drivers
v0x98fd00_0 .net "RsE", 4 0, v0x98e3c0_0;  alias, 1 drivers
v0x98fdd0_0 .net "RtD", 4 0, L_0x9a4dd0;  alias, 1 drivers
v0x98fea0_0 .net "RtE", 4 0, v0x98e660_0;  alias, 1 drivers
v0x98ff70_0 .var "StallD", 0 0;
v0x990010_0 .var "StallF", 0 0;
v0x9901c0_0 .net "WriteRegE", 4 0, v0x998d80_0;  alias, 1 drivers
v0x990260_0 .net "WriteRegM", 4 0, v0x997c00_0;  alias, 1 drivers
v0x990320_0 .net "WriteRegW", 4 0, v0x99fcf0_0;  alias, 1 drivers
v0x990400_0 .var "branchstall", 0 0;
v0x9904c0_0 .var "branchstall_1", 0 0;
v0x990580_0 .var "branchstall_2", 0 0;
v0x990640_0 .var "lwstall", 0 0;
E_0x98bf70/0 .event edge, v0x98e660_0, v0x98e2e0_0, v0x98e580_0, v0x98ce70_0;
E_0x98bf70/1 .event edge, v0x989d30_0, v0x98e160_0, v0x9901c0_0, v0x98f8b0_0;
E_0x98bf70/2 .event edge, v0x990260_0, v0x9904c0_0, v0x990580_0, v0x990640_0;
E_0x98bf70/3 .event edge, v0x990400_0, v0x98fab0_0, v0x98e3c0_0, v0x990320_0;
E_0x98bf70/4 .event edge, v0x98fb50_0;
E_0x98bf70 .event/or E_0x98bf70/0, E_0x98bf70/1, E_0x98bf70/2, E_0x98bf70/3, E_0x98bf70/4;
S_0x990a30 .scope module, "id_reg" "id_reg" 5 167, 12 1 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pcp4f"
    .port_info 2 /INPUT 32 "rd"
    .port_info 3 /INPUT 1 "stalld"
    .port_info 4 /INPUT 1 "clr"
    .port_info 5 /OUTPUT 32 "instrD"
    .port_info 6 /OUTPUT 32 "pcp4D"
v0x990c60_0 .net "clk", 0 0, v0x9a4a50_0;  alias, 1 drivers
v0x990d00_0 .net "clr", 0 0, L_0x9a5210;  1 drivers
v0x990dc0_0 .var "instr", 31 0;
v0x990e80_0 .var "instrD", 31 0;
v0x990f70_0 .var "pcp4", 31 0;
v0x991080_0 .var "pcp4D", 31 0;
v0x991140_0 .net "pcp4f", 31 0, v0x988f10_0;  alias, 1 drivers
v0x991210_0 .net "rd", 31 0, L_0x9a5060;  alias, 1 drivers
v0x9912d0_0 .net "stalld", 0 0, v0x98ff70_0;  alias, 1 drivers
S_0x991530 .scope module, "if_reg" "if_reg" 5 155, 13 1 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pcadd"
    .port_info 2 /INPUT 1 "stallf"
    .port_info 3 /OUTPUT 32 "pcfetch"
v0x991750_0 .net "clk", 0 0, v0x9a4a50_0;  alias, 1 drivers
v0x991810_0 .net "pcadd", 31 0, v0x99cf40_0;  alias, 1 drivers
v0x9918f0_0 .var "pcfetch", 31 0;
v0x9919f0_0 .var "pcreg", 31 0;
v0x991ab0_0 .net "stallf", 0 0, v0x990010_0;  alias, 1 drivers
S_0x991c30 .scope module, "im" "inst_memory" 5 159, 14 1 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "read_addr"
    .port_info 1 /OUTPUT 32 "memout"
L_0x9a5060 .functor BUFZ 32, v0x995110_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x992730_0 .net "memout", 31 0, L_0x9a5060;  alias, 1 drivers
v0x9927d0 .array "mymem", 1048832 1048576, 31 0;
v0x995020_0 .net "read_addr", 29 0, L_0x9a50d0;  1 drivers
v0x995110_0 .var "regout", 31 0;
v0x9927d0_0 .array/port v0x9927d0, 0;
v0x9927d0_1 .array/port v0x9927d0, 1;
v0x9927d0_2 .array/port v0x9927d0, 2;
E_0x991eb0/0 .event edge, v0x995020_0, v0x9927d0_0, v0x9927d0_1, v0x9927d0_2;
v0x9927d0_3 .array/port v0x9927d0, 3;
v0x9927d0_4 .array/port v0x9927d0, 4;
v0x9927d0_5 .array/port v0x9927d0, 5;
v0x9927d0_6 .array/port v0x9927d0, 6;
E_0x991eb0/1 .event edge, v0x9927d0_3, v0x9927d0_4, v0x9927d0_5, v0x9927d0_6;
v0x9927d0_7 .array/port v0x9927d0, 7;
v0x9927d0_8 .array/port v0x9927d0, 8;
v0x9927d0_9 .array/port v0x9927d0, 9;
v0x9927d0_10 .array/port v0x9927d0, 10;
E_0x991eb0/2 .event edge, v0x9927d0_7, v0x9927d0_8, v0x9927d0_9, v0x9927d0_10;
v0x9927d0_11 .array/port v0x9927d0, 11;
v0x9927d0_12 .array/port v0x9927d0, 12;
v0x9927d0_13 .array/port v0x9927d0, 13;
v0x9927d0_14 .array/port v0x9927d0, 14;
E_0x991eb0/3 .event edge, v0x9927d0_11, v0x9927d0_12, v0x9927d0_13, v0x9927d0_14;
v0x9927d0_15 .array/port v0x9927d0, 15;
v0x9927d0_16 .array/port v0x9927d0, 16;
v0x9927d0_17 .array/port v0x9927d0, 17;
v0x9927d0_18 .array/port v0x9927d0, 18;
E_0x991eb0/4 .event edge, v0x9927d0_15, v0x9927d0_16, v0x9927d0_17, v0x9927d0_18;
v0x9927d0_19 .array/port v0x9927d0, 19;
v0x9927d0_20 .array/port v0x9927d0, 20;
v0x9927d0_21 .array/port v0x9927d0, 21;
v0x9927d0_22 .array/port v0x9927d0, 22;
E_0x991eb0/5 .event edge, v0x9927d0_19, v0x9927d0_20, v0x9927d0_21, v0x9927d0_22;
v0x9927d0_23 .array/port v0x9927d0, 23;
v0x9927d0_24 .array/port v0x9927d0, 24;
v0x9927d0_25 .array/port v0x9927d0, 25;
v0x9927d0_26 .array/port v0x9927d0, 26;
E_0x991eb0/6 .event edge, v0x9927d0_23, v0x9927d0_24, v0x9927d0_25, v0x9927d0_26;
v0x9927d0_27 .array/port v0x9927d0, 27;
v0x9927d0_28 .array/port v0x9927d0, 28;
v0x9927d0_29 .array/port v0x9927d0, 29;
v0x9927d0_30 .array/port v0x9927d0, 30;
E_0x991eb0/7 .event edge, v0x9927d0_27, v0x9927d0_28, v0x9927d0_29, v0x9927d0_30;
v0x9927d0_31 .array/port v0x9927d0, 31;
v0x9927d0_32 .array/port v0x9927d0, 32;
v0x9927d0_33 .array/port v0x9927d0, 33;
v0x9927d0_34 .array/port v0x9927d0, 34;
E_0x991eb0/8 .event edge, v0x9927d0_31, v0x9927d0_32, v0x9927d0_33, v0x9927d0_34;
v0x9927d0_35 .array/port v0x9927d0, 35;
v0x9927d0_36 .array/port v0x9927d0, 36;
v0x9927d0_37 .array/port v0x9927d0, 37;
v0x9927d0_38 .array/port v0x9927d0, 38;
E_0x991eb0/9 .event edge, v0x9927d0_35, v0x9927d0_36, v0x9927d0_37, v0x9927d0_38;
v0x9927d0_39 .array/port v0x9927d0, 39;
v0x9927d0_40 .array/port v0x9927d0, 40;
v0x9927d0_41 .array/port v0x9927d0, 41;
v0x9927d0_42 .array/port v0x9927d0, 42;
E_0x991eb0/10 .event edge, v0x9927d0_39, v0x9927d0_40, v0x9927d0_41, v0x9927d0_42;
v0x9927d0_43 .array/port v0x9927d0, 43;
v0x9927d0_44 .array/port v0x9927d0, 44;
v0x9927d0_45 .array/port v0x9927d0, 45;
v0x9927d0_46 .array/port v0x9927d0, 46;
E_0x991eb0/11 .event edge, v0x9927d0_43, v0x9927d0_44, v0x9927d0_45, v0x9927d0_46;
v0x9927d0_47 .array/port v0x9927d0, 47;
v0x9927d0_48 .array/port v0x9927d0, 48;
v0x9927d0_49 .array/port v0x9927d0, 49;
v0x9927d0_50 .array/port v0x9927d0, 50;
E_0x991eb0/12 .event edge, v0x9927d0_47, v0x9927d0_48, v0x9927d0_49, v0x9927d0_50;
v0x9927d0_51 .array/port v0x9927d0, 51;
v0x9927d0_52 .array/port v0x9927d0, 52;
v0x9927d0_53 .array/port v0x9927d0, 53;
v0x9927d0_54 .array/port v0x9927d0, 54;
E_0x991eb0/13 .event edge, v0x9927d0_51, v0x9927d0_52, v0x9927d0_53, v0x9927d0_54;
v0x9927d0_55 .array/port v0x9927d0, 55;
v0x9927d0_56 .array/port v0x9927d0, 56;
v0x9927d0_57 .array/port v0x9927d0, 57;
v0x9927d0_58 .array/port v0x9927d0, 58;
E_0x991eb0/14 .event edge, v0x9927d0_55, v0x9927d0_56, v0x9927d0_57, v0x9927d0_58;
v0x9927d0_59 .array/port v0x9927d0, 59;
v0x9927d0_60 .array/port v0x9927d0, 60;
v0x9927d0_61 .array/port v0x9927d0, 61;
v0x9927d0_62 .array/port v0x9927d0, 62;
E_0x991eb0/15 .event edge, v0x9927d0_59, v0x9927d0_60, v0x9927d0_61, v0x9927d0_62;
v0x9927d0_63 .array/port v0x9927d0, 63;
v0x9927d0_64 .array/port v0x9927d0, 64;
v0x9927d0_65 .array/port v0x9927d0, 65;
v0x9927d0_66 .array/port v0x9927d0, 66;
E_0x991eb0/16 .event edge, v0x9927d0_63, v0x9927d0_64, v0x9927d0_65, v0x9927d0_66;
v0x9927d0_67 .array/port v0x9927d0, 67;
v0x9927d0_68 .array/port v0x9927d0, 68;
v0x9927d0_69 .array/port v0x9927d0, 69;
v0x9927d0_70 .array/port v0x9927d0, 70;
E_0x991eb0/17 .event edge, v0x9927d0_67, v0x9927d0_68, v0x9927d0_69, v0x9927d0_70;
v0x9927d0_71 .array/port v0x9927d0, 71;
v0x9927d0_72 .array/port v0x9927d0, 72;
v0x9927d0_73 .array/port v0x9927d0, 73;
v0x9927d0_74 .array/port v0x9927d0, 74;
E_0x991eb0/18 .event edge, v0x9927d0_71, v0x9927d0_72, v0x9927d0_73, v0x9927d0_74;
v0x9927d0_75 .array/port v0x9927d0, 75;
v0x9927d0_76 .array/port v0x9927d0, 76;
v0x9927d0_77 .array/port v0x9927d0, 77;
v0x9927d0_78 .array/port v0x9927d0, 78;
E_0x991eb0/19 .event edge, v0x9927d0_75, v0x9927d0_76, v0x9927d0_77, v0x9927d0_78;
v0x9927d0_79 .array/port v0x9927d0, 79;
v0x9927d0_80 .array/port v0x9927d0, 80;
v0x9927d0_81 .array/port v0x9927d0, 81;
v0x9927d0_82 .array/port v0x9927d0, 82;
E_0x991eb0/20 .event edge, v0x9927d0_79, v0x9927d0_80, v0x9927d0_81, v0x9927d0_82;
v0x9927d0_83 .array/port v0x9927d0, 83;
v0x9927d0_84 .array/port v0x9927d0, 84;
v0x9927d0_85 .array/port v0x9927d0, 85;
v0x9927d0_86 .array/port v0x9927d0, 86;
E_0x991eb0/21 .event edge, v0x9927d0_83, v0x9927d0_84, v0x9927d0_85, v0x9927d0_86;
v0x9927d0_87 .array/port v0x9927d0, 87;
v0x9927d0_88 .array/port v0x9927d0, 88;
v0x9927d0_89 .array/port v0x9927d0, 89;
v0x9927d0_90 .array/port v0x9927d0, 90;
E_0x991eb0/22 .event edge, v0x9927d0_87, v0x9927d0_88, v0x9927d0_89, v0x9927d0_90;
v0x9927d0_91 .array/port v0x9927d0, 91;
v0x9927d0_92 .array/port v0x9927d0, 92;
v0x9927d0_93 .array/port v0x9927d0, 93;
v0x9927d0_94 .array/port v0x9927d0, 94;
E_0x991eb0/23 .event edge, v0x9927d0_91, v0x9927d0_92, v0x9927d0_93, v0x9927d0_94;
v0x9927d0_95 .array/port v0x9927d0, 95;
v0x9927d0_96 .array/port v0x9927d0, 96;
v0x9927d0_97 .array/port v0x9927d0, 97;
v0x9927d0_98 .array/port v0x9927d0, 98;
E_0x991eb0/24 .event edge, v0x9927d0_95, v0x9927d0_96, v0x9927d0_97, v0x9927d0_98;
v0x9927d0_99 .array/port v0x9927d0, 99;
v0x9927d0_100 .array/port v0x9927d0, 100;
v0x9927d0_101 .array/port v0x9927d0, 101;
v0x9927d0_102 .array/port v0x9927d0, 102;
E_0x991eb0/25 .event edge, v0x9927d0_99, v0x9927d0_100, v0x9927d0_101, v0x9927d0_102;
v0x9927d0_103 .array/port v0x9927d0, 103;
v0x9927d0_104 .array/port v0x9927d0, 104;
v0x9927d0_105 .array/port v0x9927d0, 105;
v0x9927d0_106 .array/port v0x9927d0, 106;
E_0x991eb0/26 .event edge, v0x9927d0_103, v0x9927d0_104, v0x9927d0_105, v0x9927d0_106;
v0x9927d0_107 .array/port v0x9927d0, 107;
v0x9927d0_108 .array/port v0x9927d0, 108;
v0x9927d0_109 .array/port v0x9927d0, 109;
v0x9927d0_110 .array/port v0x9927d0, 110;
E_0x991eb0/27 .event edge, v0x9927d0_107, v0x9927d0_108, v0x9927d0_109, v0x9927d0_110;
v0x9927d0_111 .array/port v0x9927d0, 111;
v0x9927d0_112 .array/port v0x9927d0, 112;
v0x9927d0_113 .array/port v0x9927d0, 113;
v0x9927d0_114 .array/port v0x9927d0, 114;
E_0x991eb0/28 .event edge, v0x9927d0_111, v0x9927d0_112, v0x9927d0_113, v0x9927d0_114;
v0x9927d0_115 .array/port v0x9927d0, 115;
v0x9927d0_116 .array/port v0x9927d0, 116;
v0x9927d0_117 .array/port v0x9927d0, 117;
v0x9927d0_118 .array/port v0x9927d0, 118;
E_0x991eb0/29 .event edge, v0x9927d0_115, v0x9927d0_116, v0x9927d0_117, v0x9927d0_118;
v0x9927d0_119 .array/port v0x9927d0, 119;
v0x9927d0_120 .array/port v0x9927d0, 120;
v0x9927d0_121 .array/port v0x9927d0, 121;
v0x9927d0_122 .array/port v0x9927d0, 122;
E_0x991eb0/30 .event edge, v0x9927d0_119, v0x9927d0_120, v0x9927d0_121, v0x9927d0_122;
v0x9927d0_123 .array/port v0x9927d0, 123;
v0x9927d0_124 .array/port v0x9927d0, 124;
v0x9927d0_125 .array/port v0x9927d0, 125;
v0x9927d0_126 .array/port v0x9927d0, 126;
E_0x991eb0/31 .event edge, v0x9927d0_123, v0x9927d0_124, v0x9927d0_125, v0x9927d0_126;
v0x9927d0_127 .array/port v0x9927d0, 127;
v0x9927d0_128 .array/port v0x9927d0, 128;
v0x9927d0_129 .array/port v0x9927d0, 129;
v0x9927d0_130 .array/port v0x9927d0, 130;
E_0x991eb0/32 .event edge, v0x9927d0_127, v0x9927d0_128, v0x9927d0_129, v0x9927d0_130;
v0x9927d0_131 .array/port v0x9927d0, 131;
v0x9927d0_132 .array/port v0x9927d0, 132;
v0x9927d0_133 .array/port v0x9927d0, 133;
v0x9927d0_134 .array/port v0x9927d0, 134;
E_0x991eb0/33 .event edge, v0x9927d0_131, v0x9927d0_132, v0x9927d0_133, v0x9927d0_134;
v0x9927d0_135 .array/port v0x9927d0, 135;
v0x9927d0_136 .array/port v0x9927d0, 136;
v0x9927d0_137 .array/port v0x9927d0, 137;
v0x9927d0_138 .array/port v0x9927d0, 138;
E_0x991eb0/34 .event edge, v0x9927d0_135, v0x9927d0_136, v0x9927d0_137, v0x9927d0_138;
v0x9927d0_139 .array/port v0x9927d0, 139;
v0x9927d0_140 .array/port v0x9927d0, 140;
v0x9927d0_141 .array/port v0x9927d0, 141;
v0x9927d0_142 .array/port v0x9927d0, 142;
E_0x991eb0/35 .event edge, v0x9927d0_139, v0x9927d0_140, v0x9927d0_141, v0x9927d0_142;
v0x9927d0_143 .array/port v0x9927d0, 143;
v0x9927d0_144 .array/port v0x9927d0, 144;
v0x9927d0_145 .array/port v0x9927d0, 145;
v0x9927d0_146 .array/port v0x9927d0, 146;
E_0x991eb0/36 .event edge, v0x9927d0_143, v0x9927d0_144, v0x9927d0_145, v0x9927d0_146;
v0x9927d0_147 .array/port v0x9927d0, 147;
v0x9927d0_148 .array/port v0x9927d0, 148;
v0x9927d0_149 .array/port v0x9927d0, 149;
v0x9927d0_150 .array/port v0x9927d0, 150;
E_0x991eb0/37 .event edge, v0x9927d0_147, v0x9927d0_148, v0x9927d0_149, v0x9927d0_150;
v0x9927d0_151 .array/port v0x9927d0, 151;
v0x9927d0_152 .array/port v0x9927d0, 152;
v0x9927d0_153 .array/port v0x9927d0, 153;
v0x9927d0_154 .array/port v0x9927d0, 154;
E_0x991eb0/38 .event edge, v0x9927d0_151, v0x9927d0_152, v0x9927d0_153, v0x9927d0_154;
v0x9927d0_155 .array/port v0x9927d0, 155;
v0x9927d0_156 .array/port v0x9927d0, 156;
v0x9927d0_157 .array/port v0x9927d0, 157;
v0x9927d0_158 .array/port v0x9927d0, 158;
E_0x991eb0/39 .event edge, v0x9927d0_155, v0x9927d0_156, v0x9927d0_157, v0x9927d0_158;
v0x9927d0_159 .array/port v0x9927d0, 159;
v0x9927d0_160 .array/port v0x9927d0, 160;
v0x9927d0_161 .array/port v0x9927d0, 161;
v0x9927d0_162 .array/port v0x9927d0, 162;
E_0x991eb0/40 .event edge, v0x9927d0_159, v0x9927d0_160, v0x9927d0_161, v0x9927d0_162;
v0x9927d0_163 .array/port v0x9927d0, 163;
v0x9927d0_164 .array/port v0x9927d0, 164;
v0x9927d0_165 .array/port v0x9927d0, 165;
v0x9927d0_166 .array/port v0x9927d0, 166;
E_0x991eb0/41 .event edge, v0x9927d0_163, v0x9927d0_164, v0x9927d0_165, v0x9927d0_166;
v0x9927d0_167 .array/port v0x9927d0, 167;
v0x9927d0_168 .array/port v0x9927d0, 168;
v0x9927d0_169 .array/port v0x9927d0, 169;
v0x9927d0_170 .array/port v0x9927d0, 170;
E_0x991eb0/42 .event edge, v0x9927d0_167, v0x9927d0_168, v0x9927d0_169, v0x9927d0_170;
v0x9927d0_171 .array/port v0x9927d0, 171;
v0x9927d0_172 .array/port v0x9927d0, 172;
v0x9927d0_173 .array/port v0x9927d0, 173;
v0x9927d0_174 .array/port v0x9927d0, 174;
E_0x991eb0/43 .event edge, v0x9927d0_171, v0x9927d0_172, v0x9927d0_173, v0x9927d0_174;
v0x9927d0_175 .array/port v0x9927d0, 175;
v0x9927d0_176 .array/port v0x9927d0, 176;
v0x9927d0_177 .array/port v0x9927d0, 177;
v0x9927d0_178 .array/port v0x9927d0, 178;
E_0x991eb0/44 .event edge, v0x9927d0_175, v0x9927d0_176, v0x9927d0_177, v0x9927d0_178;
v0x9927d0_179 .array/port v0x9927d0, 179;
v0x9927d0_180 .array/port v0x9927d0, 180;
v0x9927d0_181 .array/port v0x9927d0, 181;
v0x9927d0_182 .array/port v0x9927d0, 182;
E_0x991eb0/45 .event edge, v0x9927d0_179, v0x9927d0_180, v0x9927d0_181, v0x9927d0_182;
v0x9927d0_183 .array/port v0x9927d0, 183;
v0x9927d0_184 .array/port v0x9927d0, 184;
v0x9927d0_185 .array/port v0x9927d0, 185;
v0x9927d0_186 .array/port v0x9927d0, 186;
E_0x991eb0/46 .event edge, v0x9927d0_183, v0x9927d0_184, v0x9927d0_185, v0x9927d0_186;
v0x9927d0_187 .array/port v0x9927d0, 187;
v0x9927d0_188 .array/port v0x9927d0, 188;
v0x9927d0_189 .array/port v0x9927d0, 189;
v0x9927d0_190 .array/port v0x9927d0, 190;
E_0x991eb0/47 .event edge, v0x9927d0_187, v0x9927d0_188, v0x9927d0_189, v0x9927d0_190;
v0x9927d0_191 .array/port v0x9927d0, 191;
v0x9927d0_192 .array/port v0x9927d0, 192;
v0x9927d0_193 .array/port v0x9927d0, 193;
v0x9927d0_194 .array/port v0x9927d0, 194;
E_0x991eb0/48 .event edge, v0x9927d0_191, v0x9927d0_192, v0x9927d0_193, v0x9927d0_194;
v0x9927d0_195 .array/port v0x9927d0, 195;
v0x9927d0_196 .array/port v0x9927d0, 196;
v0x9927d0_197 .array/port v0x9927d0, 197;
v0x9927d0_198 .array/port v0x9927d0, 198;
E_0x991eb0/49 .event edge, v0x9927d0_195, v0x9927d0_196, v0x9927d0_197, v0x9927d0_198;
v0x9927d0_199 .array/port v0x9927d0, 199;
v0x9927d0_200 .array/port v0x9927d0, 200;
v0x9927d0_201 .array/port v0x9927d0, 201;
v0x9927d0_202 .array/port v0x9927d0, 202;
E_0x991eb0/50 .event edge, v0x9927d0_199, v0x9927d0_200, v0x9927d0_201, v0x9927d0_202;
v0x9927d0_203 .array/port v0x9927d0, 203;
v0x9927d0_204 .array/port v0x9927d0, 204;
v0x9927d0_205 .array/port v0x9927d0, 205;
v0x9927d0_206 .array/port v0x9927d0, 206;
E_0x991eb0/51 .event edge, v0x9927d0_203, v0x9927d0_204, v0x9927d0_205, v0x9927d0_206;
v0x9927d0_207 .array/port v0x9927d0, 207;
v0x9927d0_208 .array/port v0x9927d0, 208;
v0x9927d0_209 .array/port v0x9927d0, 209;
v0x9927d0_210 .array/port v0x9927d0, 210;
E_0x991eb0/52 .event edge, v0x9927d0_207, v0x9927d0_208, v0x9927d0_209, v0x9927d0_210;
v0x9927d0_211 .array/port v0x9927d0, 211;
v0x9927d0_212 .array/port v0x9927d0, 212;
v0x9927d0_213 .array/port v0x9927d0, 213;
v0x9927d0_214 .array/port v0x9927d0, 214;
E_0x991eb0/53 .event edge, v0x9927d0_211, v0x9927d0_212, v0x9927d0_213, v0x9927d0_214;
v0x9927d0_215 .array/port v0x9927d0, 215;
v0x9927d0_216 .array/port v0x9927d0, 216;
v0x9927d0_217 .array/port v0x9927d0, 217;
v0x9927d0_218 .array/port v0x9927d0, 218;
E_0x991eb0/54 .event edge, v0x9927d0_215, v0x9927d0_216, v0x9927d0_217, v0x9927d0_218;
v0x9927d0_219 .array/port v0x9927d0, 219;
v0x9927d0_220 .array/port v0x9927d0, 220;
v0x9927d0_221 .array/port v0x9927d0, 221;
v0x9927d0_222 .array/port v0x9927d0, 222;
E_0x991eb0/55 .event edge, v0x9927d0_219, v0x9927d0_220, v0x9927d0_221, v0x9927d0_222;
v0x9927d0_223 .array/port v0x9927d0, 223;
v0x9927d0_224 .array/port v0x9927d0, 224;
v0x9927d0_225 .array/port v0x9927d0, 225;
v0x9927d0_226 .array/port v0x9927d0, 226;
E_0x991eb0/56 .event edge, v0x9927d0_223, v0x9927d0_224, v0x9927d0_225, v0x9927d0_226;
v0x9927d0_227 .array/port v0x9927d0, 227;
v0x9927d0_228 .array/port v0x9927d0, 228;
v0x9927d0_229 .array/port v0x9927d0, 229;
v0x9927d0_230 .array/port v0x9927d0, 230;
E_0x991eb0/57 .event edge, v0x9927d0_227, v0x9927d0_228, v0x9927d0_229, v0x9927d0_230;
v0x9927d0_231 .array/port v0x9927d0, 231;
v0x9927d0_232 .array/port v0x9927d0, 232;
v0x9927d0_233 .array/port v0x9927d0, 233;
v0x9927d0_234 .array/port v0x9927d0, 234;
E_0x991eb0/58 .event edge, v0x9927d0_231, v0x9927d0_232, v0x9927d0_233, v0x9927d0_234;
v0x9927d0_235 .array/port v0x9927d0, 235;
v0x9927d0_236 .array/port v0x9927d0, 236;
v0x9927d0_237 .array/port v0x9927d0, 237;
v0x9927d0_238 .array/port v0x9927d0, 238;
E_0x991eb0/59 .event edge, v0x9927d0_235, v0x9927d0_236, v0x9927d0_237, v0x9927d0_238;
v0x9927d0_239 .array/port v0x9927d0, 239;
v0x9927d0_240 .array/port v0x9927d0, 240;
v0x9927d0_241 .array/port v0x9927d0, 241;
v0x9927d0_242 .array/port v0x9927d0, 242;
E_0x991eb0/60 .event edge, v0x9927d0_239, v0x9927d0_240, v0x9927d0_241, v0x9927d0_242;
v0x9927d0_243 .array/port v0x9927d0, 243;
v0x9927d0_244 .array/port v0x9927d0, 244;
v0x9927d0_245 .array/port v0x9927d0, 245;
v0x9927d0_246 .array/port v0x9927d0, 246;
E_0x991eb0/61 .event edge, v0x9927d0_243, v0x9927d0_244, v0x9927d0_245, v0x9927d0_246;
v0x9927d0_247 .array/port v0x9927d0, 247;
v0x9927d0_248 .array/port v0x9927d0, 248;
v0x9927d0_249 .array/port v0x9927d0, 249;
v0x9927d0_250 .array/port v0x9927d0, 250;
E_0x991eb0/62 .event edge, v0x9927d0_247, v0x9927d0_248, v0x9927d0_249, v0x9927d0_250;
v0x9927d0_251 .array/port v0x9927d0, 251;
v0x9927d0_252 .array/port v0x9927d0, 252;
v0x9927d0_253 .array/port v0x9927d0, 253;
v0x9927d0_254 .array/port v0x9927d0, 254;
E_0x991eb0/63 .event edge, v0x9927d0_251, v0x9927d0_252, v0x9927d0_253, v0x9927d0_254;
v0x9927d0_255 .array/port v0x9927d0, 255;
v0x9927d0_256 .array/port v0x9927d0, 256;
E_0x991eb0/64 .event edge, v0x9927d0_255, v0x9927d0_256;
E_0x991eb0 .event/or E_0x991eb0/0, E_0x991eb0/1, E_0x991eb0/2, E_0x991eb0/3, E_0x991eb0/4, E_0x991eb0/5, E_0x991eb0/6, E_0x991eb0/7, E_0x991eb0/8, E_0x991eb0/9, E_0x991eb0/10, E_0x991eb0/11, E_0x991eb0/12, E_0x991eb0/13, E_0x991eb0/14, E_0x991eb0/15, E_0x991eb0/16, E_0x991eb0/17, E_0x991eb0/18, E_0x991eb0/19, E_0x991eb0/20, E_0x991eb0/21, E_0x991eb0/22, E_0x991eb0/23, E_0x991eb0/24, E_0x991eb0/25, E_0x991eb0/26, E_0x991eb0/27, E_0x991eb0/28, E_0x991eb0/29, E_0x991eb0/30, E_0x991eb0/31, E_0x991eb0/32, E_0x991eb0/33, E_0x991eb0/34, E_0x991eb0/35, E_0x991eb0/36, E_0x991eb0/37, E_0x991eb0/38, E_0x991eb0/39, E_0x991eb0/40, E_0x991eb0/41, E_0x991eb0/42, E_0x991eb0/43, E_0x991eb0/44, E_0x991eb0/45, E_0x991eb0/46, E_0x991eb0/47, E_0x991eb0/48, E_0x991eb0/49, E_0x991eb0/50, E_0x991eb0/51, E_0x991eb0/52, E_0x991eb0/53, E_0x991eb0/54, E_0x991eb0/55, E_0x991eb0/56, E_0x991eb0/57, E_0x991eb0/58, E_0x991eb0/59, E_0x991eb0/60, E_0x991eb0/61, E_0x991eb0/62, E_0x991eb0/63, E_0x991eb0/64;
S_0x995250 .scope module, "j" "jump" 5 142, 2 1 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCPlus4"
    .port_info 2 /INPUT 32 "PCCon"
    .port_info 3 /INPUT 1 "jump"
    .port_info 4 /OUTPUT 32 "PC"
v0x995c80_0 .net "PC", 31 0, v0x995a30_0;  alias, 1 drivers
v0x995d60_0 .net "PCCon", 31 0, v0x99ba10_0;  alias, 1 drivers
v0x995e30_0 .var "PCHigh", 3 0;
v0x995f00_0 .var "PCLow", 27 0;
v0x995fe0_0 .var "PCNew", 31 0;
v0x9960f0_0 .net "PCPlus4", 31 0, v0x991080_0;  alias, 1 drivers
v0x9961e0_0 .net "instr", 31 0, v0x990e80_0;  alias, 1 drivers
v0x9962f0_0 .net "jump", 0 0, v0x989e00_0;  alias, 1 drivers
E_0x9954d0/0 .event edge, v0x995e30_0, v0x995f00_0, v0x995950_0, v0x98d2c0_0;
E_0x9954d0/1 .event edge, v0x98a5e0_0;
E_0x9954d0 .event/or E_0x9954d0/0, E_0x9954d0/1;
S_0x995540 .scope module, "mux" "mux" 2 11, 3 1 0, S_0x995250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x995850_0 .net "in1", 31 0, v0x99ba10_0;  alias, 1 drivers
v0x995950_0 .net "in2", 31 0, v0x995fe0_0;  1 drivers
v0x995a30_0 .var "out", 31 0;
v0x995b20_0 .net "select", 0 0, v0x989e00_0;  alias, 1 drivers
E_0x9957d0 .event edge, v0x989e00_0, v0x995850_0, v0x995950_0;
S_0x996480 .scope module, "mem_reg" "mem_reg" 5 275, 15 1 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "aluoute"
    .port_info 2 /INPUT 32 "writedatae"
    .port_info 3 /INPUT 1 "regwritee"
    .port_info 4 /INPUT 1 "memtorege"
    .port_info 5 /INPUT 1 "memwritee"
    .port_info 6 /INPUT 5 "writerege"
    .port_info 7 /INPUT 32 "pcplus4e"
    .port_info 8 /INPUT 1 "jumplinke"
    .port_info 9 /OUTPUT 1 "regwritem"
    .port_info 10 /OUTPUT 1 "memtoregm"
    .port_info 11 /OUTPUT 1 "memwritem"
    .port_info 12 /OUTPUT 32 "aluoutm"
    .port_info 13 /OUTPUT 32 "writedatam"
    .port_info 14 /OUTPUT 5 "writeregm"
    .port_info 15 /OUTPUT 32 "pcplus4m"
    .port_info 16 /OUTPUT 1 "jumplinkm"
v0x996880_0 .var "aluout", 31 0;
v0x996980_0 .net "aluoute", 31 0, v0x9893f0_0;  alias, 1 drivers
v0x996a40_0 .var "aluoutm", 31 0;
v0x996ae0_0 .net "clk", 0 0, v0x9a4a50_0;  alias, 1 drivers
v0x996c10_0 .var "jumplink", 0 0;
v0x996cb0_0 .net "jumplinke", 0 0, v0x98cc60_0;  alias, 1 drivers
v0x996d50_0 .var "jumplinkm", 0 0;
v0x996df0_0 .var "memtoreg", 0 0;
v0x996e90_0 .net "memtorege", 0 0, v0x98ce70_0;  alias, 1 drivers
v0x996fc0_0 .var "memtoregm", 0 0;
v0x997060_0 .var "memwrite", 0 0;
v0x997100_0 .net "memwritee", 0 0, v0x98d180_0;  alias, 1 drivers
v0x9971d0_0 .var "memwritem", 0 0;
v0x9972a0_0 .var "pcplus4", 31 0;
v0x997340_0 .net "pcplus4e", 31 0, v0x98d380_0;  alias, 1 drivers
v0x997430_0 .var "pcplus4m", 31 0;
v0x9974f0_0 .var "regwrite", 0 0;
v0x9976a0_0 .net "regwritee", 0 0, v0x98e160_0;  alias, 1 drivers
v0x997740_0 .var "regwritem", 0 0;
v0x9977e0_0 .var "writedata", 31 0;
v0x997880_0 .net "writedatae", 31 0, v0x999de0_0;  alias, 1 drivers
v0x997960_0 .var "writedatam", 31 0;
v0x997a50_0 .var "writereg", 4 0;
v0x997b10_0 .net "writerege", 4 0, v0x998d80_0;  alias, 1 drivers
v0x997c00_0 .var "writeregm", 4 0;
S_0x997f60 .scope module, "multi" "idmultipurpose" 5 210, 6 6 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inst_low_16"
    .port_info 1 /INPUT 32 "PCPlus4D"
    .port_info 2 /OUTPUT 32 "SignImmD"
    .port_info 3 /OUTPUT 32 "PCBranchD"
v0x9981e0_0 .var "PCBranchD", 31 0;
v0x9982e0_0 .net "PCPlus4D", 31 0, v0x991080_0;  alias, 1 drivers
v0x9983a0_0 .var "SignImmD", 31 0;
v0x9984a0_0 .var "extended", 31 0;
v0x998560_0 .net "inst_low_16", 15 0, L_0x9a5840;  1 drivers
v0x998690_0 .var "left_shift", 31 0;
E_0x998150 .event edge, v0x998560_0, v0x9984a0_0, v0x998690_0, v0x98d2c0_0;
S_0x9987f0 .scope module, "mux_ex1" "threemux5" 5 249, 3 45 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1"
    .port_info 1 /INPUT 5 "in2"
    .port_info 2 /INPUT 5 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 5 "out"
v0x998ac0_0 .net "in1", 4 0, v0x98e660_0;  alias, 1 drivers
v0x998bf0_0 .net "in2", 4 0, v0x98db60_0;  alias, 1 drivers
v0x998cb0_0 .net "in3", 4 0, v0x9a49b0_0;  1 drivers
v0x998d80_0 .var "out", 4 0;
v0x998e90_0 .net "select", 1 0, v0x98de10_0;  alias, 1 drivers
E_0x9966a0 .event edge, v0x98de10_0, v0x98e660_0, v0x98db60_0, v0x998cb0_0;
S_0x999020 .scope module, "mux_ex2" "threemux" 5 254, 3 59 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 32 "out"
v0x999300_0 .net "in1", 31 0, v0x98d700_0;  alias, 1 drivers
v0x999410_0 .net "in2", 31 0, v0x99c7e0_0;  alias, 1 drivers
v0x9994d0_0 .net "in3", 31 0, v0x996a40_0;  alias, 1 drivers
v0x9995f0_0 .var "out", 31 0;
v0x9996b0_0 .net "select", 1 0, v0x98f580_0;  alias, 1 drivers
E_0x999270 .event edge, v0x98f580_0, v0x98d700_0, v0x999410_0, v0x98b450_0;
S_0x999850 .scope module, "mux_ex3" "threemux" 5 259, 3 59 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 32 "out"
v0x999b30_0 .net "in1", 31 0, v0x98d9a0_0;  alias, 1 drivers
v0x999c40_0 .net "in2", 31 0, v0x99c7e0_0;  alias, 1 drivers
v0x999d10_0 .net "in3", 31 0, v0x996a40_0;  alias, 1 drivers
v0x999de0_0 .var "out", 31 0;
v0x999eb0_0 .net "select", 1 0, v0x98f730_0;  alias, 1 drivers
E_0x999aa0 .event edge, v0x98f730_0, v0x98d9a0_0, v0x999410_0, v0x98b450_0;
S_0x99a050 .scope module, "mux_ex4" "mux" 5 264, 3 1 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x99a310_0 .net "in1", 31 0, v0x999de0_0;  alias, 1 drivers
v0x99a440_0 .net "in2", 31 0, v0x98e900_0;  alias, 1 drivers
v0x99a500_0 .var "out", 31 0;
v0x99a600_0 .net "select", 0 0, v0x98c780_0;  alias, 1 drivers
E_0x99a290 .event edge, v0x98c780_0, v0x997880_0, v0x98e900_0;
S_0x99a720 .scope module, "mux_id1" "mux" 5 202, 3 1 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x99aa60_0 .net "in1", 31 0, L_0x9a4ca0;  alias, 1 drivers
v0x99ab70_0 .net "in2", 31 0, v0x996a40_0;  alias, 1 drivers
v0x99aca0_0 .var "out", 31 0;
v0x99ad90_0 .net "select", 0 0, v0x98f4b0_0;  alias, 1 drivers
E_0x99aa00 .event edge, v0x98f4b0_0, v0x98d620_0, v0x98b450_0;
S_0x99aef0 .scope module, "mux_id2" "mux" 5 206, 3 1 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x99b160_0 .net "in1", 31 0, L_0x9a5520;  alias, 1 drivers
v0x99b270_0 .net "in2", 31 0, v0x996a40_0;  alias, 1 drivers
v0x99b310_0 .var "out", 31 0;
v0x99b400_0 .net "select", 0 0, v0x98f620_0;  alias, 1 drivers
E_0x99b0e0 .event edge, v0x98f620_0, v0x98d8c0_0, v0x98b450_0;
S_0x99b560 .scope module, "mux_if" "mux_ini" 5 150, 3 25 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x99b820_0 .net "in1", 31 0, v0x988f10_0;  alias, 1 drivers
v0x99b950_0 .net "in2", 31 0, v0x9981e0_0;  alias, 1 drivers
v0x99ba10_0 .var "out", 31 0;
v0x99bb30_0 .net "select", 0 0, L_0x9a4f60;  1 drivers
E_0x99b7a0 .event edge, v0x99bb30_0, v0x988f10_0, v0x9981e0_0;
S_0x99bc50 .scope module, "mux_wb" "mux" 5 319, 3 1 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x99bf10_0 .net "in1", 31 0, v0x99ecb0_0;  alias, 1 drivers
v0x99c010_0 .net "in2", 31 0, v0x99f730_0;  alias, 1 drivers
v0x99c0f0_0 .var "out", 31 0;
v0x99c1e0_0 .net "select", 0 0, v0x99f280_0;  alias, 1 drivers
E_0x99be90 .event edge, v0x99c1e0_0, v0x99bf10_0, v0x99c010_0;
S_0x99c350 .scope module, "mux_wb2" "mux" 5 323, 3 1 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x99c610_0 .net "in1", 31 0, v0x99c0f0_0;  alias, 1 drivers
v0x99c720_0 .net "in2", 31 0, v0x99f4b0_0;  alias, 1 drivers
v0x99c7e0_0 .var "out", 31 0;
v0x99c900_0 .net "select", 0 0, v0x99efe0_0;  alias, 1 drivers
E_0x99c590 .event edge, v0x99c900_0, v0x99c0f0_0, v0x99c720_0;
S_0x99ca40 .scope module, "muxnew" "mux" 5 144, 3 1 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x99cd00_0 .net "in1", 31 0, v0x995a30_0;  alias, 1 drivers
v0x99ce30_0 .net "in2", 31 0, L_0x9a4ca0;  alias, 1 drivers
v0x99cf40_0 .var "out", 31 0;
v0x99cfe0_0 .net "select", 0 0, v0x989fd0_0;  alias, 1 drivers
E_0x99cc80 .event edge, v0x989fd0_0, v0x995a30_0, v0x98d620_0;
S_0x99d120 .scope module, "registers" "registers" 5 191, 16 1 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "read_reg_1"
    .port_info 2 /INPUT 5 "read_reg_2"
    .port_info 3 /INPUT 5 "write_reg"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /INPUT 1 "JumpReg"
    .port_info 6 /INPUT 1 "reg_write"
    .port_info 7 /OUTPUT 32 "read_data_1"
    .port_info 8 /OUTPUT 32 "read_data_2"
    .port_info 9 /OUTPUT 32 "sys_call_reg"
    .port_info 10 /OUTPUT 32 "std_out_address"
L_0x9a4ca0 .functor BUFZ 32, v0x99d6b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x9a5520 .functor BUFZ 32, v0x99d750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x99dd40_2 .array/port v0x99dd40, 2;
L_0x9a5620 .functor BUFZ 32, v0x99dd40_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x99d4e0_0 .net "JumpReg", 0 0, v0x989fd0_0;  alias, 1 drivers
v0x99d5f0_0 .net "clk", 0 0, v0x9a4a50_0;  alias, 1 drivers
v0x99d6b0_0 .var "data1", 31 0;
v0x99d750_0 .var "data2", 31 0;
v0x99d830_0 .net "read_data_1", 31 0, L_0x9a4ca0;  alias, 1 drivers
v0x99d940_0 .net "read_data_2", 31 0, L_0x9a5520;  alias, 1 drivers
v0x99da50_0 .net "read_reg_1", 4 0, L_0x9a5700;  1 drivers
v0x99db30_0 .net "read_reg_2", 4 0, L_0x9a57a0;  1 drivers
v0x99dc10_0 .net "reg_write", 0 0, v0x99fa50_0;  alias, 1 drivers
v0x99dd40 .array "register_file", 0 31, 31 0;
v0x99e2f0_0 .net "std_out_address", 31 0, v0x99dd40_4;  alias, 1 drivers
v0x99e3b0_0 .net "sys_call_reg", 31 0, L_0x9a5620;  alias, 1 drivers
v0x99e450_0 .net "write_data", 31 0, v0x99c7e0_0;  alias, 1 drivers
v0x99e4f0_0 .net "write_reg", 4 0, v0x99fcf0_0;  alias, 1 drivers
E_0x99d460 .event posedge, v0x989fd0_0;
S_0x99e780 .scope module, "wb" "wb_reg" 5 304, 17 1 0, S_0x988890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "rdm"
    .port_info 2 /INPUT 32 "aluoutm"
    .port_info 3 /INPUT 1 "regwritem"
    .port_info 4 /INPUT 1 "memtoregm"
    .port_info 5 /INPUT 5 "writeregm"
    .port_info 6 /INPUT 32 "pcplus4m"
    .port_info 7 /INPUT 1 "jumplinkm"
    .port_info 8 /OUTPUT 1 "regwritew"
    .port_info 9 /OUTPUT 1 "memtoregw"
    .port_info 10 /OUTPUT 32 "rdw"
    .port_info 11 /OUTPUT 32 "aluoutw"
    .port_info 12 /OUTPUT 5 "writeregw"
    .port_info 13 /OUTPUT 32 "pcplus4w"
    .port_info 14 /OUTPUT 1 "jumplinkw"
v0x99eaf0_0 .var "aluout", 31 0;
v0x99ebf0_0 .net "aluoutm", 31 0, v0x996a40_0;  alias, 1 drivers
v0x99ecb0_0 .var "aluoutw", 31 0;
v0x99edb0_0 .net "clk", 0 0, v0x9a4a50_0;  alias, 1 drivers
v0x99ee50_0 .var "jumplink", 0 0;
v0x99ef40_0 .net "jumplinkm", 0 0, v0x996d50_0;  alias, 1 drivers
v0x99efe0_0 .var "jumplinkw", 0 0;
v0x99f0b0_0 .var "memtoreg", 0 0;
v0x99f150_0 .net "memtoregm", 0 0, v0x996fc0_0;  alias, 1 drivers
v0x99f280_0 .var "memtoregw", 0 0;
v0x99f320_0 .var "pcplus4", 31 0;
v0x99f3c0_0 .net "pcplus4m", 31 0, v0x997430_0;  alias, 1 drivers
v0x99f4b0_0 .var "pcplus4w", 31 0;
v0x99f580_0 .var "rd", 31 0;
v0x99f640_0 .net "rdm", 31 0, L_0x9b5c00;  alias, 1 drivers
v0x99f730_0 .var "rdw", 31 0;
v0x99f800_0 .var "regwrite", 0 0;
v0x99f9b0_0 .net "regwritem", 0 0, v0x997740_0;  alias, 1 drivers
v0x99fa50_0 .var "regwritew", 0 0;
v0x99fb40_0 .var "writereg", 4 0;
v0x99fbe0_0 .net "writeregm", 4 0, v0x997c00_0;  alias, 1 drivers
v0x99fcf0_0 .var "writeregw", 4 0;
    .scope S_0x92c180;
T_0 ;
    %wait E_0x8dcc10;
    %load/vec4 v0x987690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x960800_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x9874c0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x9875a0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x969170;
T_1 ;
    %wait E_0x956cf0;
    %vpi_call 2 13 "$monitor", "%x,%x,%x", v0x9879b0_0, v0x987a80_0, v0x987b60_0 {0 0 0};
    %load/vec4 v0x987c70_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x9879b0_0, 0, 4;
    %load/vec4 v0x987d30_0;
    %parti/s 26, 0, 2;
    %pad/u 28;
    %store/vec4 v0x987a80_0, 0, 28;
    %load/vec4 v0x987a80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x987a80_0, 0, 28;
    %load/vec4 v0x9879b0_0;
    %load/vec4 v0x987a80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x987b60_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x93c610;
T_2 ;
    %pushi/vec4 202375176, 0, 32;
    %store/vec4 v0x988270_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x93c610;
T_3 ;
    %pushi/vec4 4194412, 0, 32;
    %store/vec4 v0x9881d0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x93c610;
T_4 ;
    %pushi/vec4 4194412, 0, 32;
    %store/vec4 v0x9880c0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x93c610;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x988310_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x93c610;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0x9399b0;
T_7 ;
    %wait E_0x988450;
    %load/vec4 v0x988750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x9884b0_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x9885b0_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x988690_0, 0, 5;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x995540;
T_8 ;
    %wait E_0x9957d0;
    %load/vec4 v0x995b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x995850_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x995950_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x995a30_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x995250;
T_9 ;
    %wait E_0x9954d0;
    %vpi_call 2 13 "$monitor", "%x,%x,%x", v0x995e30_0, v0x995f00_0, v0x995fe0_0 {0 0 0};
    %load/vec4 v0x9960f0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x995e30_0, 0, 4;
    %load/vec4 v0x9961e0_0;
    %parti/s 26, 0, 2;
    %pad/u 28;
    %store/vec4 v0x995f00_0, 0, 28;
    %load/vec4 v0x995f00_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x995f00_0, 0, 28;
    %load/vec4 v0x995e30_0;
    %load/vec4 v0x995f00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x995fe0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x99ca40;
T_10 ;
    %wait E_0x99cc80;
    %load/vec4 v0x99cfe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %load/vec4 v0x99cd00_0;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x99ce30_0;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0x99cf40_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x99b560;
T_11 ;
    %pushi/vec4 4194352, 0, 32;
    %assign/vec4 v0x99ba10_0, 0;
    %end;
    .thread T_11;
    .scope S_0x99b560;
T_12 ;
    %wait E_0x99b7a0;
    %load/vec4 v0x99bb30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x99b820_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x99b950_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0x99ba10_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x991530;
T_13 ;
    %pushi/vec4 4194352, 0, 32;
    %store/vec4 v0x9919f0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x991530;
T_14 ;
    %wait E_0x98ae40;
    %load/vec4 v0x991ab0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x991810_0;
    %store/vec4 v0x9919f0_0, 0, 32;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x991530;
T_15 ;
    %wait E_0x98c2b0;
    %load/vec4 v0x991ab0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x9919f0_0;
    %store/vec4 v0x9918f0_0, 0, 32;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x991c30;
T_16 ;
    %vpi_call 14 11 "$readmemh", "hello.v", v0x9927d0 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x991c30;
T_17 ;
    %wait E_0x991eb0;
    %load/vec4 v0x995020_0;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x9927d0, 4;
    %store/vec4 v0x995110_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x988b40;
T_18 ;
    %wait E_0x988d90;
    %load/vec4 v0x988e10_0;
    %addi 4, 0, 32;
    %store/vec4 v0x988f10_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x990a30;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x990dc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x990f70_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0x990a30;
T_20 ;
    %wait E_0x98ae40;
    %load/vec4 v0x9912d0_0;
    %nor/r;
    %load/vec4 v0x990d00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x991210_0;
    %assign/vec4 v0x990dc0_0, 0;
    %load/vec4 v0x991140_0;
    %assign/vec4 v0x990f70_0, 0;
T_20.0 ;
    %load/vec4 v0x990d00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x990dc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x990f70_0, 0;
T_20.2 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x990a30;
T_21 ;
    %wait E_0x98c2b0;
    %load/vec4 v0x9912d0_0;
    %nor/r;
    %load/vec4 v0x990d00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x990dc0_0;
    %assign/vec4 v0x990e80_0, 0;
    %load/vec4 v0x990f70_0;
    %assign/vec4 v0x991080_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x989750;
T_22 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x98a360_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x989e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x989d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98a090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98a150_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x989c50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98a440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x989b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98a210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x989ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x989fd0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x989750;
T_23 ;
    %wait E_0x989b00;
    %load/vec4 v0x98a5e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x98a6c0_0;
    %pushi/vec4 63, 63, 6;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x98a360_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x989e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x989d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98a090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98a150_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x989c50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98a440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x989b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98a210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x989ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x989fd0_0, 0, 1;
    %vpi_call 8 48 "$display", "control module: instruction being decoded: %x", v0x98a5e0_0 {0 0 0};
    %load/vec4 v0x98a6c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %vpi_call 8 186 "$display", "%b: That's not a supported instruction!", v0x98a6c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x989e00_0, 0;
    %jmp T_23.15;
T_23.2 ;
    %vpi_call 8 51 "$display", "%b: ADDI", v0x98a6c0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x989c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98a440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x989b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x989e00_0, 0;
    %jmp T_23.15;
T_23.3 ;
    %vpi_call 8 58 "$display", "%b: ORI", v0x98a6c0_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x989c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98a440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x989b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x989e00_0, 0;
    %jmp T_23.15;
T_23.4 ;
    %vpi_call 8 65 "$display", "%b: LW", v0x98a6c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98a090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98a150_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x989c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98a440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x989b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x989e00_0, 0;
    %jmp T_23.15;
T_23.5 ;
    %vpi_call 8 74 "$display", "%b: SW", v0x98a6c0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x989c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x989b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98a210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x989e00_0, 0;
    %jmp T_23.15;
T_23.6 ;
    %vpi_call 8 81 "$display", "%b: BEQ", v0x98a6c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x989d30_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x989c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x989e00_0, 0;
    %jmp T_23.15;
T_23.7 ;
    %vpi_call 8 87 "$display", "%b: BNE", v0x98a6c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x989d30_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x989c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x989e00_0, 0;
    %jmp T_23.15;
T_23.8 ;
    %vpi_call 8 93 "$display", "%b: J", v0x98a6c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x989e00_0, 0;
    %jmp T_23.15;
T_23.9 ;
    %vpi_call 8 97 "$display", "%b: JAL", v0x98a6c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x989e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x989ec0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x98a360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98a440_0, 0;
    %jmp T_23.15;
T_23.10 ;
    %vpi_call 8 105 "$display", "%b: ADDIU", v0x98a6c0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x989c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98a440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x989b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x989e00_0, 0;
    %jmp T_23.15;
T_23.11 ;
    %vpi_call 8 112 "$display", "%b: SLTIU", v0x98a6c0_0 {0 0 0};
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x989c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98a440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x989b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x989e00_0, 0;
    %jmp T_23.15;
T_23.12 ;
    %vpi_call 8 119 "$display", "%b: LUI", v0x98a6c0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x989c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98a440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x989b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x989e00_0, 0;
    %jmp T_23.15;
T_23.13 ;
    %vpi_call 8 126 "$display", "Special instruction detected: %x", v0x98a5e0_0 {0 0 0};
    %vpi_call 8 127 "$display", "%b: SPECIAL", v0x98a6c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x989e00_0, 0;
    %load/vec4 v0x98a500_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_23.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_23.17, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_23.18, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_23.19, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_23.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_23.21, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_23.22, 6;
    %vpi_call 8 180 "$display", "funct: %b: That's not a supported funct!", v0x98a500_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x989e00_0, 0;
    %jmp T_23.24;
T_23.16 ;
    %vpi_call 8 131 "$display", "funct: %b: ADD", v0x98a500_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x98a360_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x989c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98a440_0, 0;
    %jmp T_23.24;
T_23.17 ;
    %vpi_call 8 138 "$display", "funct: %b: SUB", v0x98a500_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x98a360_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x989c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98a440_0, 0;
    %jmp T_23.24;
T_23.18 ;
    %vpi_call 8 144 "$display", "funct: %b: AND", v0x98a500_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x98a360_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x989c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98a440_0, 0;
    %jmp T_23.24;
T_23.19 ;
    %vpi_call 8 150 "$display", "funct: %b: OR", v0x98a500_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x98a360_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x989c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98a440_0, 0;
    %jmp T_23.24;
T_23.20 ;
    %vpi_call 8 156 "$display", "funct: %b: SLT", v0x98a500_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x98a360_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x989c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x98a440_0, 0;
    %jmp T_23.24;
T_23.21 ;
    %vpi_call 8 162 "$display", "funct: %b: JR", v0x98a500_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x989fd0_0, 0;
    %jmp T_23.24;
T_23.22 ;
    %load/vec4 v0x98a880_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_23.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_23.26, 6;
    %vpi_call 8 173 "$display", "vreg = %x, Syscall, but not a supported one!", v0x98a880_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x989e00_0, 0;
    %jmp T_23.28;
T_23.25 ;
    %vpi_call 8 167 "$display", "%s", v0x98a7a0_0 {0 0 0};
    %jmp T_23.28;
T_23.26 ;
    %vpi_call 8 169 "$display", "syscall exit" {0 0 0};
    %vpi_call 8 170 "$finish" {0 0 0};
    %jmp T_23.28;
T_23.28 ;
    %pop/vec4 1;
    %jmp T_23.24;
T_23.24 ;
    %pop/vec4 1;
    %jmp T_23.15;
T_23.15 ;
    %pop/vec4 1;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x98a360_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x989e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x989d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98a090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98a150_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x989c50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98a440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x989b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98a210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x989ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x989fd0_0, 0, 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x99d120;
T_24 ;
    %wait E_0x99d460;
    %load/vec4 v0x99da50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x99dd40, 4;
    %store/vec4 v0x99d6b0_0, 0, 32;
    %vpi_call 16 23 "$display", $time, "JumpRegUp, data1 = %x readreg1 = %x", v0x99d6b0_0, v0x99da50_0 {0 0 0};
    %jmp T_24;
    .thread T_24;
    .scope S_0x99d120;
T_25 ;
    %vpi_call 16 26 "$monitor", "registerfile: 31 = %x write_data = %x write_reg = %x reg_write = %x", &A<v0x99dd40, 31>, v0x99e450_0, v0x99e4f0_0, v0x99dc10_0, $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x99dd40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x99d6b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x99d750_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_0x99d120;
T_26 ;
    %wait E_0x98ae40;
    %vpi_call 16 33 "$display", $time, "posedge write: write_data = %x write_reg = %x reg_write = %x", v0x99e450_0, v0x99e4f0_0, v0x99dc10_0 {0 0 0};
    %load/vec4 v0x99dc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x99e450_0;
    %load/vec4 v0x99e4f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x99dd40, 4, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x99d120;
T_27 ;
    %wait E_0x98c2b0;
    %load/vec4 v0x99da50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x99dd40, 4;
    %store/vec4 v0x99d6b0_0, 0, 32;
    %load/vec4 v0x99db30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x99dd40, 4;
    %store/vec4 v0x99d750_0, 0, 32;
    %jmp T_27;
    .thread T_27;
    .scope S_0x99a720;
T_28 ;
    %wait E_0x99aa00;
    %load/vec4 v0x99ad90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %load/vec4 v0x99aa60_0;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v0x99ab70_0;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0x99aca0_0, 0, 32;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x99aef0;
T_29 ;
    %wait E_0x99b0e0;
    %load/vec4 v0x99b400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x99b160_0;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0x99b270_0;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x99b310_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x997f60;
T_30 ;
    %wait E_0x998150;
    %load/vec4 v0x998560_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x998560_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9984a0_0, 0, 32;
    %load/vec4 v0x9984a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x998690_0, 0, 32;
    %load/vec4 v0x9984a0_0;
    %store/vec4 v0x9983a0_0, 0, 32;
    %load/vec4 v0x998690_0;
    %load/vec4 v0x9982e0_0;
    %add;
    %store/vec4 v0x9981e0_0, 0, 32;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x98bcf0;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x98d540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x98d7e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x98e740_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98d090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98cd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98cf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98c5f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x98dc40_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x98c330_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x98e200_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x98e4a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x98d460_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x98d220_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98caf0_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x98bcf0;
T_32 ;
    %wait E_0x98ae40;
    %load/vec4 v0x98c9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x98e0c0_0;
    %store/vec4 v0x98d090_0, 0, 1;
    %load/vec4 v0x98cda0_0;
    %store/vec4 v0x98cd00_0, 0, 1;
    %load/vec4 v0x98cfd0_0;
    %store/vec4 v0x98cf10_0, 0, 1;
    %load/vec4 v0x98c690_0;
    %store/vec4 v0x98c5f0_0, 0, 1;
    %load/vec4 v0x98dd20_0;
    %store/vec4 v0x98dc40_0, 0, 2;
    %load/vec4 v0x98c430_0;
    %store/vec4 v0x98c330_0, 0, 3;
    %load/vec4 v0x98d620_0;
    %store/vec4 v0x98d540_0, 0, 32;
    %load/vec4 v0x98d8c0_0;
    %store/vec4 v0x98d7e0_0, 0, 32;
    %load/vec4 v0x98e820_0;
    %store/vec4 v0x98e740_0, 0, 32;
    %load/vec4 v0x98e2e0_0;
    %store/vec4 v0x98e200_0, 0, 5;
    %load/vec4 v0x98e580_0;
    %store/vec4 v0x98e4a0_0, 0, 5;
    %load/vec4 v0x98da80_0;
    %store/vec4 v0x98d460_0, 0, 5;
    %load/vec4 v0x98d2c0_0;
    %store/vec4 v0x98d220_0, 0, 32;
    %load/vec4 v0x98cb90_0;
    %store/vec4 v0x98caf0_0, 0, 1;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98d090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98cd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98cf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98c5f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x98dc40_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x98c330_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x98d540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x98d7e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x98e740_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x98e200_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x98e4a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x98d460_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x98d220_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98caf0_0, 0, 1;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x98bcf0;
T_33 ;
    %wait E_0x98c2b0;
    %load/vec4 v0x98c9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x98d090_0;
    %store/vec4 v0x98e160_0, 0, 1;
    %load/vec4 v0x98cd00_0;
    %store/vec4 v0x98ce70_0, 0, 1;
    %load/vec4 v0x98cf10_0;
    %store/vec4 v0x98d180_0, 0, 1;
    %load/vec4 v0x98c5f0_0;
    %store/vec4 v0x98c780_0, 0, 1;
    %load/vec4 v0x98dc40_0;
    %store/vec4 v0x98de10_0, 0, 2;
    %load/vec4 v0x98c330_0;
    %store/vec4 v0x98c4f0_0, 0, 3;
    %load/vec4 v0x98d540_0;
    %store/vec4 v0x98d700_0, 0, 32;
    %load/vec4 v0x98d7e0_0;
    %store/vec4 v0x98d9a0_0, 0, 32;
    %load/vec4 v0x98e740_0;
    %store/vec4 v0x98e900_0, 0, 32;
    %load/vec4 v0x98e200_0;
    %store/vec4 v0x98e3c0_0, 0, 5;
    %load/vec4 v0x98e4a0_0;
    %store/vec4 v0x98e660_0, 0, 5;
    %load/vec4 v0x98d460_0;
    %store/vec4 v0x98db60_0, 0, 5;
    %load/vec4 v0x98d220_0;
    %store/vec4 v0x98d380_0, 0, 32;
    %load/vec4 v0x98caf0_0;
    %store/vec4 v0x98cc60_0, 0, 1;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x9987f0;
T_34 ;
    %wait E_0x9966a0;
    %load/vec4 v0x998e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %vpi_call 3 55 "$display", "Error in threemux" {0 0 0};
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0x998ac0_0;
    %store/vec4 v0x998d80_0, 0, 5;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0x998bf0_0;
    %store/vec4 v0x998d80_0, 0, 5;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0x998cb0_0;
    %store/vec4 v0x998d80_0, 0, 5;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x999020;
T_35 ;
    %wait E_0x999270;
    %load/vec4 v0x9996b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %vpi_call 3 69 "$display", "Error in threemux" {0 0 0};
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0x999300_0;
    %store/vec4 v0x9995f0_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0x999410_0;
    %store/vec4 v0x9995f0_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0x9994d0_0;
    %store/vec4 v0x9995f0_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x999850;
T_36 ;
    %wait E_0x999aa0;
    %load/vec4 v0x999eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %vpi_call 3 69 "$display", "Error in threemux" {0 0 0};
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0x999b30_0;
    %store/vec4 v0x999de0_0, 0, 32;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0x999c40_0;
    %store/vec4 v0x999de0_0, 0, 32;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0x999d10_0;
    %store/vec4 v0x999de0_0, 0, 32;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x99a050;
T_37 ;
    %wait E_0x99a290;
    %load/vec4 v0x99a600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_37.0, 8;
    %load/vec4 v0x99a310_0;
    %jmp/1 T_37.1, 8;
T_37.0 ; End of true expr.
    %load/vec4 v0x99a440_0;
    %jmp/0 T_37.1, 8;
 ; End of false expr.
    %blend;
T_37.1;
    %store/vec4 v0x99a500_0, 0, 32;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x989050;
T_38 ;
    %wait E_0x989290;
    %load/vec4 v0x9892f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %vpi_call 7 22 "$display", "That's not a supported ALUop!" {0 0 0};
    %jmp T_38.6;
T_38.0 ;
    %load/vec4 v0x9894d0_0;
    %load/vec4 v0x9895c0_0;
    %and;
    %store/vec4 v0x9893f0_0, 0, 32;
    %jmp T_38.6;
T_38.1 ;
    %load/vec4 v0x9894d0_0;
    %load/vec4 v0x9895c0_0;
    %or;
    %store/vec4 v0x9893f0_0, 0, 32;
    %jmp T_38.6;
T_38.2 ;
    %load/vec4 v0x9894d0_0;
    %load/vec4 v0x9895c0_0;
    %add;
    %store/vec4 v0x9893f0_0, 0, 32;
    %jmp T_38.6;
T_38.3 ;
    %load/vec4 v0x9894d0_0;
    %load/vec4 v0x9895c0_0;
    %sub;
    %store/vec4 v0x9893f0_0, 0, 32;
    %jmp T_38.6;
T_38.4 ;
    %load/vec4 v0x9894d0_0;
    %load/vec4 v0x9895c0_0;
    %cmp/u;
    %jmp/0xz  T_38.7, 5;
    %load/vec4 v0x9894d0_0;
    %store/vec4 v0x9893f0_0, 0, 32;
    %jmp T_38.8;
T_38.7 ;
    %load/vec4 v0x9895c0_0;
    %store/vec4 v0x9893f0_0, 0, 32;
T_38.8 ;
    %jmp T_38.6;
T_38.6 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x996480;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x996880_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x997a50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9974f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x996df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x997060_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x997a50_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9972a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x996c10_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x996480;
T_40 ;
    %wait E_0x98ae40;
    %load/vec4 v0x9976a0_0;
    %store/vec4 v0x9974f0_0, 0, 1;
    %load/vec4 v0x996e90_0;
    %store/vec4 v0x996df0_0, 0, 1;
    %load/vec4 v0x997100_0;
    %store/vec4 v0x997060_0, 0, 1;
    %load/vec4 v0x996980_0;
    %store/vec4 v0x996880_0, 0, 32;
    %load/vec4 v0x997880_0;
    %store/vec4 v0x9977e0_0, 0, 32;
    %load/vec4 v0x997b10_0;
    %store/vec4 v0x997a50_0, 0, 5;
    %load/vec4 v0x997340_0;
    %store/vec4 v0x9972a0_0, 0, 32;
    %load/vec4 v0x996cb0_0;
    %store/vec4 v0x996c10_0, 0, 1;
    %jmp T_40;
    .thread T_40;
    .scope S_0x996480;
T_41 ;
    %wait E_0x98c2b0;
    %load/vec4 v0x9974f0_0;
    %store/vec4 v0x997740_0, 0, 1;
    %load/vec4 v0x996df0_0;
    %store/vec4 v0x996fc0_0, 0, 1;
    %load/vec4 v0x997060_0;
    %store/vec4 v0x9971d0_0, 0, 1;
    %load/vec4 v0x996880_0;
    %store/vec4 v0x996a40_0, 0, 32;
    %load/vec4 v0x9977e0_0;
    %store/vec4 v0x997960_0, 0, 32;
    %load/vec4 v0x997a50_0;
    %store/vec4 v0x997c00_0, 0, 5;
    %load/vec4 v0x9972a0_0;
    %store/vec4 v0x997430_0, 0, 32;
    %load/vec4 v0x996c10_0;
    %store/vec4 v0x996d50_0, 0, 1;
    %jmp T_41;
    .thread T_41;
    .scope S_0x98aba0;
T_42 ;
    %vpi_call 9 14 "$readmemh", "hello.s", v0x98b7c0 {0 0 0};
    %end;
    .thread T_42;
    .scope S_0x98aba0;
T_43 ;
    %wait E_0x98ae40;
    %load/vec4 v0x98b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x98bb10_0;
    %load/vec4 v0x98b450_0;
    %subi 1048576, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x98b7c0, 0, 4;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x99e780;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x99eaf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x99f580_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x99f800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x99f0b0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x99fb40_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x99f320_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x99ee50_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0x99e780;
T_45 ;
    %wait E_0x98ae40;
    %load/vec4 v0x99f9b0_0;
    %store/vec4 v0x99f800_0, 0, 1;
    %load/vec4 v0x99f150_0;
    %store/vec4 v0x99f0b0_0, 0, 1;
    %load/vec4 v0x99ebf0_0;
    %store/vec4 v0x99eaf0_0, 0, 32;
    %load/vec4 v0x99f640_0;
    %store/vec4 v0x99f580_0, 0, 32;
    %load/vec4 v0x99fbe0_0;
    %store/vec4 v0x99fb40_0, 0, 5;
    %load/vec4 v0x99f3c0_0;
    %store/vec4 v0x99f320_0, 0, 32;
    %load/vec4 v0x99ef40_0;
    %store/vec4 v0x99ee50_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0x99e780;
T_46 ;
    %wait E_0x98c2b0;
    %load/vec4 v0x99f800_0;
    %store/vec4 v0x99fa50_0, 0, 1;
    %load/vec4 v0x99f0b0_0;
    %store/vec4 v0x99f280_0, 0, 1;
    %load/vec4 v0x99eaf0_0;
    %store/vec4 v0x99ecb0_0, 0, 32;
    %load/vec4 v0x99f580_0;
    %store/vec4 v0x99f730_0, 0, 32;
    %load/vec4 v0x99fb40_0;
    %store/vec4 v0x99fcf0_0, 0, 5;
    %load/vec4 v0x99f320_0;
    %store/vec4 v0x99f4b0_0, 0, 32;
    %load/vec4 v0x99ee50_0;
    %store/vec4 v0x99efe0_0, 0, 1;
    %jmp T_46;
    .thread T_46;
    .scope S_0x99bc50;
T_47 ;
    %wait E_0x99be90;
    %load/vec4 v0x99c1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_47.0, 8;
    %load/vec4 v0x99bf10_0;
    %jmp/1 T_47.1, 8;
T_47.0 ; End of true expr.
    %load/vec4 v0x99c010_0;
    %jmp/0 T_47.1, 8;
 ; End of false expr.
    %blend;
T_47.1;
    %store/vec4 v0x99c0f0_0, 0, 32;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x99c350;
T_48 ;
    %wait E_0x99c590;
    %load/vec4 v0x99c900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_48.0, 8;
    %load/vec4 v0x99c610_0;
    %jmp/1 T_48.1, 8;
T_48.0 ; End of true expr.
    %load/vec4 v0x99c720_0;
    %jmp/0 T_48.1, 8;
 ; End of false expr.
    %blend;
T_48.1;
    %store/vec4 v0x99c7e0_0, 0, 32;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x98eec0;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x990640_0, 0, 1;
    %end;
    .thread T_49;
    .scope S_0x98eec0;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x990400_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0x98eec0;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9904c0_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x98eec0;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x990580_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_0x98eec0;
T_53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x990010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98ff70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98f4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98f620_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x98f580_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x98f730_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98f3f0_0, 0, 1;
    %end;
    .thread T_53;
    .scope S_0x98eec0;
T_54 ;
    %wait E_0x98bf70;
    %load/vec4 v0x98fea0_0;
    %load/vec4 v0x98fc10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x98fea0_0;
    %load/vec4 v0x98fdd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x98f810_0;
    %and;
    %store/vec4 v0x990640_0, 0, 1;
    %load/vec4 v0x98f2e0_0;
    %load/vec4 v0x98f950_0;
    %and;
    %load/vec4 v0x9901c0_0;
    %load/vec4 v0x98fc10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x9901c0_0;
    %load/vec4 v0x98fdd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %store/vec4 v0x9904c0_0, 0, 1;
    %load/vec4 v0x98f2e0_0;
    %load/vec4 v0x98f8b0_0;
    %and;
    %load/vec4 v0x990260_0;
    %load/vec4 v0x98fc10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x990260_0;
    %load/vec4 v0x98fdd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %store/vec4 v0x990580_0, 0, 1;
    %load/vec4 v0x9904c0_0;
    %load/vec4 v0x990580_0;
    %or;
    %store/vec4 v0x990400_0, 0, 1;
    %load/vec4 v0x990640_0;
    %flag_set/vec4 8;
    %load/vec4 v0x990400_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_54.0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x990010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x98ff70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x98f3f0_0, 0, 1;
    %jmp T_54.1;
T_54.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x990010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98ff70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98f3f0_0, 0, 1;
T_54.1 ;
    %load/vec4 v0x98fc10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x98fc10_0;
    %load/vec4 v0x990260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x98fab0_0;
    %and;
    %store/vec4 v0x98f4b0_0, 0, 1;
    %load/vec4 v0x98fdd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x98fdd0_0;
    %load/vec4 v0x990260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x98fab0_0;
    %and;
    %store/vec4 v0x98f620_0, 0, 1;
    %load/vec4 v0x98fd00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x98fd00_0;
    %load/vec4 v0x990260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x98fab0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x98f580_0, 0, 2;
    %jmp T_54.3;
T_54.2 ;
    %load/vec4 v0x98fd00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x98fd00_0;
    %load/vec4 v0x990320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x98fb50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x98f580_0, 0, 2;
    %jmp T_54.5;
T_54.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x98f580_0, 0, 2;
T_54.5 ;
T_54.3 ;
    %load/vec4 v0x98fea0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x98fea0_0;
    %load/vec4 v0x990260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x98fab0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x98f730_0, 0, 2;
    %jmp T_54.7;
T_54.6 ;
    %load/vec4 v0x98fea0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x98fea0_0;
    %load/vec4 v0x990320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x98fb50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x98f730_0, 0, 2;
    %jmp T_54.9;
T_54.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x98f730_0, 0, 2;
T_54.9 ;
T_54.7 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x988890;
T_55 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x9a49b0_0, 0, 5;
    %end;
    .thread T_55;
    .scope S_0x988890;
T_56 ;
    %end;
    .thread T_56;
    .scope S_0x988890;
T_57 ;
    %wait E_0x988ac0;
    %vpi_call 5 132 "$display", $time, "RegWriteD %x RegWriteE %x RegWriteM %x RegWriteW %x", v0x9a2f80_0, v0x9a3070_0, v0x9a3110_0, v0x9a31b0_0 {0 0 0};
    %vpi_call 5 133 "$display", $time, "PCConnn = %x, RD1_D = %x, JumpRegister = %x, PC = %x, instrD = %x, Jump = %x", v0x9a1de0_0, v0x9a25b0_0, v0x9a13c0_0, v0x9a1b40_0, v0x9a4820_0, v0x9a0ea0_0 {0 0 0};
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x939130;
T_58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a4a50_0, 0, 1;
    %end;
    .thread T_58;
    .scope S_0x939130;
T_59 ;
    %load/vec4 v0x9a4a50_0;
    %inv;
    %assign/vec4 v0x9a4a50_0, 0;
    %delay 5, 0;
    %jmp T_59;
    .thread T_59;
    .scope S_0x939130;
T_60 ;
    %delay 400, 0;
    %vpi_call 4 14 "$finish" {0 0 0};
    %end;
    .thread T_60;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "./jump.v";
    "./mux.v";
    "test_cpu.v";
    "./cpu.v";
    "./add4.v";
    "./ALU.v";
    "./control.v";
    "./data_memory.v";
    "./ex_reg.v";
    "./hazard_unit.v";
    "./id_reg.v";
    "./if_reg.v";
    "./inst_memory.v";
    "./mem_reg.v";
    "./registers.v";
    "./wb_reg.v";
