#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Nov  1 13:10:54 2017
# Process ID: 26501
# Current directory: /home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_pwm_8bit_0_0_synth_1
# Command line: vivado -log design_1_pwm_8bit_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pwm_8bit_0_0.tcl
# Log file: /home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_pwm_8bit_0_0_synth_1/design_1_pwm_8bit_0_0.vds
# Journal file: /home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_pwm_8bit_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_pwm_8bit_0_0.tcl -notrace
Command: synth_design -top design_1_pwm_8bit_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26521 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1155.641 ; gain = 57.992 ; free physical = 1559 ; free virtual = 3457
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_pwm_8bit_0_0' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_pwm_8bit_0_0/synth/design_1_pwm_8bit_0_0.vhd:65]
	Parameter bitshift bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pwm_8bit' declared at '/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/pwm_8bit.vhd:37' bound to instance 'U0' of component 'pwm_8bit' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_pwm_8bit_0_0/synth/design_1_pwm_8bit_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'pwm_8bit' [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/pwm_8bit.vhd:48]
	Parameter bitshift bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'duty_cycle_in' is read in the process but is not in the sensitivity list [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/pwm_8bit.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'pwm_8bit' (1#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/pwm_8bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_pwm_8bit_0_0' (2#1) [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/bd/design_1/ip/design_1_pwm_8bit_0_0/synth/design_1_pwm_8bit_0_0.vhd:65]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.141 ; gain = 98.492 ; free physical = 1568 ; free virtual = 3466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.141 ; gain = 98.492 ; free physical = 1568 ; free virtual = 3467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1204.145 ; gain = 106.496 ; free physical = 1568 ; free virtual = 3467
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/pwm_8bit.vhd:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1212.152 ; gain = 114.504 ; free physical = 1562 ; free virtual = 3460
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U0/counter_reg was removed.  [/home/frederik/Documents/Rob_Electronics/lab3/lab3.srcs/sources_1/new/pwm_8bit.vhd:58]
INFO: [Synth 8-3332] Sequential element (U0/counter_reg[13]) is unused and will be removed from module design_1_pwm_8bit_0_0.
INFO: [Synth 8-3332] Sequential element (U0/counter_reg[14]) is unused and will be removed from module design_1_pwm_8bit_0_0.
INFO: [Synth 8-3332] Sequential element (U0/counter_reg[15]) is unused and will be removed from module design_1_pwm_8bit_0_0.
INFO: [Synth 8-3332] Sequential element (U0/counter_reg[16]) is unused and will be removed from module design_1_pwm_8bit_0_0.
INFO: [Synth 8-3332] Sequential element (U0/counter_reg[17]) is unused and will be removed from module design_1_pwm_8bit_0_0.
INFO: [Synth 8-3332] Sequential element (U0/counter_reg[18]) is unused and will be removed from module design_1_pwm_8bit_0_0.
INFO: [Synth 8-3332] Sequential element (U0/counter_reg[19]) is unused and will be removed from module design_1_pwm_8bit_0_0.
INFO: [Synth 8-3332] Sequential element (U0/counter_reg[20]) is unused and will be removed from module design_1_pwm_8bit_0_0.
INFO: [Synth 8-3332] Sequential element (U0/counter_reg[21]) is unused and will be removed from module design_1_pwm_8bit_0_0.
INFO: [Synth 8-3332] Sequential element (U0/counter_reg[22]) is unused and will be removed from module design_1_pwm_8bit_0_0.
INFO: [Synth 8-3332] Sequential element (U0/counter_reg[23]) is unused and will be removed from module design_1_pwm_8bit_0_0.
INFO: [Synth 8-3332] Sequential element (U0/counter_reg[24]) is unused and will be removed from module design_1_pwm_8bit_0_0.
INFO: [Synth 8-3332] Sequential element (U0/counter_reg[25]) is unused and will be removed from module design_1_pwm_8bit_0_0.
INFO: [Synth 8-3332] Sequential element (U0/counter_reg[26]) is unused and will be removed from module design_1_pwm_8bit_0_0.
INFO: [Synth 8-3332] Sequential element (U0/counter_reg[27]) is unused and will be removed from module design_1_pwm_8bit_0_0.
INFO: [Synth 8-3332] Sequential element (U0/counter_reg[28]) is unused and will be removed from module design_1_pwm_8bit_0_0.
INFO: [Synth 8-3332] Sequential element (U0/counter_reg[29]) is unused and will be removed from module design_1_pwm_8bit_0_0.
INFO: [Synth 8-3332] Sequential element (U0/counter_reg[30]) is unused and will be removed from module design_1_pwm_8bit_0_0.
INFO: [Synth 8-3332] Sequential element (U0/counter_reg[31]) is unused and will be removed from module design_1_pwm_8bit_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1315.730 ; gain = 218.082 ; free physical = 1425 ; free virtual = 3323
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1315.730 ; gain = 218.082 ; free physical = 1424 ; free virtual = 3323
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1323.738 ; gain = 226.090 ; free physical = 1423 ; free virtual = 3322
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1323.738 ; gain = 226.090 ; free physical = 1424 ; free virtual = 3322
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1323.738 ; gain = 226.090 ; free physical = 1424 ; free virtual = 3322
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1323.738 ; gain = 226.090 ; free physical = 1424 ; free virtual = 3322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1323.738 ; gain = 226.090 ; free physical = 1424 ; free virtual = 3322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1323.738 ; gain = 226.090 ; free physical = 1424 ; free virtual = 3322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1323.738 ; gain = 226.090 ; free physical = 1424 ; free virtual = 3322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT1   |    13|
|3     |LUT4   |     8|
|4     |FDCE   |    13|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |    40|
|2     |  U0     |pwm_8bit |    40|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1323.738 ; gain = 226.090 ; free physical = 1424 ; free virtual = 3322
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1323.738 ; gain = 226.090 ; free physical = 1426 ; free virtual = 3324
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1323.746 ; gain = 226.090 ; free physical = 1426 ; free virtual = 3324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

32 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1400.738 ; gain = 315.672 ; free physical = 1368 ; free virtual = 3266
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_pwm_8bit_0_0_synth_1/design_1_pwm_8bit_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1842.258 ; gain = 441.520 ; free physical = 930 ; free virtual = 2827
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/lab3/lab3.runs/design_1_pwm_8bit_0_0_synth_1/design_1_pwm_8bit_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1842.258 ; gain = 0.000 ; free physical = 927 ; free virtual = 2824
INFO: [Common 17-206] Exiting Vivado at Wed Nov  1 13:11:26 2017...
