5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (real3.1.vcd) 2 -o (real3.1.cdd) 2 -v (real3.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 real3.1.v 9 35 1
2 1 3d 15 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 11 111000b 1 0 63 0 64 53 0 123.500000
1 b 2 12 107000b 1 0 63 0 64 17 0 ffffffff 0 7b 0 0 0 ffffffff 0 0 0 0
1 c 3 12 107000e 1 0 63 0 64 17 0 ffffffff 0 7c 0 0 0 ffffffff 0 0 0 0
1 d 4 13 107000b 1 0 0 0 1 17 0 1 0 1 0 0
4 1 15 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 real3.1.v 0 24 1
2 2 0 16 50009 1 61004 0 0 64 16 0 0 0 0
2 3 1 16 10001 0 1410 0 0 64 1 b
2 4 37 16 10009 1 16 2 3
2 5 0 17 50009 1 61004 0 0 64 16 0 0 0 0
2 6 1 17 10001 0 1410 0 0 64 1 c
2 7 37 17 10009 1 16 5 6
2 8 0 18 50008 1 21004 0 0 1 16 0 0
2 9 1 18 10001 0 1410 0 0 1 1 d
2 10 37 18 10008 1 16 8 9
2 11 0 19 20002 1 1008 0 0 32 48 5 0
2 12 2c 19 10002 2 900a 11 0 32 18 0 ffffffff 0 0 0 0
2 13 0 20 50009 1 1004 0 0 64 20 1 123.5
2 14 1 20 10001 0 1410 0 0 64 37 a
2 15 37 20 10009 1 16 13 14
2 16 1 21 c000c 1 1004 0 0 64 37 a
2 17 6c 21 c000c 1 1000 16 0 64 22 0 123.500000
2 18 75 21 5000e 1 1000 0 17 64 50 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 19 1 21 10001 0 1410 0 0 64 1 b
2 20 37 21 1000e 1 10003a 18 19
2 21 1 22 50005 1 1004 0 0 64 37 a
2 22 1 22 10001 0 1410 0 0 64 1 c
2 23 37 22 10005 1 16 21 22
2 24 1 23 b000b 1 1008 0 0 64 1 c
2 25 1 23 60006 1 1008 0 0 64 1 b
2 26 15 23 6000b 1 201208 24 25 1 18 0 1 0 1 0 0
2 27 1 23 10001 0 1410 0 0 1 1 d
2 28 37 23 1000c 1 1a 26 27
4 4 16 1 11 7 7 4
4 7 17 1 0 10 10 4
4 10 18 1 0 12 12 4
4 12 19 1 0 15 0 4
4 15 20 1 0 20 20 4
4 20 21 1 0 23 23 4
4 23 22 1 0 28 28 4
4 28 23 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 real3.1.v 0 33 1
