INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/Factorial_with_wrapper_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_with_wrapper_TB
