
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003626                       # Number of seconds simulated
sim_ticks                                  3625515594                       # Number of ticks simulated
final_tick                               533189895531                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 304284                       # Simulator instruction rate (inst/s)
host_op_rate                                   394042                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 278550                       # Simulator tick rate (ticks/s)
host_mem_usage                               16939324                       # Number of bytes of host memory used
host_seconds                                 13015.67                       # Real time elapsed on the host
sim_insts                                  3960453702                       # Number of instructions simulated
sim_ops                                    5128715232                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       165888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       172800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       205440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        79232                       # Number of bytes read from this memory
system.physmem.bytes_read::total               630016                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       203520                       # Number of bytes written to this memory
system.physmem.bytes_written::total            203520                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1296                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1350                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1605                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          619                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4922                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1590                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1590                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       388359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     45755699                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       529580                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     47662186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       458969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     56665044                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       458969                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     21853995                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               173772801                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       388359                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       529580                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       458969                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       458969                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1835877                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          56135464                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               56135464                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          56135464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       388359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     45755699                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       529580                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     47662186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       458969                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     56665044                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       458969                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     21853995                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              229908265                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8694283                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3114240                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2556831                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203237                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1257836                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1202975                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314554                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8881                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3202513                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17080899                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3114240                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1517529                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3664473                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1086484                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        750896                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565128                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79880                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8498090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.470270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.332061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4833617     56.88%     56.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366762      4.32%     61.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318674      3.75%     64.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342926      4.04%     68.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          298112      3.51%     72.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154601      1.82%     74.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101276      1.19%     75.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270392      3.18%     78.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1811730     21.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8498090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.358194                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.964613                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3372228                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       707142                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3482835                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56503                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        879373                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507727                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1020                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20250818                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6273                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        879373                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3540755                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         346754                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        82493                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3366861                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       281846                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19557834                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          439                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        177655                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76594                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           21                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27164535                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91168838                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91168838                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10357540                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3322                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1724                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           745060                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1938878                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008722                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25886                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       312262                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18431311                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3320                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14776315                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29326                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6155915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18821989                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          124                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8498090                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.738781                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907843                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3077225     36.21%     36.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1787523     21.03%     57.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1192518     14.03%     71.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       766685      9.02%     80.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       752839      8.86%     89.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442047      5.20%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338412      3.98%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75090      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65751      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8498090                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108055     68.72%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         22441     14.27%     83.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26735     17.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12144867     82.19%     82.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200822      1.36%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1579116     10.69%     94.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       849913      5.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14776315                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.699544                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             157236                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010641                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38237280                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24590671                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14360234                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14933551                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        25992                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       709675                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228822                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        879373                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         272145                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16360                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18434631                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        28813                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1938878                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008722                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1722                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11490                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          751                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122619                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115388                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238007                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14517435                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485391                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258878                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2310993                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2058043                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            825602                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.669768                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14374552                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14360234                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9361449                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26140597                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.651687                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358119                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6195648                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205350                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7618717                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.606481                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.168079                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3093187     40.60%     40.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041688     26.80%     67.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837671     10.99%     78.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427989      5.62%     84.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366598      4.81%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       178218      2.34%     91.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       202508      2.66%     93.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101064      1.33%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369794      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7618717                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369794                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25683898                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37750274                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3820                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 196193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.869428                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.869428                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.150181                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.150181                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65550884                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19687632                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19005012                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8694283                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3101152                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2706319                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       197503                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1534597                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1480083                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          224565                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6366                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3631664                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17229433                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3101152                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1704648                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3553384                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         970545                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        434157                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1790307                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        78859                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8391142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.368747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.175276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4837758     57.65%     57.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          178245      2.12%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          324939      3.87%     63.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          305552      3.64%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          491080      5.85%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          507215      6.04%     79.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          122695      1.46%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94116      1.12%     81.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1529542     18.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8391142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.356689                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.981697                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3748597                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       420824                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3436711                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        13863                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        771146                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       343082                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          771                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19305601                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        771146                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3909968                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         154335                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        48393                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3287407                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       219892                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18780614                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         75707                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        87742                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24978884                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85528183                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85528183                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16208210                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8770602                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2248                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1096                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           592896                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2857310                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       634072                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10792                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       257928                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17770254                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2190                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14964103                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20001                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5364358                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14786630                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8391142                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.783321                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.839079                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2913451     34.72%     34.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1554559     18.53%     53.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1382828     16.48%     69.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       834136      9.94%     79.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       864204     10.30%     89.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       512028      6.10%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       226957      2.70%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61050      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        41929      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8391142                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          59568     66.51%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19070     21.29%     87.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10919     12.19%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11761253     78.60%     78.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119591      0.80%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1095      0.01%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2546052     17.01%     96.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       536112      3.58%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14964103                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.721143                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              89557                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005985                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38428905                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23136853                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14481056                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15053660                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        36941                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       823920                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       155508                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        771146                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          93205                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5994                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17772448                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        21507                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2857310                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       634072                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1096                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3255                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       104888                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116961                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221849                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14687258                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2446814                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       276844                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2970101                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2218420                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            523287                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.689301                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14496944                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14481056                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8906082                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21836747                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.665584                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407848                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10844940                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12346295                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5426187                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2188                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       197838                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7619996                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620250                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.312571                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3498150     45.91%     45.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1625364     21.33%     67.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       899068     11.80%     79.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       308760      4.05%     83.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       297119      3.90%     86.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       125866      1.65%     88.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       325750      4.27%     92.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95143      1.25%     94.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       444776      5.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7619996                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10844940                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12346295                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2511951                       # Number of memory references committed
system.switch_cpus1.commit.loads              2033387                       # Number of loads committed
system.switch_cpus1.commit.membars               1094                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1929764                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10785753                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168914                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       444776                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24947702                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36316811                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3030                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 303141                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10844940                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12346295                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10844940                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.801690                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.801690                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.247365                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.247365                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67882932                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19015079                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19839051                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2188                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8694283                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3051333                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2480338                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       210694                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1295049                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1184654                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          321146                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8995                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3063057                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16917077                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3051333                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1505800                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3717486                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1125205                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        740325                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1499536                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        89996                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8430819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.479531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.297630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4713333     55.91%     55.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          326771      3.88%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          262813      3.12%     62.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          639335      7.58%     70.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          171719      2.04%     72.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          223934      2.66%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          162733      1.93%     77.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           90318      1.07%     78.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1839863     21.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8430819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.350959                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.945770                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3205536                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       722550                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3572976                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24412                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        905336                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       520668                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4643                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20216888                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        10917                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        905336                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3441375                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         156534                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       220067                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3356067                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       351432                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19494027                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2788                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        146393                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       109037                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           99                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27297947                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     90993246                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     90993246                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16663672                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10634212                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3995                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2275                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           964197                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1821669                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       924593                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        15045                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       325368                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18423401                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3877                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14607164                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30486                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6405678                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19582711                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          649                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8430819                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.732591                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.882345                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3011711     35.72%     35.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1784454     21.17%     56.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1180269     14.00%     70.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       865871     10.27%     81.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       741567      8.80%     89.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       385566      4.57%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       329169      3.90%     98.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62249      0.74%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        69963      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8430819                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          85713     71.37%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17234     14.35%     85.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17147     14.28%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12171359     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       207228      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1614      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1452259      9.94%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       774704      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14607164                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.680088                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             120094                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008222                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37795721                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24833025                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14229798                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14727258                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        54757                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       724990                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          271                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       238674                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        905336                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          76889                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8296                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18427280                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40697                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1821669                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       924593                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2263                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7397                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       124867                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       118751                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       243618                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14370974                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1360643                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       236184                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2115269                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2026562                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            754626                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.652922                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14239584                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14229798                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9266934                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26172432                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.636684                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354072                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9761944                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11988795                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6438593                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3228                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       210639                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7525483                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.593093                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.128112                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3008292     39.97%     39.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2049045     27.23%     67.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       832887     11.07%     78.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       467536      6.21%     84.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       383418      5.09%     89.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       156509      2.08%     91.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       187307      2.49%     94.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        92603      1.23%     95.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       347886      4.62%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7525483                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9761944                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11988795                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1782595                       # Number of memory references committed
system.switch_cpus2.commit.loads              1096676                       # Number of loads committed
system.switch_cpus2.commit.membars               1614                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1722480                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10802446                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       244096                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       347886                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25604985                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37760819                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4215                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 263464                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9761944                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11988795                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9761944                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.890630                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.890630                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.122800                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.122800                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        64645239                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19674334                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18654510                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3228                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8694283                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3151494                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2566188                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       211709                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1341806                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1239958                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          323815                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9473                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3482034                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17219990                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3151494                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1563773                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3617453                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1084236                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        548044                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1701957                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85015                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8516528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.490526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.299982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4899075     57.52%     57.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          194567      2.28%     59.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          255678      3.00%     62.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          383053      4.50%     67.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          371096      4.36%     71.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          282858      3.32%     74.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          166970      1.96%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          250787      2.94%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1712444     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8516528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.362479                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.980611                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3597164                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       536630                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3486359                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27584                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        868790                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       532134                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          193                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20599392                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1061                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        868790                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3789263                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         102458                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       156622                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3317245                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       282144                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19993434                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          112                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        121379                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        88904                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           10                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27865488                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93108426                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93108426                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17286764                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10578664                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4151                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2328                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           798911                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1853568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       979160                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19223                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       440747                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18574512                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3965                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14941929                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28096                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6058094                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18456161                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          589                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8516528                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.754462                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.889628                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2937146     34.49%     34.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1882560     22.10%     56.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1247065     14.64%     71.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       813656      9.55%     80.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       760111      8.93%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       411307      4.83%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       299831      3.52%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90510      1.06%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74342      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8516528                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          73210     69.94%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15009     14.34%     84.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16450     15.72%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12439559     83.25%     83.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       211124      1.41%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1476312      9.88%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       813246      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14941929                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.718592                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             104671                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007005                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38533149                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24636658                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14524405                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15046600                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        51131                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       712578                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       247852                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           75                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        868790                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          59579                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9793                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18578482                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       128664                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1853568                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       979160                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2277                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7403                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       129398                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119703                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       249101                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14658282                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1390371                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       283643                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2187871                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2052986                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            797500                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.685968                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14528493                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14524405                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9331834                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26198773                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.670570                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356194                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10123996                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12443652                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6134826                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3376                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       214959                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7647738                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.627102                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.142786                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2938057     38.42%     38.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2208199     28.87%     67.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       804340     10.52%     77.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       463535      6.06%     83.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       389942      5.10%     88.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       211168      2.76%     91.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       178854      2.34%     94.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        81708      1.07%     95.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       371935      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7647738                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10123996                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12443652                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1872295                       # Number of memory references committed
system.switch_cpus3.commit.loads              1140987                       # Number of loads committed
system.switch_cpus3.commit.membars               1688                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1784910                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11216196                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       253956                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       371935                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25854281                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38026239                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3103                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 177755                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10123996                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12443652                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10123996                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.858780                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.858780                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.164443                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.164443                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65963745                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20068971                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19020162                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3376                       # number of misc regfile writes
system.l20.replacements                          1307                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          694151                       # Total number of references to valid blocks.
system.l20.sampled_refs                         17691                       # Sample count of references to valid blocks.
system.l20.avg_refs                         39.237522                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          407.532560                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.967871                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   676.450609                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                    1                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         15288.048960                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024874                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000669                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.041287                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000061                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.933108                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         8552                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8552                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2198                       # number of Writeback hits
system.l20.Writeback_hits::total                 2198                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         8552                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8552                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         8552                       # number of overall hits
system.l20.overall_hits::total                   8552                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1296                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1307                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1296                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1307                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1296                       # number of overall misses
system.l20.overall_misses::total                 1307                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1222763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    208011952                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      209234715                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1222763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    208011952                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       209234715                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1222763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    208011952                       # number of overall miss cycles
system.l20.overall_miss_latency::total      209234715                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9848                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9859                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2198                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2198                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9848                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9859                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9848                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9859                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.131600                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.132569                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.131600                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.132569                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.131600                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.132569                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 111160.272727                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 160503.049383                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 160087.769702                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 111160.272727                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 160503.049383                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 160087.769702                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 111160.272727                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 160503.049383                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 160087.769702                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 449                       # number of writebacks
system.l20.writebacks::total                      449                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1296                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1307                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1296                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1307                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1296                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1307                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1098133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    193268525                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    194366658                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1098133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    193268525                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    194366658                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1098133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    193268525                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    194366658                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.131600                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.132569                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.131600                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.132569                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.131600                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.132569                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99830.272727                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149126.948302                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148712.056618                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 99830.272727                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 149126.948302                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148712.056618                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 99830.272727                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 149126.948302                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148712.056618                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1365                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          177514                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17749                       # Sample count of references to valid blocks.
system.l21.avg_refs                         10.001352                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1040.223332                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.937038                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   717.279007                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         14611.560622                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.063490                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000912                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.043779                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.891819                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3993                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3993                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1277                       # number of Writeback hits
system.l21.Writeback_hits::total                 1277                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3993                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3993                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3993                       # number of overall hits
system.l21.overall_hits::total                   3993                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1350                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1365                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1350                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1365                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1350                       # number of overall misses
system.l21.overall_misses::total                 1365                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2046255                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    184720593                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      186766848                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2046255                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    184720593                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       186766848                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2046255                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    184720593                       # number of overall miss cycles
system.l21.overall_miss_latency::total      186766848                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5343                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5358                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1277                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1277                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5343                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5358                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5343                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5358                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.252667                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.254759                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.252667                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.254759                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.252667                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.254759                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       136417                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 136830.068889                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 136825.529670                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       136417                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 136830.068889                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 136825.529670                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       136417                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 136830.068889                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 136825.529670                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 235                       # number of writebacks
system.l21.writebacks::total                      235                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1350                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1365                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1350                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1365                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1350                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1365                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1868805                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    168686032                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    170554837                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1868805                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    168686032                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    170554837                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1868805                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    168686032                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    170554837                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.252667                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.254759                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.252667                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.254759                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.252667                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.254759                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       124587                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 124952.616296                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 124948.598535                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       124587                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 124952.616296                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 124948.598535                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       124587                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 124952.616296                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 124948.598535                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1618                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          747926                       # Total number of references to valid blocks.
system.l22.sampled_refs                         18002                       # Sample count of references to valid blocks.
system.l22.avg_refs                         41.546828                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          986.244574                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.967095                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   841.825113                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst                    1                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         14541.963218                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.060196                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000791                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.051381                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000061                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.887571                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         5632                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   5632                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            2139                       # number of Writeback hits
system.l22.Writeback_hits::total                 2139                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         5632                       # number of demand (read+write) hits
system.l22.demand_hits::total                    5632                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         5632                       # number of overall hits
system.l22.overall_hits::total                   5632                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1605                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1618                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1605                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1618                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1605                       # number of overall misses
system.l22.overall_misses::total                 1618                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1968796                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    254009816                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      255978612                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1968796                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    254009816                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       255978612                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1968796                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    254009816                       # number of overall miss cycles
system.l22.overall_miss_latency::total      255978612                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         7237                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               7250                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         2139                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             2139                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         7237                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                7250                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         7237                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               7250                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.221777                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.223172                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.221777                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.223172                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.221777                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.223172                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 151445.846154                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 158261.567601                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 158206.805933                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 151445.846154                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 158261.567601                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 158206.805933                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 151445.846154                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 158261.567601                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 158206.805933                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 472                       # number of writebacks
system.l22.writebacks::total                      472                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1605                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1618                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1605                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1618                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1605                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1618                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1820158                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    235727065                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    237547223                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1820158                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    235727065                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    237547223                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1820158                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    235727065                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    237547223                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.221777                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.223172                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.221777                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.223172                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.221777                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.223172                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140012.153846                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146870.445483                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 146815.341780                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 140012.153846                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 146870.445483                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 146815.341780                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 140012.153846                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 146870.445483                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 146815.341780                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           632                       # number of replacements
system.l23.tagsinuse                     16383.960697                       # Cycle average of tags in use
system.l23.total_refs                          584191                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17016                       # Sample count of references to valid blocks.
system.l23.avg_refs                         34.331864                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         2504.890592                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.968453                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   327.268093                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         13538.833560                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.152886                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000792                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.019975                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.826345                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         4538                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4538                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2593                       # number of Writeback hits
system.l23.Writeback_hits::total                 2593                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         4538                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4538                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         4538                       # number of overall hits
system.l23.overall_hits::total                   4538                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          619                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  632                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          619                       # number of demand (read+write) misses
system.l23.demand_misses::total                   632                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          619                       # number of overall misses
system.l23.overall_misses::total                  632                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3542180                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     86688363                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       90230543                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3542180                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     86688363                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        90230543                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3542180                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     86688363                       # number of overall miss cycles
system.l23.overall_miss_latency::total       90230543                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5157                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5170                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2593                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2593                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5157                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5170                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5157                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5170                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.120031                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.122244                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.120031                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.122244                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.120031                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.122244                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 140045.820679                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 142769.846519                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 140045.820679                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 142769.846519                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 272475.384615                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 140045.820679                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 142769.846519                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 434                       # number of writebacks
system.l23.writebacks::total                      434                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          619                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             632                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          619                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              632                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          619                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             632                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     79614413                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     83008645                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     79614413                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     83008645                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3394232                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     79614413                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     83008645                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.120031                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.122244                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.120031                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.122244                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.120031                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.122244                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 128617.791599                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 131342.792722                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 128617.791599                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 131342.792722                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 261094.769231                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 128617.791599                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 131342.792722                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.967836                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001572778                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817736.439201                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.967836                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882961                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565117                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565117                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565117                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565117                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565117                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565117                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1274133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1274133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1274133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1274133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1274133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1274133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565128                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565128                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565128                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565128                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565128                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565128                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 115830.272727                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 115830.272727                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 115830.272727                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 115830.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 115830.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 115830.272727                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1233763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1233763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1233763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1233763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1233763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1233763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 112160.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 112160.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9848                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469737                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10104                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17267.392815                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.880648                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.119352                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897971                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102029                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167988                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167988                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1652                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1652                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944665                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944665                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944665                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944665                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37748                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37748                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37763                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37763                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37763                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37763                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1519197335                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1519197335                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       879638                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       879638                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1520076973                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1520076973                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1520076973                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1520076973                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205736                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205736                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982428                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982428                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982428                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982428                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031307                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031307                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019049                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019049                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019049                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019049                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 40245.770239                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40245.770239                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 58642.533333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58642.533333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 40253.077695                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40253.077695                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 40253.077695                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40253.077695                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2198                       # number of writebacks
system.cpu0.dcache.writebacks::total             2198                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27900                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27900                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27915                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27915                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27915                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27915                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9848                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9848                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9848                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9848                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9848                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9848                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    286739811                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    286739811                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    286739811                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    286739811                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    286739811                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    286739811                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004968                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004968                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004968                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004968                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29116.552701                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29116.552701                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29116.552701                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29116.552701                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29116.552701                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29116.552701                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.936984                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913256281                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1684974.688192                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.936984                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023937                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868489                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1790291                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1790291                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1790291                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1790291                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1790291                       # number of overall hits
system.cpu1.icache.overall_hits::total        1790291                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2219770                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2219770                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2219770                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2219770                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2219770                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2219770                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1790307                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1790307                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1790307                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1790307                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1790307                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1790307                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 138735.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 138735.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 138735.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 138735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 138735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 138735.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2081269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2081269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2081269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2081269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2081269                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2081269                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 138751.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 138751.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5343                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207664737                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5599                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              37089.611895                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.241606                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.758394                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.786100                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.213900                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2216969                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2216969                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       476375                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        476375                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1095                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1095                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1094                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1094                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2693344                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2693344                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2693344                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2693344                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        16164                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16164                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16164                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16164                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16164                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16164                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1240492716                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1240492716                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1240492716                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1240492716                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1240492716                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1240492716                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2233133                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2233133                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       476375                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       476375                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1094                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1094                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2709508                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2709508                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2709508                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2709508                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007238                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007238                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005966                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005966                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005966                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005966                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 76744.167038                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76744.167038                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 76744.167038                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76744.167038                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 76744.167038                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76744.167038                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1277                       # number of writebacks
system.cpu1.dcache.writebacks::total             1277                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        10821                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10821                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        10821                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10821                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        10821                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10821                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5343                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5343                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5343                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5343                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5343                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5343                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    213438367                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    213438367                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    213438367                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    213438367                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    213438367                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    213438367                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002393                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002393                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001972                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001972                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39947.289351                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39947.289351                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39947.289351                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39947.289351                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39947.289351                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39947.289351                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.967051                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006580273                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2029395.711694                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.967051                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020781                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794819                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1499518                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1499518                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1499518                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1499518                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1499518                       # number of overall hits
system.cpu2.icache.overall_hits::total        1499518                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2702453                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2702453                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2702453                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2702453                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2702453                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2702453                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1499536                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1499536                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1499536                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1499536                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1499536                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1499536                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000012                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000012                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 150136.277778                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 150136.277778                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 150136.277778                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 150136.277778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 150136.277778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 150136.277778                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1994136                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1994136                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1994136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1994136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1994136                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1994136                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 153395.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 153395.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 153395.076923                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 153395.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 153395.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 153395.076923                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7237                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165453274                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7493                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              22081.045509                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   224.925063                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    31.074937                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.878614                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.121386                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1033237                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1033237                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       682691                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        682691                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2172                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2172                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1614                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1614                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1715928                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1715928                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1715928                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1715928                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        15992                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        15992                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15992                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15992                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15992                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15992                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    962787907                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    962787907                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    962787907                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    962787907                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    962787907                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    962787907                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1049229                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1049229                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       682691                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       682691                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1614                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1614                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1731920                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1731920                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1731920                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1731920                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015242                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015242                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009234                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009234                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009234                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009234                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 60204.346361                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 60204.346361                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 60204.346361                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 60204.346361                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 60204.346361                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 60204.346361                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2139                       # number of writebacks
system.cpu2.dcache.writebacks::total             2139                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8755                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8755                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8755                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8755                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8755                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8755                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7237                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7237                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7237                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7237                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7237                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7237                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    298893576                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    298893576                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    298893576                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    298893576                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    298893576                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    298893576                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006897                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006897                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004179                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004179                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004179                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004179                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 41300.756667                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 41300.756667                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 41300.756667                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 41300.756667                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 41300.756667                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 41300.756667                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.968410                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004925361                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026059.195565                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.968410                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020783                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794821                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1701940                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1701940                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1701940                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1701940                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1701940                       # number of overall hits
system.cpu3.icache.overall_hits::total        1701940                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4985179                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4985179                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4985179                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4985179                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4985179                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4985179                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1701957                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1701957                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1701957                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1701957                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1701957                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1701957                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 293245.823529                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 293245.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 293245.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 293245.823529                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3564326                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3564326                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3564326                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3564326                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 274178.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 274178.923077                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5157                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158258151                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5413                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29236.680399                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.306577                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.693423                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884010                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115990                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1058140                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1058140                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       727405                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        727405                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1757                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1688                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1688                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1785545                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1785545                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1785545                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1785545                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12958                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12958                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          423                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          423                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13381                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13381                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13381                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13381                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    544427857                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    544427857                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     53606915                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     53606915                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    598034772                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    598034772                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    598034772                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    598034772                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1071098                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1071098                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       727828                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       727828                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1688                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1688                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1798926                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1798926                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1798926                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1798926                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012098                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012098                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000581                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000581                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007438                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007438                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007438                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007438                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 42014.806066                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 42014.806066                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 126730.295508                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 126730.295508                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 44692.831029                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 44692.831029                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 44692.831029                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 44692.831029                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       352637                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 176318.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2593                       # number of writebacks
system.cpu3.dcache.writebacks::total             2593                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7801                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7801                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          423                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          423                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8224                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8224                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8224                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8224                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5157                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5157                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5157                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5157                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5157                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5157                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    124070844                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    124070844                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    124070844                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    124070844                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    124070844                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    124070844                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004815                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004815                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002867                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002867                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002867                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002867                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 24058.724840                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 24058.724840                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 24058.724840                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 24058.724840                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 24058.724840                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 24058.724840                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
