
*** Running vivado
    with args -log design_1_matbi_dma_ip_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_matbi_dma_ip_top_0_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_matbi_dma_ip_top_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1621.324 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.cache/ip 
Command: synth_design -top design_1_matbi_dma_ip_top_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9300
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1621.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_matbi_dma_ip_top_0_0' [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ip/design_1_matbi_dma_ip_top_0_0/synth/design_1_matbi_dma_ip_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'matbi_dma_ip_top' [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_dma_ip_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'matbi_dma_ip_control_s_axi' [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_dma_ip_control_s_axi.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_dma_ip_control_s_axi.v:237]
INFO: [Synth 8-6155] done synthesizing module 'matbi_dma_ip_control_s_axi' (0#1) [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_dma_ip_control_s_axi.v:21]
INFO: [Synth 8-6157] synthesizing module 'matbi_dma_wrapper' [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_dma_wrapper.v:21]
INFO: [Synth 8-6157] synthesizing module 'matbi_rdma' [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/RDMA/matbi_rdma.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/RDMA/matbi_rdma.v:371]
INFO: [Synth 8-6157] synthesizing module 'matbi_sync_fifo' [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_peri_ip/matbi_sync_fifo.v:22]
INFO: [Synth 8-6155] done synthesizing module 'matbi_sync_fifo' (0#1) [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_peri_ip/matbi_sync_fifo.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/RDMA/matbi_rdma.v:449]
INFO: [Synth 8-6155] done synthesizing module 'matbi_rdma' (0#1) [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/RDMA/matbi_rdma.v:21]
INFO: [Synth 8-6157] synthesizing module 'matbi_wdma' [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/WDMA/matbi_wdma.v:22]
WARNING: [Synth 8-6104] Input port 'm_axi_gmem_ARREADY' has an internal driver [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/WDMA/matbi_wdma.v:263]
INFO: [Synth 8-155] case statement is not full and has no default [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/WDMA/matbi_wdma.v:390]
INFO: [Synth 8-155] case statement is not full and has no default [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/WDMA/matbi_wdma.v:469]
INFO: [Synth 8-155] case statement is not full and has no default [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/WDMA/matbi_wdma.v:559]
INFO: [Synth 8-6155] done synthesizing module 'matbi_wdma' (0#1) [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/WDMA/matbi_wdma.v:22]
INFO: [Synth 8-6155] done synthesizing module 'matbi_dma_wrapper' (0#1) [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_dma_wrapper.v:21]
INFO: [Synth 8-6157] synthesizing module 'matbi_axis_adder' [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_axis_adder.v:25]
INFO: [Synth 8-6155] done synthesizing module 'matbi_axis_adder' (0#1) [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_axis_adder.v:25]
INFO: [Synth 8-6157] synthesizing module 'matbi_sync_fifo__parameterized0' [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_peri_ip/matbi_sync_fifo.v:22]
INFO: [Synth 8-6157] synthesizing module 'matbi_skid_buffer' [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_peri_ip/matbi_skid_buffer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'matbi_skid_buffer' (0#1) [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_peri_ip/matbi_skid_buffer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'matbi_sync_fifo__parameterized0' (0#1) [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_peri_ip/matbi_sync_fifo.v:22]
INFO: [Synth 8-6155] done synthesizing module 'matbi_dma_ip_top' (0#1) [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_dma_ip_top.v:24]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matbi_dma_ip_top_0_0' (0#1) [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ip/design_1_matbi_dma_ip_top_0_0/synth/design_1_matbi_dma_ip_top_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_dma_ip_control_s_axi.v:318]
WARNING: [Synth 8-6014] Unused sequential element r_burst_cnt_r_reg was removed.  [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/RDMA/matbi_rdma.v:473]
WARNING: [Synth 8-6014] Unused sequential element r_w_hs_cnt_reg was removed.  [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/WDMA/matbi_wdma.v:516]
WARNING: [Synth 8-6014] Unused sequential element d1_tkeep_reg was removed.  [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_axis_adder.v:103]
WARNING: [Synth 8-6014] Unused sequential element d1_tlast_reg was removed.  [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_axis_adder.v:104]
WARNING: [Synth 8-6014] Unused sequential element d1_tid_reg was removed.  [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_axis_adder.v:105]
WARNING: [Synth 8-6014] Unused sequential element d1_tstrb_reg was removed.  [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_axis_adder.v:106]
WARNING: [Synth 8-6014] Unused sequential element d1_tuser_reg was removed.  [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_axis_adder.v:107]
WARNING: [Synth 8-6014] Unused sequential element d1_tdest_reg was removed.  [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_axis_adder.v:108]
WARNING: [Synth 8-6014] Unused sequential element d2_tkeep_reg was removed.  [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_axis_adder.v:126]
WARNING: [Synth 8-6014] Unused sequential element d2_tlast_reg was removed.  [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_axis_adder.v:127]
WARNING: [Synth 8-6014] Unused sequential element d2_tid_reg was removed.  [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_axis_adder.v:128]
WARNING: [Synth 8-6014] Unused sequential element d2_tstrb_reg was removed.  [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_axis_adder.v:129]
WARNING: [Synth 8-6014] Unused sequential element d2_tuser_reg was removed.  [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_axis_adder.v:130]
WARNING: [Synth 8-6014] Unused sequential element d2_tdest_reg was removed.  [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_axis_adder.v:131]
WARNING: [Synth 8-3848] Net m_axis_tkeep in module/entity matbi_axis_adder does not have driver. [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_axis_adder.v:54]
WARNING: [Synth 8-3848] Net m_axis_tstrb in module/entity matbi_axis_adder does not have driver. [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_axis_adder.v:55]
WARNING: [Synth 8-3848] Net m_axis_tlast in module/entity matbi_axis_adder does not have driver. [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_axis_adder.v:56]
WARNING: [Synth 8-3848] Net m_axis_tid in module/entity matbi_axis_adder does not have driver. [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_axis_adder.v:57]
WARNING: [Synth 8-3848] Net m_axis_tdest in module/entity matbi_axis_adder does not have driver. [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_axis_adder.v:58]
WARNING: [Synth 8-3848] Net m_axis_tuser in module/entity matbi_axis_adder does not have driver. [c:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.gen/sources_1/bd/design_1/ipshared/2825/matbi_dma_ip/matbi_axis_adder.v:59]
WARNING: [Synth 8-7129] Port m_axis_tkeep[7] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tkeep[6] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tkeep[5] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tkeep[4] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tkeep[3] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tkeep[2] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tkeep[1] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tkeep[0] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tstrb[7] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tstrb[6] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tstrb[5] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tstrb[4] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tstrb[3] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tstrb[2] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tstrb[1] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tstrb[0] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tlast in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tid[0] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tdest[0] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tuser[0] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_areset in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[7] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[6] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[5] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[4] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[3] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[2] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[1] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[7] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[6] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[5] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[4] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[3] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[2] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[1] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[0] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[0] in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_aclk in module matbi_axis_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_ARREADY in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RVALID in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[63] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[62] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[61] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[60] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[59] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[58] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[57] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[56] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[55] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[54] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[53] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[52] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[51] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[50] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[49] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[48] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[47] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[46] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[45] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[44] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[43] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[42] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[41] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[40] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[39] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[38] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[37] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[36] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[35] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[34] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[33] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[32] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[31] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[30] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[29] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[28] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[27] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[26] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[25] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[24] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[23] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[22] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[21] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[20] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[19] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[18] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[17] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[16] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[15] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[14] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[13] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[12] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[11] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[10] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[9] in module matbi_wdma is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[8] in module matbi_wdma is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1665.266 ; gain = 43.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1665.266 ; gain = 43.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1665.266 ; gain = 43.941
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1665.266 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1743.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1743.516 ; gain = 0.113
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1743.516 ; gain = 122.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1743.516 ; gain = 122.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1743.516 ; gain = 122.191
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'matbi_dma_ip_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'matbi_dma_ip_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'matbi_rdma'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_ar_reg' in module 'matbi_rdma'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'matbi_wdma'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_aw_reg' in module 'matbi_wdma'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_w_reg' in module 'matbi_wdma'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_b_reg' in module 'matbi_wdma'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'matbi_dma_ip_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'matbi_dma_ip_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               10
                 iSTATE0 |                               10 |                               01
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'matbi_rdma'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              001 |                               00
                   S_PRE |                              010 |                               10
                   S_RUN |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_ar_reg' using encoding 'one-hot' in module 'matbi_rdma'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              001 |                               00
                   S_PRE |                              010 |                               10
                   S_RUN |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_b_reg' using encoding 'one-hot' in module 'matbi_wdma'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               10
                 iSTATE0 |                               10 |                               01
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'matbi_wdma'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              001 |                               00
                   S_PRE |                              010 |                               10
                   S_RUN |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_aw_reg' using encoding 'one-hot' in module 'matbi_wdma'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                                0 |                               00
                   S_RUN |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_w_reg' using encoding 'sequential' in module 'matbi_wdma'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1743.516 ; gain = 122.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   24 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 13    
	   2 Input    7 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 6     
+---Registers : 
	               64 Bit    Registers := 70    
	               32 Bit    Registers := 15    
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 19    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	  11 Input   32 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 108   
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awid[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awsize[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awsize[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awsize[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awburst[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awburst[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awlock[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awlock[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awcache[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awcache[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awcache[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awcache[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awqos[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awqos[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awqos[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awqos[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awregion[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awregion[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awregion[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awregion[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_awuser[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_wstrb[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_wstrb[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_wstrb[5] driven by constant 1
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_wstrb[4] driven by constant 1
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_wid[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_wuser[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arid[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arsize[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arsize[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arsize[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arburst[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arburst[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arlock[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arlock[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arcache[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arcache[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arqos[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arqos[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arqos[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arqos[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arregion[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arregion[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arregion[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_arregion[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port m00_axi_aruser[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port s_axi_control_rresp[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port s_axi_control_rresp[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port s_axi_control_bresp[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_matbi_dma_ip_top_0_0 has port s_axi_control_bresp[0] driven by constant 0
INFO: [Synth 8-3332] Sequential element (inst/inst_control_s_axi/FSM_onehot_wstate_reg[0]) is unused and will be removed from module design_1_matbi_dma_ip_top_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_control_s_axi/FSM_onehot_rstate_reg[0]) is unused and will be removed from module design_1_matbi_dma_ip_top_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1743.516 ; gain = 122.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1743.516 ; gain = 122.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1743.516 ; gain = 122.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1743.516 ; gain = 122.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1743.516 ; gain = 122.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1743.516 ; gain = 122.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1743.516 ; gain = 122.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1743.516 ; gain = 122.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1743.516 ; gain = 122.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1743.516 ; gain = 122.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    99|
|2     |LUT1   |    37|
|3     |LUT2   |   284|
|4     |LUT3   |   376|
|5     |LUT4   |   129|
|6     |LUT5   |    59|
|7     |LUT6   |  1339|
|8     |MUXF7  |   512|
|9     |MUXF8  |   256|
|10    |FDRE   |  5313|
|11    |FDSE   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1743.516 ; gain = 122.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 1743.516 ; gain = 43.941
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1743.516 ; gain = 122.191
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1750.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 867 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1754.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 25d34195
INFO: [Common 17-83] Releasing license: Synthesis
125 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1754.340 ; gain = 133.016
INFO: [Common 17-1381] The checkpoint 'C:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.runs/design_1_matbi_dma_ip_top_0_0_synth_1/design_1_matbi_dma_ip_top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_matbi_dma_ip_top_0_0, cache-ID = 1c52d4715bb7162c
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/LAB/Project_Graduation/Project-Graduation/work_BH/mem_copy_bd/mem_copy_bd.runs/design_1_matbi_dma_ip_top_0_0_synth_1/design_1_matbi_dma_ip_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_matbi_dma_ip_top_0_0_utilization_synth.rpt -pb design_1_matbi_dma_ip_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  9 19:00:54 2025...
