

================================================================
== Vivado HLS Report for 'AXIvideo2Mat'
================================================================
* Date:           Thu Sep 28 18:05:22 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        cppSobel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.95|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    3|  1251|    3|  1251|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+------+----------+-----------+-----------+--------+----------+
        |                       |   Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name       | min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------+-----+------+----------+-----------+-----------+--------+----------+
        |- loop_wait_for_start  |    0|     0|         1|          1|          1|       0|    yes   |
        |- loop_height          |    0|  1248|  7 ~ 39  |          -|          -| 0 ~ 32 |    no    |
        | + loop_width          |    1|    33|         2|          1|          1| 0 ~ 32 |    yes   |
        | + loop_wait_for_eol   |    1|     1|         2|          1|          1|       0|    yes   |
        +-----------------------+-----+------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 3
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_user_V)
	2  / (!tmp_user_V)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2_i_i)
5 --> 
	6  / true
6 --> 
	7  / (exitcond_i_i)
	5  / (!exitcond_i_i)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (eol_2_i_i)
	8  / (!eol_2_i_i)
10 --> 
	4  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: cols_read (11)  [1/1] 0.00ns
entry:0  %cols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols)

ST_1: rows_read (12)  [1/1] 0.00ns
entry:1  %rows_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows)

ST_1: tmp (13)  [1/1] 0.00ns
entry:2  %tmp = trunc i32 %rows_read to i6

ST_1: tmp_9 (14)  [1/1] 0.00ns
entry:3  %tmp_9 = trunc i32 %cols_read to i6

ST_1: StgValue_15 (15)  [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecIFCore(i6 %tmp_9, [1 x i8]* @p_str10437, [10 x i8]* @p_str10438, [1 x i8]* @p_str10437, i32 -1, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [24 x i8]* @p_str10439)

ST_1: StgValue_16 (16)  [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecIFCore(i6 %tmp, [1 x i8]* @p_str10437, [10 x i8]* @p_str10438, [1 x i8]* @p_str10437, i32 -1, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [24 x i8]* @p_str10439)

ST_1: StgValue_17 (17)  [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_18 (18)  [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i6 %tmp_9, [10 x i8]* @ap_stable_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_19 (19)  [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(i6 %tmp, [10 x i8]* @ap_stable_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_20 (20)  [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, [5 x i8]* @p_str10435, i32 1, i32 1, [5 x i8]* @p_str10436, i32 0, i32 0, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10437, [1 x i8]* @p_str10437) nounwind

ST_1: StgValue_21 (21)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:63->cppSobel/.settings/sobel.cpp:40
entry:10  br label %.preheader187.i.i


 <State 2>: 0.00ns
ST_2: StgValue_22 (23)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:65->cppSobel/.settings/sobel.cpp:40
.preheader187.i.i:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str10461) nounwind

ST_2: tmp_i_i (24)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:65->cppSobel/.settings/sobel.cpp:40
.preheader187.i.i:1  %tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str10461)

ST_2: StgValue_24 (25)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:66->cppSobel/.settings/sobel.cpp:40
.preheader187.i.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10437) nounwind

ST_2: StgValue_25 (26)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:67->cppSobel/.settings/sobel.cpp:40
.preheader187.i.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str10437) nounwind

ST_2: empty (27)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:68->cppSobel/.settings/sobel.cpp:40
.preheader187.i.i:4  %empty = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V)

ST_2: tmp_data_V (28)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:68->cppSobel/.settings/sobel.cpp:40
.preheader187.i.i:5  %tmp_data_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 0

ST_2: tmp_user_V (29)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:68->cppSobel/.settings/sobel.cpp:40
.preheader187.i.i:6  %tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 3

ST_2: tmp_last_V (30)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:68->cppSobel/.settings/sobel.cpp:40
.preheader187.i.i:7  %tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 4

ST_2: empty_26 (31)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:70->cppSobel/.settings/sobel.cpp:40
.preheader187.i.i:8  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str10461, i32 %tmp_i_i)

ST_2: StgValue_31 (32)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:65->cppSobel/.settings/sobel.cpp:40
.preheader187.i.i:9  br i1 %tmp_user_V, label %.preheader186.i.i.preheader, label %.preheader187.i.i


 <State 3>: 1.77ns
ST_3: sof_1_i_i (34)  [1/1] 0.00ns
.preheader186.i.i.preheader:0  %sof_1_i_i = alloca i1

ST_3: StgValue_33 (35)  [1/1] 1.77ns
.preheader186.i.i.preheader:1  store i1 true, i1* %sof_1_i_i

ST_3: StgValue_34 (36)  [1/1] 1.77ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:71->cppSobel/.settings/sobel.cpp:40
.preheader186.i.i.preheader:2  br label %.preheader186.i.i


 <State 4>: 5.95ns
ST_4: axi_last_V1_i_i (38)  [1/1] 0.00ns
.preheader186.i.i:0  %axi_last_V1_i_i = phi i1 [ %axi_last_V_3_i_i, %5 ], [ %tmp_last_V, %.preheader186.i.i.preheader ]

ST_4: axi_data_V1_i_i (39)  [1/1] 0.00ns
.preheader186.i.i:1  %axi_data_V1_i_i = phi i32 [ %axi_data_V_3_i_i, %5 ], [ %tmp_data_V, %.preheader186.i.i.preheader ]

ST_4: p_i_i (40)  [1/1] 0.00ns
.preheader186.i.i:2  %p_i_i = phi i6 [ %i_V, %5 ], [ 0, %.preheader186.i.i.preheader ]

ST_4: exitcond2_i_i (41)  [1/1] 3.88ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:71->cppSobel/.settings/sobel.cpp:40
.preheader186.i.i:3  %exitcond2_i_i = icmp eq i6 %p_i_i, %tmp

ST_4: StgValue_39 (42)  [1/1] 0.00ns
.preheader186.i.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32, i64 0)

ST_4: i_V (43)  [1/1] 2.71ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:71->cppSobel/.settings/sobel.cpp:40
.preheader186.i.i:5  %i_V = add i6 %p_i_i, 1

ST_4: StgValue_41 (44)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:71->cppSobel/.settings/sobel.cpp:40
.preheader186.i.i:6  br i1 %exitcond2_i_i, label %AXIvideo2Mat.exit, label %0

ST_4: StgValue_42 (46)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:71->cppSobel/.settings/sobel.cpp:40
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10451) nounwind

ST_4: tmp_4_i_i (47)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:71->cppSobel/.settings/sobel.cpp:40
:1  %tmp_4_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10451)

ST_4: StgValue_44 (48)  [1/1] 1.77ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:73->cppSobel/.settings/sobel.cpp:40
:2  br label %1

ST_4: StgValue_45 (103)  [1/1] 0.00ns
AXIvideo2Mat.exit:0  ret void


 <State 5>: 5.95ns
ST_5: p_2_i_i (52)  [1/1] 0.00ns
:2  %p_2_i_i = phi i6 [ 0, %0 ], [ %j_V, %.critedge.i.i ]

ST_5: eol_i_i (53)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:81->cppSobel/.settings/sobel.cpp:40
:3  %eol_i_i = phi i1 [ false, %0 ], [ %axi_last_V_2_i_i, %.critedge.i.i ]

ST_5: exitcond_i_i (54)  [1/1] 3.88ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:73->cppSobel/.settings/sobel.cpp:40
:4  %exitcond_i_i = icmp eq i6 %p_2_i_i, %tmp_9

ST_5: j_V (56)  [1/1] 2.71ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:73->cppSobel/.settings/sobel.cpp:40
:6  %j_V = add i6 %p_2_i_i, 1

ST_5: sof_1_i_i_load (59)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:76->cppSobel/.settings/sobel.cpp:40
:0  %sof_1_i_i_load = load i1* %sof_1_i_i

ST_5: brmerge_i_i (63)  [1/1] 2.07ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:76->cppSobel/.settings/sobel.cpp:40
:4  %brmerge_i_i = or i1 %sof_1_i_i_load, %eol_i_i

ST_5: empty_27 (66)  [2/2] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:81->cppSobel/.settings/sobel.cpp:40
:0  %empty_27 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V)

ST_5: StgValue_53 (80)  [1/1] 1.77ns
.critedge.i.i:9  store i1 false, i1* %sof_1_i_i


 <State 6>: 4.09ns
ST_6: eol (50)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:100->cppSobel/.settings/sobel.cpp:40
:0  %eol = phi i1 [ %axi_last_V1_i_i, %0 ], [ %axi_last_V_2_i_i, %.critedge.i.i ]

ST_6: axi_data_V_1_i_i (51)  [1/1] 0.00ns
:1  %axi_data_V_1_i_i = phi i32 [ %axi_data_V1_i_i, %0 ], [ %p_Val2_s, %.critedge.i.i ]

ST_6: StgValue_56 (55)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32, i64 0)

ST_6: StgValue_57 (57)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:73->cppSobel/.settings/sobel.cpp:40
:7  br i1 %exitcond_i_i, label %.preheader.i.i.preheader, label %2

ST_6: StgValue_58 (60)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:73->cppSobel/.settings/sobel.cpp:40
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10452) nounwind

ST_6: tmp_6_i_i (61)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:73->cppSobel/.settings/sobel.cpp:40
:2  %tmp_6_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10452)

ST_6: StgValue_60 (62)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:75->cppSobel/.settings/sobel.cpp:40
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10437) nounwind

ST_6: StgValue_61 (64)  [1/1] 1.77ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:76->cppSobel/.settings/sobel.cpp:40
:5  br i1 %brmerge_i_i, label %.critedge.i.i, label %3

ST_6: empty_27 (66)  [1/2] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:81->cppSobel/.settings/sobel.cpp:40
:0  %empty_27 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V)

ST_6: tmp_data_V_1 (67)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:81->cppSobel/.settings/sobel.cpp:40
:1  %tmp_data_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_27, 0

ST_6: tmp_last_V_1 (68)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:81->cppSobel/.settings/sobel.cpp:40
:2  %tmp_last_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_27, 4

ST_6: StgValue_65 (69)  [1/1] 1.77ns
:3  br label %.critedge.i.i

ST_6: axi_last_V_2_i_i (71)  [1/1] 0.00ns
.critedge.i.i:0  %axi_last_V_2_i_i = phi i1 [ %tmp_last_V_1, %3 ], [ %eol, %2 ]

ST_6: p_Val2_s (72)  [1/1] 0.00ns
.critedge.i.i:1  %p_Val2_s = phi i32 [ %tmp_data_V_1, %3 ], [ %axi_data_V_1_i_i, %2 ]

ST_6: StgValue_68 (73)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:91->cppSobel/.settings/sobel.cpp:40
.critedge.i.i:2  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str10453) nounwind

ST_6: tmp_10 (74)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_axi_io.h:49->/opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_axi_io.h:71->/opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:92->cppSobel/.settings/sobel.cpp:40
.critedge.i.i:3  %tmp_10 = trunc i32 %p_Val2_s to i8

ST_6: tmp_8_i_i (75)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_core.h:641->/opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_core.h:662->/opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:94->cppSobel/.settings/sobel.cpp:40
.critedge.i.i:4  %tmp_8_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str10456)

ST_6: StgValue_71 (76)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_core.h:645->/opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_core.h:662->/opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:94->cppSobel/.settings/sobel.cpp:40
.critedge.i.i:5  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str10437) nounwind

ST_6: StgValue_72 (77)  [1/1] 2.32ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_core.h:648->/opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_core.h:662->/opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:94->cppSobel/.settings/sobel.cpp:40
.critedge.i.i:6  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_0_data_stream_0, i8 %tmp_10)

ST_6: empty_28 (78)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_core.h:650->/opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_core.h:662->/opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:94->cppSobel/.settings/sobel.cpp:40
.critedge.i.i:7  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str10456, i32 %tmp_8_i_i)

ST_6: empty_29 (79)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:95->cppSobel/.settings/sobel.cpp:40
.critedge.i.i:8  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10452, i32 %tmp_6_i_i)

ST_6: StgValue_75 (81)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:73->cppSobel/.settings/sobel.cpp:40
.critedge.i.i:10  br label %1


 <State 7>: 1.77ns
ST_7: StgValue_76 (83)  [1/1] 1.77ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:96->cppSobel/.settings/sobel.cpp:40
.preheader.i.i.preheader:0  br label %.preheader.i.i


 <State 8>: 2.07ns
ST_8: eol_2_i_i (87)  [1/1] 0.00ns
.preheader.i.i:2  %eol_2_i_i = phi i1 [ %tmp_last_V_2, %4 ], [ %eol_i_i, %.preheader.i.i.preheader ]

ST_8: empty_30 (94)  [2/2] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:100->cppSobel/.settings/sobel.cpp:40
:4  %empty_30 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V)


 <State 9>: 0.00ns
ST_9: axi_last_V_3_i_i (85)  [1/1] 0.00ns
.preheader.i.i:0  %axi_last_V_3_i_i = phi i1 [ %tmp_last_V_2, %4 ], [ %eol, %.preheader.i.i.preheader ]

ST_9: axi_data_V_3_i_i (86)  [1/1] 0.00ns
.preheader.i.i:1  %axi_data_V_3_i_i = phi i32 [ %tmp_data_V_2, %4 ], [ %axi_data_V_1_i_i, %.preheader.i.i.preheader ]

ST_9: StgValue_81 (88)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:96->cppSobel/.settings/sobel.cpp:40
.preheader.i.i:3  br i1 %eol_2_i_i, label %5, label %4

ST_9: StgValue_82 (90)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:96->cppSobel/.settings/sobel.cpp:40
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str10462) nounwind

ST_9: tmp_7_i_i (91)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:96->cppSobel/.settings/sobel.cpp:40
:1  %tmp_7_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str10462)

ST_9: StgValue_84 (92)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:97->cppSobel/.settings/sobel.cpp:40
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10437) nounwind

ST_9: StgValue_85 (93)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:98->cppSobel/.settings/sobel.cpp:40
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str10437) nounwind

ST_9: empty_30 (94)  [1/2] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:100->cppSobel/.settings/sobel.cpp:40
:4  %empty_30 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V)

ST_9: tmp_data_V_2 (95)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:100->cppSobel/.settings/sobel.cpp:40
:5  %tmp_data_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_30, 0

ST_9: tmp_last_V_2 (96)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:100->cppSobel/.settings/sobel.cpp:40
:6  %tmp_last_V_2 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_30, 4

ST_9: empty_31 (97)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:103->cppSobel/.settings/sobel.cpp:40
:7  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str10462, i32 %tmp_7_i_i)

ST_9: StgValue_90 (98)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:103->cppSobel/.settings/sobel.cpp:40
:8  br label %.preheader.i.i


 <State 10>: 0.00ns
ST_10: empty_32 (100)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:104->cppSobel/.settings/sobel.cpp:40
:0  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10451, i32 %tmp_4_i_i)

ST_10: StgValue_92 (101)  [1/1] 0.00ns  loc: /opt/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/hls_video_io.h:71->cppSobel/.settings/sobel.cpp:40
:1  br label %.preheader186.i.i



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ img_0_data_stream_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read        (read             ) [ 00000000000]
rows_read        (read             ) [ 00000000000]
tmp              (trunc            ) [ 00111111111]
tmp_9            (trunc            ) [ 00111111111]
StgValue_15      (specifcore       ) [ 00000000000]
StgValue_16      (specifcore       ) [ 00000000000]
StgValue_17      (specinterface    ) [ 00000000000]
StgValue_18      (specinterface    ) [ 00000000000]
StgValue_19      (specinterface    ) [ 00000000000]
StgValue_20      (specinterface    ) [ 00000000000]
StgValue_21      (br               ) [ 00000000000]
StgValue_22      (specloopname     ) [ 00000000000]
tmp_i_i          (specregionbegin  ) [ 00000000000]
StgValue_24      (specpipeline     ) [ 00000000000]
StgValue_25      (speclooptripcount) [ 00000000000]
empty            (read             ) [ 00000000000]
tmp_data_V       (extractvalue     ) [ 00011111111]
tmp_user_V       (extractvalue     ) [ 00100000000]
tmp_last_V       (extractvalue     ) [ 00011111111]
empty_26         (specregionend    ) [ 00000000000]
StgValue_31      (br               ) [ 00000000000]
sof_1_i_i        (alloca           ) [ 00011111111]
StgValue_33      (store            ) [ 00000000000]
StgValue_34      (br               ) [ 00011111111]
axi_last_V1_i_i  (phi              ) [ 00001110000]
axi_data_V1_i_i  (phi              ) [ 00001110000]
p_i_i            (phi              ) [ 00001000000]
exitcond2_i_i    (icmp             ) [ 00001111111]
StgValue_39      (speclooptripcount) [ 00000000000]
i_V              (add              ) [ 00011111111]
StgValue_41      (br               ) [ 00000000000]
StgValue_42      (specloopname     ) [ 00000000000]
tmp_4_i_i        (specregionbegin  ) [ 00000111111]
StgValue_44      (br               ) [ 00001111111]
StgValue_45      (ret              ) [ 00000000000]
p_2_i_i          (phi              ) [ 00000100000]
eol_i_i          (phi              ) [ 00000101110]
exitcond_i_i     (icmp             ) [ 00001111111]
j_V              (add              ) [ 00001111111]
sof_1_i_i_load   (load             ) [ 00000000000]
brmerge_i_i      (or               ) [ 00001111111]
StgValue_53      (store            ) [ 00000000000]
eol              (phi              ) [ 00000111110]
axi_data_V_1_i_i (phi              ) [ 00000111110]
StgValue_56      (speclooptripcount) [ 00000000000]
StgValue_57      (br               ) [ 00000000000]
StgValue_58      (specloopname     ) [ 00000000000]
tmp_6_i_i        (specregionbegin  ) [ 00000000000]
StgValue_60      (specpipeline     ) [ 00000000000]
StgValue_61      (br               ) [ 00000000000]
empty_27         (read             ) [ 00000000000]
tmp_data_V_1     (extractvalue     ) [ 00000000000]
tmp_last_V_1     (extractvalue     ) [ 00000000000]
StgValue_65      (br               ) [ 00000000000]
axi_last_V_2_i_i (phi              ) [ 00001111111]
p_Val2_s         (phi              ) [ 00001111111]
StgValue_68      (specloopname     ) [ 00000000000]
tmp_10           (trunc            ) [ 00000000000]
tmp_8_i_i        (specregionbegin  ) [ 00000000000]
StgValue_71      (specprotocol     ) [ 00000000000]
StgValue_72      (write            ) [ 00000000000]
empty_28         (specregionend    ) [ 00000000000]
empty_29         (specregionend    ) [ 00000000000]
StgValue_75      (br               ) [ 00001111111]
StgValue_76      (br               ) [ 00001111111]
eol_2_i_i        (phi              ) [ 00000000110]
axi_last_V_3_i_i (phi              ) [ 00011000111]
axi_data_V_3_i_i (phi              ) [ 00011000111]
StgValue_81      (br               ) [ 00000000000]
StgValue_82      (specloopname     ) [ 00000000000]
tmp_7_i_i        (specregionbegin  ) [ 00000000000]
StgValue_84      (specpipeline     ) [ 00000000000]
StgValue_85      (speclooptripcount) [ 00000000000]
empty_30         (read             ) [ 00000000000]
tmp_data_V_2     (extractvalue     ) [ 00001111111]
tmp_last_V_2     (extractvalue     ) [ 00001111111]
empty_31         (specregionend    ) [ 00000000000]
StgValue_90      (br               ) [ 00001111111]
empty_32         (specregionend    ) [ 00000000000]
StgValue_92      (br               ) [ 00011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_STREAM_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_STREAM_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_STREAM_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_STREAM_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_STREAM_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_STREAM_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_STREAM_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rows">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cols">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_0_data_stream_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_data_stream_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10437"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10438"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10439"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_stable_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10435"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10436"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10461"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10451"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10452"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10453"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10456"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10462"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="sof_1_i_i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sof_1_i_i/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="cols_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="rows_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="44" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="0" index="3" bw="4" slack="0"/>
<pin id="113" dir="0" index="4" bw="1" slack="0"/>
<pin id="114" dir="0" index="5" bw="1" slack="0"/>
<pin id="115" dir="0" index="6" bw="1" slack="0"/>
<pin id="116" dir="0" index="7" bw="1" slack="0"/>
<pin id="117" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_27/5 empty_30/8 "/>
</bind>
</comp>

<comp id="126" class="1004" name="StgValue_72_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="0" index="2" bw="8" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_72/6 "/>
</bind>
</comp>

<comp id="133" class="1005" name="axi_last_V1_i_i_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="2"/>
<pin id="135" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="axi_last_V1_i_i (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="axi_last_V1_i_i_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="2"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V1_i_i/4 "/>
</bind>
</comp>

<comp id="143" class="1005" name="axi_data_V1_i_i_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="2"/>
<pin id="145" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="axi_data_V1_i_i (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="axi_data_V1_i_i_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="32" slack="2"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V1_i_i/4 "/>
</bind>
</comp>

<comp id="153" class="1005" name="p_i_i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="1"/>
<pin id="155" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_i_i (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_i_i_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i_i/4 "/>
</bind>
</comp>

<comp id="164" class="1005" name="p_2_i_i_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="1"/>
<pin id="166" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_2_i_i (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_2_i_i_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_2_i_i/5 "/>
</bind>
</comp>

<comp id="175" class="1005" name="eol_i_i_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol_i_i (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="eol_i_i_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_i_i/5 "/>
</bind>
</comp>

<comp id="187" class="1005" name="eol_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="3"/>
<pin id="189" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="eol_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="2"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol/6 "/>
</bind>
</comp>

<comp id="198" class="1005" name="axi_data_V_1_i_i_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="3"/>
<pin id="200" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="axi_data_V_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="axi_data_V_1_i_i_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="32" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_1_i_i/6 "/>
</bind>
</comp>

<comp id="209" class="1005" name="axi_last_V_2_i_i_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V_2_i_i (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="axi_last_V_2_i_i_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_2_i_i/6 "/>
</bind>
</comp>

<comp id="222" class="1005" name="p_Val2_s_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_Val2_s_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="234" class="1005" name="eol_2_i_i_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol_2_i_i (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="eol_2_i_i_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="1" slack="3"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_2_i_i/8 "/>
</bind>
</comp>

<comp id="245" class="1005" name="axi_last_V_3_i_i_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_3_i_i (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="axi_last_V_3_i_i_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="1" slack="3"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_3_i_i/9 "/>
</bind>
</comp>

<comp id="257" class="1005" name="axi_data_V_3_i_i_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_3_i_i (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="axi_data_V_3_i_i_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="32" slack="3"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_3_i_i/9 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="44" slack="0"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_1/6 tmp_data_V_2/9 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="44" slack="0"/>
<pin id="276" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_1/6 tmp_last_V_2/9 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_9_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_user_V_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="44" slack="0"/>
<pin id="289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="StgValue_33_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="exitcond2_i_i_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="0" index="1" bw="6" slack="3"/>
<pin id="299" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i_i/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="i_V_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="exitcond_i_i_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="6" slack="4"/>
<pin id="310" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="j_V_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sof_1_i_i_load_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="2"/>
<pin id="320" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sof_1_i_i_load/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="brmerge_i_i_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="StgValue_53_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="2"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_10_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="3"/>
<pin id="339" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_9_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="4"/>
<pin id="344" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="347" class="1005" name="tmp_data_V_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="2"/>
<pin id="349" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="355" class="1005" name="tmp_last_V_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="2"/>
<pin id="357" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="360" class="1005" name="sof_1_i_i_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="sof_1_i_i "/>
</bind>
</comp>

<comp id="367" class="1005" name="exitcond2_i_i_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2_i_i "/>
</bind>
</comp>

<comp id="371" class="1005" name="i_V_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="0"/>
<pin id="373" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="376" class="1005" name="exitcond_i_i_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i_i "/>
</bind>
</comp>

<comp id="380" class="1005" name="j_V_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="385" class="1005" name="brmerge_i_i_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge_i_i "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp_data_V_2_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="394" class="1005" name="tmp_last_V_2_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="48" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="118"><net_src comp="62" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="108" pin=5"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="108" pin=6"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="108" pin=7"/></net>

<net id="131"><net_src comp="88" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="142"><net_src comp="136" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="152"><net_src comp="146" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="156"><net_src comp="68" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="167"><net_src comp="68" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="78" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="196"><net_src comp="133" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="207"><net_src comp="143" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="220"><net_src comp="190" pin="4"/><net_sink comp="214" pin=2"/></net>

<net id="221"><net_src comp="214" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="225"><net_src comp="222" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="232"><net_src comp="201" pin="4"/><net_sink comp="226" pin=2"/></net>

<net id="233"><net_src comp="226" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="243"><net_src comp="175" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="244"><net_src comp="237" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="248"><net_src comp="245" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="255"><net_src comp="187" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="256"><net_src comp="249" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="267"><net_src comp="198" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="268"><net_src comp="261" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="272"><net_src comp="108" pin="8"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="277"><net_src comp="108" pin="8"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="282"><net_src comp="102" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="96" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="108" pin="8"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="66" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="157" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="157" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="74" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="168" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="168" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="74" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="325"><net_src comp="318" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="179" pin="4"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="78" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="226" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="340"><net_src comp="279" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="345"><net_src comp="283" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="350"><net_src comp="269" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="358"><net_src comp="274" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="363"><net_src comp="92" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="366"><net_src comp="360" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="370"><net_src comp="296" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="301" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="379"><net_src comp="307" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="312" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="388"><net_src comp="321" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="269" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="397"><net_src comp="274" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="249" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_0_data_stream_0 | {6 }
 - Input state : 
	Port: AXIvideo2Mat : INPUT_STREAM_V_data_V | {2 5 8 }
	Port: AXIvideo2Mat : INPUT_STREAM_V_keep_V | {2 5 8 }
	Port: AXIvideo2Mat : INPUT_STREAM_V_strb_V | {2 5 8 }
	Port: AXIvideo2Mat : INPUT_STREAM_V_user_V | {2 5 8 }
	Port: AXIvideo2Mat : INPUT_STREAM_V_last_V | {2 5 8 }
	Port: AXIvideo2Mat : INPUT_STREAM_V_id_V | {2 5 8 }
	Port: AXIvideo2Mat : INPUT_STREAM_V_dest_V | {2 5 8 }
	Port: AXIvideo2Mat : rows | {1 }
	Port: AXIvideo2Mat : cols | {1 }
  - Chain level:
	State 1
		StgValue_15 : 1
		StgValue_16 : 1
		StgValue_18 : 1
		StgValue_19 : 1
	State 2
		empty_26 : 1
		StgValue_31 : 1
	State 3
		StgValue_33 : 1
	State 4
		exitcond2_i_i : 1
		i_V : 1
		StgValue_41 : 2
	State 5
		exitcond_i_i : 1
		j_V : 1
		brmerge_i_i : 1
	State 6
		axi_last_V_2_i_i : 1
		p_Val2_s : 1
		tmp_10 : 2
		StgValue_72 : 3
		empty_28 : 1
		empty_29 : 1
	State 7
	State 8
	State 9
		empty_31 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |        i_V_fu_301        |    0    |    15   |
|          |        j_V_fu_312        |    0    |    15   |
|----------|--------------------------|---------|---------|
|   icmp   |   exitcond2_i_i_fu_296   |    0    |    3    |
|          |    exitcond_i_i_fu_307   |    0    |    3    |
|----------|--------------------------|---------|---------|
|    or    |    brmerge_i_i_fu_321    |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |   cols_read_read_fu_96   |    0    |    0    |
|   read   |   rows_read_read_fu_102  |    0    |    0    |
|          |      grp_read_fu_108     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | StgValue_72_write_fu_126 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        grp_fu_269        |    0    |    0    |
|extractvalue|        grp_fu_274        |    0    |    0    |
|          |     tmp_user_V_fu_287    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_279        |    0    |    0    |
|   trunc  |       tmp_9_fu_283       |    0    |    0    |
|          |       tmp_10_fu_332      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    38   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| axi_data_V1_i_i_reg_143|   32   |
|axi_data_V_1_i_i_reg_198|   32   |
|axi_data_V_3_i_i_reg_257|   32   |
| axi_last_V1_i_i_reg_133|    1   |
|axi_last_V_2_i_i_reg_209|    1   |
|axi_last_V_3_i_i_reg_245|    1   |
|   brmerge_i_i_reg_385  |    1   |
|    eol_2_i_i_reg_234   |    1   |
|     eol_i_i_reg_175    |    1   |
|       eol_reg_187      |    1   |
|  exitcond2_i_i_reg_367 |    1   |
|  exitcond_i_i_reg_376  |    1   |
|       i_V_reg_371      |    6   |
|       j_V_reg_380      |    6   |
|     p_2_i_i_reg_164    |    6   |
|    p_Val2_s_reg_222    |   32   |
|      p_i_i_reg_153     |    6   |
|    sof_1_i_i_reg_360   |    1   |
|      tmp_9_reg_342     |    6   |
|  tmp_data_V_2_reg_389  |   32   |
|   tmp_data_V_reg_347   |   32   |
|  tmp_last_V_2_reg_394  |    1   |
|   tmp_last_V_reg_355   |    1   |
|       tmp_reg_337      |    6   |
+------------------------+--------+
|          Total         |   240  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| eol_i_i_reg_175 |  p0  |   2  |   1  |    2   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |    2   ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   38   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   240  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   240  |   47   |
+-----------+--------+--------+--------+
