/* FILE : fpga.bmm
*  Define a BRAM map for the LM32 memory "xwb_dpram".
*  Run ISE Translate -> "Floorplan Area/IO/Logic (PlanAhead)" once (without this BMM file
*  attached to the ISE Project) to find out that there are 46 ramloops and each RAMB16
*  Note: *THE RAMLOOP ORDER WITHIN A BUS_BLOCK IS VERY IMPORTANT!!!*
*        Define ramloop 45 downto 0 and databits 31 downto 0 !!! Otherwise the memory
*        content will be swapped and the program fails to execute. Aperently the ramloop
*        number and bit definitions are not read by data2mem.
*
*
* Address space LM32 memory "xwb_dpram"
* g_dpram_size = 94208/4
* 46 stacks of size 2048 bytes is 94208 bytes
*
****************************************************************************************/

ADDRESS_SPACE lm32_wrpc_memory RAMB16 [0x00000000:0x00016FFF]
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram1 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram2 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram3 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram4 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram5 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram6 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram7 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram8 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram9 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram10 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram11 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram12 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram13 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram14 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram15 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram16 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram17 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram18 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram19 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram20 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram21 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram22 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram23 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram24 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram25 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram26 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram27 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram28 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram29 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram30 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram31 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram32 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram33 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram34 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram35 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram36 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram37 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram38 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram39 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram40 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram41 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram42 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram43 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram44 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram45 [31:0];
  END_BUS_BLOCK;
  BUS_BLOCK
    U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram46 [31:0];
  END_BUS_BLOCK;
END_ADDRESS_SPACE;

