(window.webpackJsonp=window.webpackJsonp||[]).push([[64],{376:function(e,t,s){"use strict";s.r(t);var r=s(8),a=Object(r.a)({},(function(){var e=this,t=e._self._c;return t("ContentSlotsDistributor",{attrs:{"slot-key":e.$parent.slotKey}},[t("ol",[t("li",[e._v("[24] RISCV2 A Scalable RISC-V Vector Processor")]),e._v(" "),t("li",[e._v("[7] Adaptable Register File Organization for Vector Processors")])]),e._v(" "),t("hr"),e._v(" "),t("h3",{attrs:{id:"_24-riscv2-a-scalable-risc-v-vector-processor"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#_24-riscv2-a-scalable-risc-v-vector-processor"}},[e._v("#")]),e._v(" [24] RISCV2 A Scalable RISC-V Vector Processor")]),e._v(" "),t("p",[e._v("Coupled with dynamically allocated register, at run time, the new register remapping mechanism enables:")]),e._v(" "),t("ul",[t("li",[e._v("dynamic hardware-based loop unrolling")]),e._v(" "),t("li",[e._v("optimized instruction scheduling")])]),e._v(" "),t("p",[e._v("Decoupled execution scheme employs resource acquire-and-release semantics to disambiguate between parallel computation and memory-access instruction streams")]),e._v(" "),t("p",[t("img",{attrs:{src:"https://github.com/user-attachments/assets/3a7ef400-9ca7-406c-9df9-8e0281837dce",alt:"image"}})]),e._v(" "),t("p",[e._v("Vector instruction operate on mutiple elements, the vIS stages transfroms vector instructions into multuple micro-operations(uops), each uop operating on a different register groups.")])])}),[],!1,null,null,null);t.default=a.exports}}]);