{
    "description": "dsp and bram suite of benchmarks to run with Vivado",
    "tool": "vivado",
    "vivado": 
        {
            "vivado_template_script": "scripts/synth/vivado/vivado_bram_dsp_template.tcl"
        },
    "num_process": 8,
    "timeout": 21600,
    "benchmarks": [
        {
            "name": "aes",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/aes/rtl",
            "top_module": "aes_cipher_top"
        },
        {
            "name": "ethernet_mac",
            "rtl_path": "RTL_Benchmark/Verilog/iwls2005_designs/ethernet_mac/rtl",
            "top_module": "eth_top"
        },
        {
            "name": "KeyExpantion",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/KeyExpantion/rtl", 
            "top_module": "top"
        },
        {
            "name": "VexRiscv",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/VexRiscv/rtl",
            "top_module": "VexRiscv"
        },
        {
            "name": "cf_fft_256_8",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/cf_fft_256_8/rtl",
            "top_module": "cf_fft_256_8"
        },
        {
            "name": "sha256",
            "rtl_path": "benchmarks/verilog/ql_designs/sha256",
            "top_module": "sha256"
        },
        {
            "name": "shift_reg_8192",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/shift_reg_8192/rtl",
            "top_module": "shift_reg_8192"
        },
        {
            "name": "stereovision0",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/stereovision0/rtl",
            "top_module": "top"
        },
        {
            "name": "stereovision2",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/stereovision2/rtl",
            "top_module": "sv_chip2_hierarchy_no_mem"
        },        
        {
            "name": "ucsb_152_tap_fir",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/ucsb_152_tap_fir/rtl",
            "top_module": "ucsb_152_tap_fir"
        },
        {
            "name": "bram",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/bram/rtl",
            "top_module": "BRAM"
        },
        {
            "name": "wrapper_KeyExpantion",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/KeyExpantion/wrapper_rtl",
            "top_module": "wrapper_KeyExpantion",
            "failure": "An unrecoverable error has occurred, synthesis cancelled. Abnormal program termination (6). TclStackFree: incorrect freePtr. Call out of sequence?"
        },
        {
            "name": "fast_log",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/fast_log/rtl",
            "top_module": "Log2highacc",
            "failure": "An unrecoverable error has occurred, synthesis cancelled. Abnormal program termination (6). TclStackFree: incorrect freePtr. Call out of sequence?"
        },
        {
            "name": "threeasc_aes_c_1",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/crypto_core/threeaesc/rtl/aes_c_1/src",
            "top_module": "dual_mem"
        },
        {
            "name": "sha_top",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/sha_top/rtl",
            "top_module": "sha_top"
        },
        {
            "name": "aes_1cycle_1stage",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/aes-encryption/rtl/aes_1cycle_1stage",
            "top_module": "aes_cipher_top"
        },
        {
            "name": "md5_pipelined",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/md5_pipelined/trunk",
            "top_module": "Md5Core"
        },
        {
            "name": "tiny_tate_bilinear_pairing",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/tiny_tate_bilinear_pairing/rtl",
            "top_module": "pairing"
        },
        {
            "name": "cf_fir_24_16_16",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/cf_fir_24_16_16/rtl",
            "top_module": "top"
        },
        {
            "name": "iir",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/iir/rtl",
            "top_module": "iir_top"
        },
        {
            "name": "mac_16",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/mac_16/rtl",
            "top_module": "mac_16"
        },
        {
            "name": "multiplier_8bit",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/multiplier_8bit/rtl",
            "top_module": "multiplier_8bit"
        },
        {
            "name": "ode",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/ode/rtl",
            "top_module": "top"
        },
        {
            "name": "osc_alu",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/osc_alu/rtl", 
            "top_module": "top"
        },
        {
            "name": "rgb2ycrcb",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/rgb2ycrcb/rtl",
            "top_module": "top"
        },
        {
            "name": "rs_decoder_1",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/rs_decoder_1/rtl",
            "top_module": "rs_decoder_1"
        },
        {
            "name": "syn2",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/syn2/rtl",
            "top_module": "top"
        },
        {
            "name": "unsigned_mult_50",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/unsigned_mult_50/rtl",
            "top_module": "top"
        },
        {
            "name": "unsigned_mult_80",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/unsigned_mult_80/rtl",
            "top_module": "unsigned_mult_80"
        },
        {
            "name": "ycrcb2rgb",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/ycrcb2rgb/rtl",
            "top_module": "top"
        },
        {
            "name": "b18",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b18/rtl", 
            "top_module": "b18"
        },
        {
            "name": "b19",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b19/rtl",
            "top_module": "b19"
        },
        {
            "name": "bgm",
            "rtl_path": "RTL_Benchmark/Verilog/VTR_design/bgm/rtl",
            "top_module": "bgm"
        }
    ]
}
