# TCL File Generated by Component Editor 18.1
# Tue May 02 20:29:29 CDT 2023
# DO NOT MODIFY


# 
# VGA_text_mode_controller "VGA Text Mode Controller" v1.0
# moomoohorse 2023.05.02.20:29:29
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module VGA_text_mode_controller
# 
set_module_property DESCRIPTION ""
set_module_property NAME VGA_text_mode_controller
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "ECE 385 Custom IPs"
set_module_property AUTHOR moomoohorse
set_module_property DISPLAY_NAME "VGA Text Mode Controller"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL vga_text_avl_interface
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file vga_text_avl_interface.sv SYSTEM_VERILOG PATH vga_text_avl_interface.sv TOP_LEVEL_FILE
add_fileset_file font_rom.sv SYSTEM_VERILOG PATH font_rom.sv
add_fileset_file VGA_controller.sv SYSTEM_VERILOG PATH VGA_controller.sv
add_fileset_file ram.v VERILOG PATH ram.v
add_fileset_file Color_Mapper.sv SYSTEM_VERILOG PATH Color_Mapper.sv
add_fileset_file tank.sv SYSTEM_VERILOG PATH tank.sv
add_fileset_file base0_example.sv SYSTEM_VERILOG PATH base0/base0_example.sv
add_fileset_file base0_palette.sv SYSTEM_VERILOG PATH base0/base0_palette.sv
add_fileset_file base0_rom.sv SYSTEM_VERILOG PATH base0/base0_rom.sv
add_fileset_file base1_example.sv SYSTEM_VERILOG PATH base1/base1_example.sv
add_fileset_file base1_palette.sv SYSTEM_VERILOG PATH base1/base1_palette.sv
add_fileset_file base1_rom.sv SYSTEM_VERILOG PATH base1/base1_rom.sv
add_fileset_file base2_example.sv SYSTEM_VERILOG PATH base2/base2_example.sv
add_fileset_file base2_palette.sv SYSTEM_VERILOG PATH base2/base2_palette.sv
add_fileset_file base2_rom.sv SYSTEM_VERILOG PATH base2/base2_rom.sv
add_fileset_file base3_example.sv SYSTEM_VERILOG PATH base3/base3_example.sv
add_fileset_file base3_palette.sv SYSTEM_VERILOG PATH base3/base3_palette.sv
add_fileset_file base3_rom.sv SYSTEM_VERILOG PATH base3/base3_rom.sv
add_fileset_file base4_example.sv SYSTEM_VERILOG PATH base4/base4_example.sv
add_fileset_file base4_palette.sv SYSTEM_VERILOG PATH base4/base4_palette.sv
add_fileset_file base4_rom.sv SYSTEM_VERILOG PATH base4/base4_rom.sv
add_fileset_file base5_example.sv SYSTEM_VERILOG PATH base5/base5_example.sv
add_fileset_file base5_palette.sv SYSTEM_VERILOG PATH base5/base5_palette.sv
add_fileset_file base5_rom.sv SYSTEM_VERILOG PATH base5/base5_rom.sv
add_fileset_file base6_example.sv SYSTEM_VERILOG PATH base6/base6_example.sv
add_fileset_file base6_palette.sv SYSTEM_VERILOG PATH base6/base6_palette.sv
add_fileset_file base6_rom.sv SYSTEM_VERILOG PATH base6/base6_rom.sv
add_fileset_file base7_example.sv SYSTEM_VERILOG PATH base7/base7_example.sv
add_fileset_file base7_palette.sv SYSTEM_VERILOG PATH base7/base7_palette.sv
add_fileset_file base7_rom.sv SYSTEM_VERILOG PATH base7/base7_rom.sv
add_fileset_file turret0_example.sv SYSTEM_VERILOG PATH turret0/turret0_example.sv
add_fileset_file turret0_palette.sv SYSTEM_VERILOG PATH turret0/turret0_palette.sv
add_fileset_file turret0_rom.sv SYSTEM_VERILOG PATH turret0/turret0_rom.sv
add_fileset_file turret1_example.sv SYSTEM_VERILOG PATH turret1/turret1_example.sv
add_fileset_file turret1_palette.sv SYSTEM_VERILOG PATH turret1/turret1_palette.sv
add_fileset_file turret1_rom.sv SYSTEM_VERILOG PATH turret1/turret1_rom.sv
add_fileset_file turret2_example.sv SYSTEM_VERILOG PATH turret2/turret2_example.sv
add_fileset_file turret2_palette.sv SYSTEM_VERILOG PATH turret2/turret2_palette.sv
add_fileset_file turret2_rom.sv SYSTEM_VERILOG PATH turret2/turret2_rom.sv
add_fileset_file turret3_example.sv SYSTEM_VERILOG PATH turret3/turret3_example.sv
add_fileset_file turret3_palette.sv SYSTEM_VERILOG PATH turret3/turret3_palette.sv
add_fileset_file turret3_rom.sv SYSTEM_VERILOG PATH turret3/turret3_rom.sv
add_fileset_file turret4_example.sv SYSTEM_VERILOG PATH turret4/turret4_example.sv
add_fileset_file turret4_palette.sv SYSTEM_VERILOG PATH turret4/turret4_palette.sv
add_fileset_file turret4_rom.sv SYSTEM_VERILOG PATH turret4/turret4_rom.sv
add_fileset_file turret5_example.sv SYSTEM_VERILOG PATH turret5/turret5_example.sv
add_fileset_file turret5_palette.sv SYSTEM_VERILOG PATH turret5/turret5_palette.sv
add_fileset_file turret5_rom.sv SYSTEM_VERILOG PATH turret5/turret5_rom.sv
add_fileset_file turret6_example.sv SYSTEM_VERILOG PATH turret6/turret6_example.sv
add_fileset_file turret6_palette.sv SYSTEM_VERILOG PATH turret6/turret6_palette.sv
add_fileset_file turret6_rom.sv SYSTEM_VERILOG PATH turret6/turret6_rom.sv
add_fileset_file turret7_example.sv SYSTEM_VERILOG PATH turret7/turret7_example.sv
add_fileset_file turret7_palette.sv SYSTEM_VERILOG PATH turret7/turret7_palette.sv
add_fileset_file turret7_rom.sv SYSTEM_VERILOG PATH turret7/turret7_rom.sv
add_fileset_file sspeed_example.sv SYSTEM_VERILOG PATH sspeed/sspeed_example.sv
add_fileset_file sspeed_palette.sv SYSTEM_VERILOG PATH sspeed/sspeed_palette.sv
add_fileset_file sspeed_rom.sv SYSTEM_VERILOG PATH sspeed/sspeed_rom.sv
add_fileset_file stone_example.sv SYSTEM_VERILOG PATH stone/stone_example.sv
add_fileset_file stone_palette.sv SYSTEM_VERILOG PATH stone/stone_palette.sv
add_fileset_file stone_rom.sv SYSTEM_VERILOG PATH stone/stone_rom.sv
add_fileset_file shield_example.sv SYSTEM_VERILOG PATH shield/shield_example.sv
add_fileset_file shield_palette.sv SYSTEM_VERILOG PATH shield/shield_palette.sv
add_fileset_file shield_rom.sv SYSTEM_VERILOG PATH shield/shield_rom.sv
add_fileset_file bricks_example.sv SYSTEM_VERILOG PATH bricks/bricks_example.sv
add_fileset_file bricks_palette.sv SYSTEM_VERILOG PATH bricks/bricks_palette.sv
add_fileset_file bricks_rom.sv SYSTEM_VERILOG PATH bricks/bricks_rom.sv
add_fileset_file bullet_example.sv SYSTEM_VERILOG PATH bullet/bullet_example.sv
add_fileset_file bullet_palette.sv SYSTEM_VERILOG PATH bullet/bullet_palette.sv
add_fileset_file bullet_rom.sv SYSTEM_VERILOG PATH bullet/bullet_rom.sv
add_fileset_file coin_copper_example.sv SYSTEM_VERILOG PATH coin_copper/coin_copper_example.sv
add_fileset_file coin_copper_palette.sv SYSTEM_VERILOG PATH coin_copper/coin_copper_palette.sv
add_fileset_file coin_copper_rom.sv SYSTEM_VERILOG PATH coin_copper/coin_copper_rom.sv
add_fileset_file coin_silver_example.sv SYSTEM_VERILOG PATH coin_silver/coin_silver_example.sv
add_fileset_file coin_silver_palette.sv SYSTEM_VERILOG PATH coin_silver/coin_silver_palette.sv
add_fileset_file coin_silver_rom.sv SYSTEM_VERILOG PATH coin_silver/coin_silver_rom.sv
add_fileset_file coin_gold_example.sv SYSTEM_VERILOG PATH coin_gold/coin_gold_example.sv
add_fileset_file coin_gold_palette.sv SYSTEM_VERILOG PATH coin_gold/coin_gold_palette.sv
add_fileset_file coin_gold_rom.sv SYSTEM_VERILOG PATH coin_gold/coin_gold_rom.sv
add_fileset_file health_example.sv SYSTEM_VERILOG PATH health/health_example.sv
add_fileset_file health_palette.sv SYSTEM_VERILOG PATH health/health_palette.sv
add_fileset_file health_rom.sv SYSTEM_VERILOG PATH health/health_rom.sv
add_fileset_file rage_example.sv SYSTEM_VERILOG PATH rage/rage_example.sv
add_fileset_file rage_palette.sv SYSTEM_VERILOG PATH rage/rage_palette.sv
add_fileset_file rage_rom.sv SYSTEM_VERILOG PATH rage/rage_rom.sv
add_fileset_file coin.sv SYSTEM_VERILOG PATH coin.sv
add_fileset_file feedback.sv SYSTEM_VERILOG PATH feedback.sv
add_fileset_file props.sv SYSTEM_VERILOG PATH props.sv

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL vga_text_avl_interface
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file vga_text_avl_interface.sv SYSTEM_VERILOG PATH vga_text_avl_interface.sv


# 
# parameters
# 


# 
# display items
# 


# 
# connection point CLK
# 
add_interface CLK clock end
set_interface_property CLK clockRate 50000000
set_interface_property CLK ENABLED true
set_interface_property CLK EXPORT_OF ""
set_interface_property CLK PORT_NAME_MAP ""
set_interface_property CLK CMSIS_SVD_VARIABLES ""
set_interface_property CLK SVD_ADDRESS_GROUP ""

add_interface_port CLK CLK clk Input 1


# 
# connection point RESET
# 
add_interface RESET reset end
set_interface_property RESET associatedClock CLK
set_interface_property RESET synchronousEdges DEASSERT
set_interface_property RESET ENABLED true
set_interface_property RESET EXPORT_OF ""
set_interface_property RESET PORT_NAME_MAP ""
set_interface_property RESET CMSIS_SVD_VARIABLES ""
set_interface_property RESET SVD_ADDRESS_GROUP ""

add_interface_port RESET RESET reset Input 1


# 
# connection point avl_mm_slave
# 
add_interface avl_mm_slave avalon end
set_interface_property avl_mm_slave addressUnits WORDS
set_interface_property avl_mm_slave associatedClock CLK
set_interface_property avl_mm_slave associatedReset RESET
set_interface_property avl_mm_slave bitsPerSymbol 8
set_interface_property avl_mm_slave burstOnBurstBoundariesOnly false
set_interface_property avl_mm_slave burstcountUnits WORDS
set_interface_property avl_mm_slave explicitAddressSpan 0
set_interface_property avl_mm_slave holdTime 0
set_interface_property avl_mm_slave linewrapBursts false
set_interface_property avl_mm_slave maximumPendingReadTransactions 0
set_interface_property avl_mm_slave maximumPendingWriteTransactions 0
set_interface_property avl_mm_slave readLatency 0
set_interface_property avl_mm_slave readWaitTime 1
set_interface_property avl_mm_slave setupTime 0
set_interface_property avl_mm_slave timingUnits Cycles
set_interface_property avl_mm_slave writeWaitTime 0
set_interface_property avl_mm_slave ENABLED true
set_interface_property avl_mm_slave EXPORT_OF ""
set_interface_property avl_mm_slave PORT_NAME_MAP ""
set_interface_property avl_mm_slave CMSIS_SVD_VARIABLES ""
set_interface_property avl_mm_slave SVD_ADDRESS_GROUP ""

add_interface_port avl_mm_slave AVL_ADDR address Input 12
add_interface_port avl_mm_slave AVL_BYTE_EN byteenable Input 4
add_interface_port avl_mm_slave AVL_CS chipselect Input 1
add_interface_port avl_mm_slave AVL_READ read Input 1
add_interface_port avl_mm_slave AVL_READDATA readdata Output 32
add_interface_port avl_mm_slave AVL_WRITE write Input 1
add_interface_port avl_mm_slave AVL_WRITEDATA writedata Input 32
set_interface_assignment avl_mm_slave embeddedsw.configuration.isFlash 0
set_interface_assignment avl_mm_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avl_mm_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avl_mm_slave embeddedsw.configuration.isPrintableDevice 0


# 
# connection point VGA_port
# 
add_interface VGA_port conduit end
set_interface_property VGA_port associatedClock CLK
set_interface_property VGA_port associatedReset RESET
set_interface_property VGA_port ENABLED true
set_interface_property VGA_port EXPORT_OF ""
set_interface_property VGA_port PORT_NAME_MAP ""
set_interface_property VGA_port CMSIS_SVD_VARIABLES ""
set_interface_property VGA_port SVD_ADDRESS_GROUP ""

add_interface_port VGA_port blue blue Output 4
add_interface_port VGA_port green green Output 4
add_interface_port VGA_port red red Output 4
add_interface_port VGA_port hs hs Output 1
add_interface_port VGA_port vs vs Output 1


# 
# connection point debug_ports
# 
add_interface debug_ports conduit end
set_interface_property debug_ports associatedClock ""
set_interface_property debug_ports associatedReset ""
set_interface_property debug_ports ENABLED true
set_interface_property debug_ports EXPORT_OF ""
set_interface_property debug_ports PORT_NAME_MAP ""
set_interface_property debug_ports CMSIS_SVD_VARIABLES ""
set_interface_property debug_ports SVD_ADDRESS_GROUP ""

add_interface_port debug_ports debug1 debug1 Output 8
add_interface_port debug_ports debug2 debug2 Output 8

