// Seed: 3435005446
module module_0;
  assign id_1 = 1;
  assign module_2.id_8 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_2 = 1;
  assign id_7 = 1;
  assign id_9[1 : 1] = id_9;
endmodule
module module_2 (
    input wor id_0,
    output supply0 id_1
    , id_13,
    input supply1 id_2,
    input tri1 id_3,
    output tri id_4,
    input tri1 id_5
    , id_14,
    output tri id_6,
    input tri0 id_7,
    output wor id_8,
    input wor id_9,
    input wire id_10,
    input wor id_11
);
  assign id_1 = 1;
  assign #1 id_4 = 1'd0;
  module_0 modCall_1 ();
  wand id_15 = id_0;
  wand id_16, id_17;
  assign id_13 = 1;
  assign id_6  = id_16;
  assign id_15 = id_14;
endmodule
