\hypertarget{union__hw__enet__mrbr}{}\section{\+\_\+hw\+\_\+enet\+\_\+mrbr Union Reference}
\label{union__hw__enet__mrbr}\index{\+\_\+hw\+\_\+enet\+\_\+mrbr@{\+\_\+hw\+\_\+enet\+\_\+mrbr}}


H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+M\+R\+BR -\/ Maximum Receive Buffer Size Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+enet.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__enet__mrbr_1_1__hw__enet__mrbr__bitfields}{\+\_\+hw\+\_\+enet\+\_\+mrbr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__enet__mrbr_ac1fa94bf4c83448dd54261a831030fd3}{}\label{union__hw__enet__mrbr_ac1fa94bf4c83448dd54261a831030fd3}

\item 
struct \hyperlink{struct__hw__enet__mrbr_1_1__hw__enet__mrbr__bitfields}{\+\_\+hw\+\_\+enet\+\_\+mrbr\+::\+\_\+hw\+\_\+enet\+\_\+mrbr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__enet__mrbr_acbd0c2eb7399bed979d12899d4fd6de8}{}\label{union__hw__enet__mrbr_acbd0c2eb7399bed979d12899d4fd6de8}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+M\+R\+BR -\/ Maximum Receive Buffer Size Register (RW) 

Reset value\+: 0x00000000U

The M\+R\+BR is a user-\/programmable register that dictates the maximum size of all receive buffers. This value should take into consideration that the receive C\+RC is always written into the last receive buffer. To allow one maximum size frame per buffer, M\+R\+BR must be set to R\+CR\mbox{[}M\+A\+X\+\_\+\+FL\mbox{]} or larger. To properly align the buffer, M\+R\+BR must be evenly divisible by 16. To ensure this, bits 3-\/0 are set to zero by the device. To minimize bus usage (descriptor fetches), set M\+R\+BR greater than or equal to 256 bytes. This register must be initialized before operation. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
