TimeQuest Timing Analyzer report for A_ESTF
Sat Oct 31 19:42:21 2020
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'GPIO_0_D[6]'
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'GPIO_0_D[6]'
 18. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'GPIO_0_D[6]'
 30. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 32. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'GPIO_0_D[6]'
 34. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 35. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 37. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 38. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'GPIO_0_D[6]'
 46. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 48. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'GPIO_0_D[6]'
 50. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 51. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 53. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 54. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; A_ESTF                                                  ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE15F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.85        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.2%      ;
;     Processor 3            ;  11.6%      ;
;     Processor 4            ;   9.5%      ;
;     Processors 5-16        ;   4.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; GPIO_0_D[6]                                          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { GPIO_0_D[6] }                                          ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000 ; 50.0 MHz   ; 2.000 ; 12.000 ; 50.00      ; 1         ; 1           ; 36.0  ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[2] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 73.47 MHz  ; 73.47 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 104.82 MHz ; 104.82 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 134.97 MHz ; 134.97 MHz      ; GPIO_0_D[6]                                          ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; GPIO_0_D[6]                                          ; -6.409 ; -306.293      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.483 ; -7.062        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 14.782 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.453 ; 0.000         ;
; GPIO_0_D[6]                                          ; 0.454 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.532 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 16.100 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 2.191 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.632 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; GPIO_0_D[6]                                          ; -3.444 ; -144.709      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.570  ; 0.000         ;
; CLOCK_50                                             ; 9.910  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 19.698 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO_0_D[6]'                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -6.409 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[33] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.083     ; 7.327      ;
; -6.356 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[26] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.096     ; 7.261      ;
; -6.330 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[22] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.083     ; 7.248      ;
; -6.327 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[27] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.096     ; 7.232      ;
; -6.310 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[12] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.092     ; 7.219      ;
; -6.307 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[25] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.096     ; 7.212      ;
; -6.304 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[28] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.096     ; 7.209      ;
; -6.264 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[23] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.096     ; 7.169      ;
; -6.259 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[29] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.096     ; 7.164      ;
; -6.238 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[31] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.083     ; 7.156      ;
; -6.213 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[7]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 7.134      ;
; -6.141 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[24] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.096     ; 7.046      ;
; -6.140 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[11] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 7.061      ;
; -6.131 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[13] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.092     ; 7.040      ;
; -6.125 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[30] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.083     ; 7.043      ;
; -6.107 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[32] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.083     ; 7.025      ;
; -6.104 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[10] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.092     ; 7.013      ;
; -6.101 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[14] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.092     ; 7.010      ;
; -6.082 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[16] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 7.003      ;
; -6.077 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[9]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 6.998      ;
; -6.064 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[8]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.092     ; 6.973      ;
; -6.057 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[15] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 6.978      ;
; -5.986 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[18] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.083     ; 6.904      ;
; -5.964 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[7]    ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[6]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 6.885      ;
; -5.950 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[11]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[10] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.092     ; 6.859      ;
; -5.911 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[9]    ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[8]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.092     ; 6.820      ;
; -5.886 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[15]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[14] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.092     ; 6.795      ;
; -5.857 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[13]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[12] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.079     ; 6.779      ;
; -5.851 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[16]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[15] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 6.772      ;
; -5.778 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[32]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[31] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 6.699      ;
; -5.761 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[6]    ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[5]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 6.682      ;
; -5.759 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[8]    ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[7]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.067     ; 6.693      ;
; -5.752 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[30]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[29] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.093     ; 6.660      ;
; -5.746 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[3]    ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[2]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 6.667      ;
; -5.746 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[5]    ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[4]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 6.667      ;
; -5.726 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[4]    ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[3]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 6.647      ;
; -5.688 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[12]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[11] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.067     ; 6.622      ;
; -5.674 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[14]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[13] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.079     ; 6.596      ;
; -5.667 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[31]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[30] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 6.588      ;
; -5.645 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[33]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[32] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 6.566      ;
; -5.622 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[10]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[9]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.067     ; 6.556      ;
; -5.619 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[17]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[16] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.077     ; 6.543      ;
; -5.597 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[27]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[26] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.079     ; 6.519      ;
; -5.588 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[6]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 6.509      ;
; -5.569 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[23]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[22] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.066     ; 6.504      ;
; -5.563 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[28]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[27] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.079     ; 6.485      ;
; -5.551 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[26]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[25] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.079     ; 6.473      ;
; -5.544 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[29]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[28] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.079     ; 6.466      ;
; -5.526 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[19]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[18] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 6.447      ;
; -5.508 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[24]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[23] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.079     ; 6.430      ;
; -5.440 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[5]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 6.361      ;
; -5.425 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[2]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 6.346      ;
; -5.380 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[25]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[24] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.079     ; 6.302      ;
; -5.370 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[4]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 6.291      ;
; -5.342 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[3]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 6.263      ;
; -3.958 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[19] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.083     ; 4.876      ;
; -3.699 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[20]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[19] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 4.620      ;
; -3.690 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[22]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[21] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.079     ; 4.612      ;
; -3.660 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[17] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.083     ; 4.578      ;
; -3.528 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[21] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.082     ; 4.447      ;
; -3.459 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_valid            ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.242      ; 6.612      ;
; -3.405 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[18]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[17] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 4.326      ;
; -3.372 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[10] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.216      ; 6.499      ;
; -3.314 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[0]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.080     ; 4.235      ;
; -3.308 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[20] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.082     ; 4.227      ;
; -3.291 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[29] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.215      ; 6.417      ;
; -3.272 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[5]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.228      ; 6.411      ;
; -3.237 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[2]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[23] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.098     ; 4.140      ;
; -3.237 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[2]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[24] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.098     ; 4.140      ;
; -3.237 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[2]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[25] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.098     ; 4.140      ;
; -3.237 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[2]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[26] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.098     ; 4.140      ;
; -3.237 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[2]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[27] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.098     ; 4.140      ;
; -3.237 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[2]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[28] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.098     ; 4.140      ;
; -3.237 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[2]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[29] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.098     ; 4.140      ;
; -3.228 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[3]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[23] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.098     ; 4.131      ;
; -3.228 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[3]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[24] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.098     ; 4.131      ;
; -3.228 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[3]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[25] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.098     ; 4.131      ;
; -3.228 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[3]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[26] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.098     ; 4.131      ;
; -3.228 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[3]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[27] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.098     ; 4.131      ;
; -3.228 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[3]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[28] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.098     ; 4.131      ;
; -3.228 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[3]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[29] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.098     ; 4.131      ;
; -3.213 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[4]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.215      ; 6.339      ;
; -3.202 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[9]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.228      ; 6.341      ;
; -3.191 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[11] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.216      ; 6.318      ;
; -3.181 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[28] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.215      ; 6.307      ;
; -3.169 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[31] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[33] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.229      ; 6.309      ;
; -3.163 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[8]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.216      ; 6.290      ;
; -3.160 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[30] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[32] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.215      ; 6.286      ;
; -3.159 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[12] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.216      ; 6.286      ;
; -3.149 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[18] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.216      ; 6.276      ;
; -3.140 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[7]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.228      ; 6.279      ;
; -3.134 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[14] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.218      ; 6.263      ;
; -3.124 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[6]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.216      ; 6.251      ;
; -3.122 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[19] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.216      ; 6.249      ;
; -3.120 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[13] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.228      ; 6.259      ;
; -3.117 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[15] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.215      ; 6.243      ;
; -3.111 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[24] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.216      ; 6.238      ;
; -3.084 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[20] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.229      ; 6.224      ;
; -3.079 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[25] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[27] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.216      ; 6.206      ;
; -3.066 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[3]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 2.215      ; 6.192      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.483 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|inputArea_data_last                   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|outputArea_flow_regNext_payload_last                                                             ; GPIO_0_D[6]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.334     ; 1.090      ;
; -2.302 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|inputArea_target                      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|BufferCC_5_:inputArea_target_buffercc|buffers_0                                                  ; GPIO_0_D[6]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.334     ; 0.909      ;
; -2.277 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|inputArea_data_fragment[0]            ; Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|outputArea_flow_regNext_payload_fragment[0]                                                      ; GPIO_0_D[6]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.334     ; 0.884      ;
; 6.389  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.440     ; 13.172     ;
; 6.542  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.442     ; 13.017     ;
; 6.630  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 13.278     ;
; 6.631  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 13.285     ;
; 6.851  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 13.086     ;
; 6.856  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 13.081     ;
; 6.893  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[23]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.445     ; 12.663     ;
; 6.913  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.440     ; 12.648     ;
; 6.914  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.435     ; 12.652     ;
; 6.916  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[24]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 13.018     ;
; 6.917  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.433     ; 12.651     ;
; 6.918  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.435     ; 12.648     ;
; 6.921  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[24]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 13.013     ;
; 7.010  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[7]                                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 12.907     ;
; 7.015  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[15]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 12.902     ;
; 7.024  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.435     ; 12.542     ;
; 7.066  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.442     ; 12.493     ;
; 7.067  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.437     ; 12.497     ;
; 7.070  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.435     ; 12.496     ;
; 7.071  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.437     ; 12.493     ;
; 7.081  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.433     ; 12.487     ;
; 7.130  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 12.789     ;
; 7.130  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 12.789     ;
; 7.147  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 12.773     ;
; 7.154  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 12.754     ;
; 7.155  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 12.761     ;
; 7.155  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 12.758     ;
; 7.156  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 12.765     ;
; 7.158  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 12.757     ;
; 7.159  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.764     ;
; 7.159  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 12.754     ;
; 7.160  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 12.761     ;
; 7.166  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 12.740     ;
; 7.166  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 12.740     ;
; 7.166  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 12.740     ;
; 7.166  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 12.740     ;
; 7.166  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 12.740     ;
; 7.177  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.437     ; 12.387     ;
; 7.191  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[7]                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.441     ; 12.369     ;
; 7.234  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.435     ; 12.332     ;
; 7.257  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[4]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 12.644     ;
; 7.265  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 12.648     ;
; 7.265  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[4]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[21]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 12.641     ;
; 7.265  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[4]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[19]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 12.641     ;
; 7.265  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[4]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[18]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 12.641     ;
; 7.265  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[4]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 12.641     ;
; 7.265  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[4]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[3]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 12.641     ;
; 7.266  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 12.655     ;
; 7.289  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[8]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 12.630     ;
; 7.289  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[8]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 12.630     ;
; 7.306  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[8]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 12.614     ;
; 7.322  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 12.593     ;
; 7.323  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.600     ;
; 7.324  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[9]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 12.596     ;
; 7.324  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[9]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 12.596     ;
; 7.325  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[8]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 12.581     ;
; 7.325  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[8]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 12.581     ;
; 7.325  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[8]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 12.581     ;
; 7.325  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[8]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 12.581     ;
; 7.325  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[8]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 12.581     ;
; 7.335  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[0]                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 12.601     ;
; 7.340  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[0]                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 12.596     ;
; 7.341  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[9]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 12.580     ;
; 7.354  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[21]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.435     ; 12.212     ;
; 7.356  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 12.553     ;
; 7.356  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 12.553     ;
; 7.356  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 12.553     ;
; 7.356  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 12.553     ;
; 7.359  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 12.548     ;
; 7.359  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 12.548     ;
; 7.359  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 12.548     ;
; 7.359  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 12.548     ;
; 7.359  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 12.548     ;
; 7.360  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[9]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 12.547     ;
; 7.360  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[9]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 12.547     ;
; 7.360  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[9]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 12.547     ;
; 7.360  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[9]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 12.547     ;
; 7.360  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[9]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 12.547     ;
; 7.374  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[28]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.557     ;
; 7.374  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[28]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.557     ;
; 7.395  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_tags_0_address[7] ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 12.587     ;
; 7.396  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.435     ; 12.170     ;
; 7.398  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[6]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 12.503     ;
; 7.399  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 12.511     ;
; 7.399  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 12.511     ;
; 7.400  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[0]                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[24]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 12.533     ;
; 7.401  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[6]                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.525     ;
; 7.402  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_tags_0_address[7] ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a3~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 12.580     ;
; 7.405  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[0]                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[24]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 12.528     ;
; 7.406  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[6]                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.520     ;
; 7.406  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[6]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[21]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 12.500     ;
; 7.406  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[6]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[19]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 12.500     ;
; 7.406  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[6]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[18]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 12.500     ;
; 7.406  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[6]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 12.500     ;
; 7.406  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[6]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[3]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 12.500     ;
; 7.417  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[23]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.445     ; 12.139     ;
; 7.418  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[23]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.440     ; 12.143     ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                            ;
+--------+------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.782 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[7]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.194     ; 5.025      ;
; 15.105 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[11] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.698      ;
; 15.302 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.496      ;
; 15.302 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.496      ;
; 15.302 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.496      ;
; 15.302 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.496      ;
; 15.302 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.496      ;
; 15.302 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.496      ;
; 15.302 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.496      ;
; 15.302 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.496      ;
; 15.302 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.496      ;
; 15.302 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.496      ;
; 15.302 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.496      ;
; 15.302 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.496      ;
; 15.308 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 4.489      ;
; 15.308 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 4.489      ;
; 15.308 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 4.489      ;
; 15.308 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 4.489      ;
; 15.308 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 4.489      ;
; 15.308 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 4.489      ;
; 15.308 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 4.489      ;
; 15.308 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 4.489      ;
; 15.308 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 4.489      ;
; 15.308 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 4.489      ;
; 15.308 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 4.489      ;
; 15.308 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 4.489      ;
; 15.446 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[5]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.357      ;
; 15.484 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[7]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.319      ;
; 15.515 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[4]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.288      ;
; 15.518 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[10] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.285      ;
; 15.525 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.196     ; 4.280      ;
; 15.554 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[1]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.249      ;
; 15.554 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[9]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.249      ;
; 15.556 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[6]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.247      ;
; 15.557 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[3]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.246      ;
; 15.622 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[8]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.181      ;
; 15.623 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[0]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.180      ;
; 15.626 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[2]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 4.177      ;
; 15.632 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.196     ; 4.173      ;
; 15.707 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.091      ;
; 15.707 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.091      ;
; 15.707 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.091      ;
; 15.707 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.091      ;
; 15.707 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.091      ;
; 15.707 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.091      ;
; 15.707 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.091      ;
; 15.707 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.091      ;
; 15.707 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.091      ;
; 15.707 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.091      ;
; 15.707 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.091      ;
; 15.707 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 4.091      ;
; 15.720 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[3]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.194     ; 4.087      ;
; 15.836 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_13_[3]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_colorEn     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 3.980      ;
; 15.856 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.942      ;
; 15.856 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.942      ;
; 15.856 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.942      ;
; 15.856 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.942      ;
; 15.856 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.942      ;
; 15.856 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.942      ;
; 15.856 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.942      ;
; 15.856 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.942      ;
; 15.856 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.942      ;
; 15.856 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.942      ;
; 15.856 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.942      ;
; 15.856 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.942      ;
; 15.866 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.932      ;
; 15.866 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.932      ;
; 15.866 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.932      ;
; 15.866 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.932      ;
; 15.866 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.932      ;
; 15.866 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.932      ;
; 15.866 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.932      ;
; 15.866 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.932      ;
; 15.866 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.932      ;
; 15.866 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.932      ;
; 15.866 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.932      ;
; 15.866 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.932      ;
; 15.914 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.884      ;
; 15.914 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.884      ;
; 15.914 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.884      ;
; 15.914 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.884      ;
; 15.914 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.884      ;
; 15.914 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.884      ;
; 15.914 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.884      ;
; 15.914 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.884      ;
; 15.914 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.884      ;
; 15.914 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.884      ;
; 15.914 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.884      ;
; 15.914 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.884      ;
; 15.915 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 3.882      ;
; 15.915 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 3.882      ;
; 15.915 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 3.882      ;
; 15.915 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 3.882      ;
; 15.915 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 3.882      ;
; 15.915 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 3.882      ;
; 15.915 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 3.882      ;
; 15.915 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 3.882      ;
; 15.915 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 3.882      ;
; 15.915 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 3.882      ;
; 15.915 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 3.882      ;
+--------+------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.403 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[15]                                                               ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.137      ;
; 0.411 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[17]                                                               ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.145      ;
; 0.411 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[19]                                                               ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.145      ;
; 0.414 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[2]                                                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.147      ;
; 0.415 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[14]                                                               ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.149      ;
; 0.415 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[18]                                                               ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.149      ;
; 0.416 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[12]                                                               ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.150      ;
; 0.417 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[17]                                                                         ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.150      ;
; 0.417 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[13]                                                               ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.151      ;
; 0.418 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[1]                                                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.151      ;
; 0.423 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[21]                                                                         ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.156      ;
; 0.433 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[13]                                                                            ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_hlj1:auto_generated|ram_block1a0~porta_datain_reg0                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.168      ;
; 0.437 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[16]                                                               ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.171      ;
; 0.444 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[6]                                                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.177      ;
; 0.447 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[24]                                                                            ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_jlj1:auto_generated|ram_block1a0~porta_datain_reg0                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.180      ;
; 0.448 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[23]                                                                            ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_ilj1:auto_generated|ram_block1a0~porta_datain_reg0                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.180      ;
; 0.448 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[9]                                                                             ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_hlj1:auto_generated|ram_block1a0~porta_datain_reg0                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.181      ;
; 0.450 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[27]                                                         ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.188      ;
; 0.451 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[23]                                                         ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.189      ;
; 0.452 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[29]                                                         ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.190      ;
; 0.453 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[5]                                                                             ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_glj1:auto_generated|ram_block1a0~porta_datain_reg0                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.186      ;
; 0.453 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[27]                                                                            ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_jlj1:auto_generated|ram_block1a0~porta_datain_reg0                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.183      ;
; 0.453 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[16]                                                         ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.190      ;
; 0.454 ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerC|inhibitFull                                                                                    ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerC|inhibitFull                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|clockDivider_counter_value[1]                                                   ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|clockDivider_counter_value[1]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|clockDivider_counter_value[2]                                                   ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|clockDivider_counter_value[2]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_misc_doBreak                                                                                                ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_misc_doBreak                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.100                                                          ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.100                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_misc_readOverflowError                                                                                      ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_misc_readOverflowError                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer:timerA|inhibitFull                                                                                       ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer:timerA|inhibitFull                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[0]                                                         ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[0]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[1]                                                         ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[1]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[2]                                                         ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[2]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[3]                                                         ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[3]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[4]                                                         ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[4]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[5]                                                         ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[5]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[6]                                                         ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[6]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[7]                                                         ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[7]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitCounter_value[2]                                                             ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitCounter_value[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitCounter_value[1]                                                             ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitCounter_value[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitTimer_counter[2]                                                             ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitTimer_counter[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitTimer_counter[1]                                                             ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitTimer_counter[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[16]                                                                            ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_ilj1:auto_generated|ram_block1a0~porta_datain_reg0                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.186      ;
; 0.454 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DebugPlugin_resetIt                                                                                                    ; Briey:briey_inst|VexRiscv:axi_core_cpu|DebugPlugin_resetIt                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_flusher_valid                                                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_flusher_valid                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[7]                                                                ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[7]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[6]                                                                ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[6]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[5]                                                                ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[5]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[8]                                                                ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[8]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[9]                                                                ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[9]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[10]                                                               ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[10]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[11]                                                               ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[11]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.011                                                          ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.011                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_popPtr_value[3]                                  ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_popPtr_value[3]                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_risingOccupancy                                  ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_risingOccupancy                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.001                                                          ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.001                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.010                                                          ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.010                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_popPtr_value[0]                                  ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_popPtr_value[0]                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.001                                                          ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.001                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.010                                                          ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.010                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerD|inhibitFull                                                                                    ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerD|inhibitFull                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_misc_readError                                                                                              ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_misc_readError                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|tickCounter_value[2]                                                            ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|tickCounter_value[2]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|tickCounter_value[1]                                                            ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|tickCounter_value[1]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_BA[1]                                                                            ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_BA[1]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_BA[0]                                                                            ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_BA[0]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_ADDR[12]                                                                         ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_ADDR[12]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_ADDR[11]                                                                         ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_ADDR[11]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamArbiter:cmdArbiter|maskLocked_1                                                               ; Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamArbiter:cmdArbiter|maskLocked_1                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamArbiter:cmdArbiter|locked                                                                     ; Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamArbiter:cmdArbiter|locked                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_rValid                                                                                            ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_rValid                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|popPtr_value[0]           ; Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|popPtr_value[0]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamArbiter:cmdArbiter|maskLocked_0                                                               ; Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamArbiter:cmdArbiter|maskLocked_0                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|pendingMemRsp[3]                                                                                        ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|pendingMemRsp[3]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|StreamFifoLowLatency:chip_backupIn_fifo|pushPtr_value[0]                                    ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|StreamFifoLowLatency:chip_backupIn_fifo|pushPtr_value[0]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_0_active_counter[1]                                            ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_0_active_counter[1]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_0_active_counter[0]                                            ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_0_active_counter[0]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_2_active_counter[1]                                            ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_2_active_counter[1]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_2_active_counter[0]                                            ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_2_active_counter[0]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_3_active_counter[1]                                            ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_3_active_counter[1]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_3_active_counter[0]                                            ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_3_active_counter[0]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_1_active_counter[1]                                            ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_1_active_counter[1]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_1_active_counter[0]                                            ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_1_active_counter[0]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_state.11                                                                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_state.11                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_state.00                                                                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_state.00                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_bootRefreshCounter_value[1]                                                        ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_bootRefreshCounter_value[1]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_bootRefreshCounter_value[0]                                                        ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_bootRefreshCounter_value[0]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_bootRefreshCounter_value[2]                                                        ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_bootRefreshCounter_value[2]                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_state.10                                                                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_state.10                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_2_active                                                                     ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_2_active                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_0_active                                                                     ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_0_active                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_1_active                                                                     ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_1_active                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_3_active                                                                     ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_3_active                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|_zz_3_[0]                                                                                                  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|_zz_3_[0]                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFork_1_:streamFork_4_|_zz_1_                                                         ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFork_1_:streamFork_4_|_zz_1_                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|axi_vgaCtrl_io_axi_ar_halfPipe_regs_valid                                                                                                    ; Briey:briey_inst|axi_vgaCtrl_io_axi_ar_halfPipe_regs_valid                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFork_1_:streamFork_4_|_zz_2_                                                         ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFork_1_:streamFork_4_|_zz_2_                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|risingOccupancy  ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|risingOccupancy              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|pushPtr_value[0] ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|pushPtr_value[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|pushPtr_value[1] ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|pushPtr_value[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.453 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[2]                            ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[1]                            ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_3_                                                                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_3_                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                                                                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_21_[0]                                                                ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_21_[0]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[7]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[7]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[6]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[6]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[3]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[3]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[0]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[0]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[8]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[8]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_|inArea_target                                       ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_|inArea_target                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[1]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[1]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[2]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[2]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[4]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[4]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[5]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[5]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[6]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[6]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[5]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[5]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[3]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[2]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[1]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[0]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[0]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_3_                                                                    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_3_                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.465 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[0]                            ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.502 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[2] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[2]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[8] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[8]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[4] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[4]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[0] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[0]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.795      ;
; 0.530 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[2]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.821      ;
; 0.572 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[0]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.390      ; 1.216      ;
; 0.694 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[1]                            ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.987      ;
; 0.699 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|BufferCC_9_:run_buffercc|buffers_1                                                     ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[9] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[9]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.991      ;
; 0.699 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[7] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[7]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.991      ;
; 0.700 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|BufferCC_9_:run_buffercc|buffers_0                                                     ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|BufferCC_9_:run_buffercc|buffers_1                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[6] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[6]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.992      ;
; 0.701 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[5] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[5]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[3] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[3]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[1] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[1]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.993      ;
; 0.703 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[0]                            ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.996      ;
; 0.708 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[3]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.999      ;
; 0.712 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[6]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.003      ;
; 0.712 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[5]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.003      ;
; 0.714 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_3_                                                                    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[0]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.005      ;
; 0.724 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[0]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.015      ;
; 0.748 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_3_                                                                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.041      ;
; 0.755 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|BufferCC_9_:run_buffercc|buffers_1                                                     ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|vga_run_regNext                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.048      ;
; 0.763 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[9]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[9]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[1]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[1]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[3]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[3]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[5]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[5]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11]                                                         ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[6]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[6]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[7]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[7]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[9]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[9]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10]                                                         ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[11]                                                         ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[11]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[2]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[2]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[4]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[4]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[8]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[8]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.059      ;
; 0.776 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                                                                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_3_                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.069      ;
; 0.784 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[5]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[5]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 1.194      ;
; 0.787 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[2]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.078      ;
; 0.789 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.081      ;
; 0.791 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[10]                                                         ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[10]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.083      ;
; 0.811 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[0]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[0]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.103      ;
; 0.817 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[2]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[2]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 1.227      ;
; 0.822 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[1]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[1]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 1.232      ;
; 0.835 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[8]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[8]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 1.246      ;
; 0.850 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[8]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.390      ; 1.494      ;
; 0.852 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[4]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.389      ; 1.495      ;
; 0.860 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[7]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.390      ; 1.504      ;
; 0.887 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[3]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[3]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 1.297      ;
; 0.892 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[9]                               ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[9]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 1.303      ;
; 0.924 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_colorEn                                                             ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_colorEn                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.216      ;
; 0.932 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn                                                             ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_3_                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.225      ;
; 0.935 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[7]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[7]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.192      ; 1.359      ;
; 0.935 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[5]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.389      ; 1.578      ;
; 0.939 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[6]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[6]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.192      ; 1.363      ;
; 0.944 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[6]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.390      ; 1.588      ;
; 0.957 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[0]                            ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.250      ;
; 0.959 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[0]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[0]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 1.369      ;
; 0.971 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_3_                                                                    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.262      ;
; 0.999 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[4]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[4]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 1.409      ;
; 1.029 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_21_[0]                                                                ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.322      ;
; 1.084 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[2]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.389      ; 1.727      ;
; 1.090 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_21_[0]                                                                ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[5]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.382      ;
; 1.101 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[8]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[9]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.394      ;
; 1.108 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[8]                                                                              ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 1.530      ;
; 1.108 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_3_                                                                    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.399      ;
; 1.112 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|BufferCC_9_:run_buffercc|buffers_1                                                     ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_21_[0]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.405      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO_0_D[6]'                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[1]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[1]     ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0110      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0110      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0001      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0001      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1101      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1101      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 0.746      ;
; 0.496 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0010      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 0.788      ;
; 0.503 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1101      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1110      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 0.794      ;
; 0.510 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[2] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[1] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[3] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[2] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0101      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0110      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 0.802      ;
; 0.512 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1110      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1111      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 0.803      ;
; 0.512 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0010      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0011      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 0.804      ;
; 0.529 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1001      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1010      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 0.820      ;
; 0.542 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0101      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 0.834      ;
; 0.578 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1000      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 0.870      ;
; 0.644 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[5]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[4]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[10]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[9]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[15]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[14]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[21]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[20]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[23]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[22]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 0.935      ;
; 0.645 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[13]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[12]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 0.936      ;
; 0.645 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[28]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[27]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 0.936      ;
; 0.645 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[31]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[30]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 0.936      ;
; 0.646 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[29]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[28]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 0.937      ;
; 0.646 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[30]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[29]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 0.937      ;
; 0.647 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[1]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[0]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 0.938      ;
; 0.647 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[2]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[1]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 0.938      ;
; 0.651 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1111      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1001      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 0.942      ;
; 0.666 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[3]      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[3] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 0.958      ;
; 0.666 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[2]      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[2] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 0.958      ;
; 0.677 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1010      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1100      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 0.968      ;
; 0.682 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[0]      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[0] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 0.974      ;
; 0.701 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[2]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[1]     ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 0.993      ;
; 0.708 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[1] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[0] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 1.000      ;
; 0.723 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1010      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[1]     ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.014      ;
; 0.742 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[11]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[10]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[14]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[13]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.033      ;
; 0.743 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[6]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[5]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.034      ;
; 0.743 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[19]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[18]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.034      ;
; 0.744 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[3]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[2]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[4]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[3]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[9]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[8]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[20]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[19]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.035      ;
; 0.745 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[7]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[6]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[12]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[11]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[17]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[16]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[18]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[17]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[24]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[23]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[27]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[26]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0110      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0111      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[8]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[7]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[22]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[21]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.037      ;
; 0.747 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[25]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[24]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[26]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[25]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.039      ;
; 0.750 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1001      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0010      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[2] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[2]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 1.043      ;
; 0.751 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[3] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[3]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 1.043      ;
; 0.769 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0111      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 1.061      ;
; 0.770 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1101      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.061      ;
; 0.772 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1110      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.063      ;
; 0.772 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0111      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1000      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 1.064      ;
; 0.773 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0101      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1000      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 1.065      ;
; 0.796 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0011      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 1.088      ;
; 0.797 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1010      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.088      ;
; 0.798 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1111      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.089      ;
; 0.817 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0101      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 1.109      ;
; 0.830 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1100      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.121      ;
; 0.832 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1101      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.123      ;
; 0.835 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1111      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0001      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.126      ;
; 0.872 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[0] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[0]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 1.164      ;
; 0.878 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[1]      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[1] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 1.170      ;
; 0.960 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[1] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[1]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.080      ; 1.252      ;
; 0.977 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[16]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[15]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.078      ; 1.267      ;
; 0.994 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[0] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.081      ; 1.287      ;
; 0.995 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[1] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.081      ; 1.288      ;
; 0.995 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[2] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.081      ; 1.288      ;
; 0.995 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[3] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.081      ; 1.288      ;
; 1.007 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1100      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.298      ;
; 1.089 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1111      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.380      ;
; 1.100 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[2]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[1]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.081      ; 1.393      ;
; 1.103 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[3]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.081      ; 1.396      ;
; 1.111 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0001      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.079      ; 1.402      ;
; 1.115 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[0]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.081      ; 1.408      ;
; 1.129 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[15]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.067      ; 1.408      ;
; 1.137 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[13]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.067      ; 1.416      ;
; 1.138 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[14]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.067      ; 1.417      ;
; 1.145 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[1]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.067      ; 1.424      ;
; 1.146 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[8]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.067      ; 1.425      ;
; 1.148 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[12]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.067      ; 1.427      ;
; 1.149 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[5]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.067      ; 1.428      ;
; 1.150 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[6]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.067      ; 1.429      ;
; 1.151 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[3]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.067      ; 1.430      ;
; 1.152 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[4]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.067      ; 1.431      ;
; 1.157 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[9]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.067      ; 1.436      ;
; 1.158 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[11]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.067      ; 1.437      ;
; 1.158 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[10]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.067      ; 1.437      ;
; 1.159 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[2]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.067      ; 1.438      ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_117_                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.366      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.366      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_hadException                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.366      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mie_MSIE                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 4.356      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamArbiter_1_:cmdArbiter|maskLocked_2                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 4.355      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamArbiter_1_:cmdArbiter|maskLocked_0                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 4.355      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_11_                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 4.360      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 4.360      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 4.360      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 4.360      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamArbiter_1_:cmdArbiter|maskLocked_1                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 4.355      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamArbiter_1_:cmdArbiter|locked                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 4.355      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|_zz_3_[0]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 4.356      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|popPtr_value[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 4.353      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|axi_apbBridge_io_axi_arbiter_io_output_w_halfPipe_regs_valid                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 4.353      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_100_                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.366      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_error                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 4.371      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mie_MTIE                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 4.356      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mstatus_MPIE                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 4.356      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mstatus_MIE                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 4.356      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_pipelineLiberator_pcValids_0                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.366      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_pipelineLiberator_pcValids_1                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.366      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_pipelineLiberator_pcValids_2                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.366      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|_zz_11_                                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 4.355      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|popPtr_value[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 4.353      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|popPtr_value[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 4.353      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rValid                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 4.353      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_0_precharge_counter[0]                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 4.356      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_2_precharge_counter[0]                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 4.356      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_1_precharge_counter[0]                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 4.356      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_3_precharge_counter[0]                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 4.356      ;
; 15.532 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|writeBack_arbitration_isValid                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.365      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.365      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[28]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 4.352      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[29]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 4.352      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_fetchPc_inc                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.365      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mstatus_MPP[1]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 4.355      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|run                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 4.357      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_popPtr_value[2]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 4.356      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_popPtr_value[1]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 4.357      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_pushPtr_value[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 4.356      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_popPtr_value[3]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 4.356      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_pushPtr_value[2]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 4.356      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_pushPtr_value[3]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 4.356      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_risingOccupancy                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 4.357      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_pushPtr_value[0]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 4.356      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|_zz_2_                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 4.356      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_popPtr_value[0]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 4.356      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[16]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 4.356      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|io_gpio_writeEnable_driver[16]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 4.357      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_interruptCtrl_readIntEnable                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 4.358      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerB|inhibitFull                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 4.357      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|InterruptCtrl:interruptCtrl_1_|pendings[3]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 4.356      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|InterruptCtrl:interruptCtrl_1_|pendings[2]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 4.356      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[1]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 4.358      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|InterruptCtrl:interruptCtrl_1_|pendings[1]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 4.356      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_counter_value[0]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.366      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_counter_value[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.366      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_counter_value[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.366      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[0]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 4.358      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_interruptCtrl_writeIntEnable                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 4.358      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|popPtr_value[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 4.352      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|pushPtr_value[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 4.352      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|pushPtr_value[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 4.352      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|risingOccupancy  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 4.352      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFork_2_:streamFork_4_|_zz_1_                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 4.352      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFork_2_:streamFork_4_|_zz_2_                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 4.352      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[15]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 4.356      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|io_gpio_writeEnable_driver[15]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 4.357      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mstatus_MPP[0]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 4.355      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|InterruptCtrl:interruptCtrl_1_|pendings[0]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 4.356      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.365      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_interrupt_valid                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.365      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_arbitration_isValid                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.364      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_ready                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 4.349      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_valid                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 4.349      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_write_counter[0]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 4.356      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_write_counter[2]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 4.356      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_write_counter[1]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 4.356      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|_zz_12_                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 4.356      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|_zz_13_                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 4.356      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|execute_arbitration_isValid                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.364      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.364      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_66_                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.365      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_68_                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.365      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_valid                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.366      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_rValid                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 4.370      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValid                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 4.370      ;
; 15.533 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_regs_valid                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 4.352      ;
; 15.534 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|pendingMemCmd_value[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.361      ;
; 15.534 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|pendingMemCmd_value[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.361      ;
; 15.534 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|pendingMemCmd_value[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.361      ;
; 15.534 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.361      ;
; 15.534 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.361      ;
; 15.534 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.361      ;
; 15.534 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 4.361      ;
; 15.534 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_2_active                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 4.357      ;
; 15.534 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_0_active                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 4.357      ;
; 15.534 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_1_active                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 4.357      ;
; 15.534 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_3_active                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 4.357      ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.100 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_colorEn                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 3.704      ;
; 16.576 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[6]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.204      ;
; 16.576 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[5]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.204      ;
; 16.576 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.204      ;
; 16.576 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[3]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.204      ;
; 16.576 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[2]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.204      ;
; 16.576 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.204      ;
; 16.576 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[0]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.204      ;
; 16.576 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_3_                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.221     ; 3.204      ;
; 16.665 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.189     ; 3.147      ;
; 16.665 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.189     ; 3.147      ;
; 16.665 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.189     ; 3.147      ;
; 16.665 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.189     ; 3.147      ;
; 16.665 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[5]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.189     ; 3.147      ;
; 16.665 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[4]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.189     ; 3.147      ;
; 16.665 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[2]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.189     ; 3.147      ;
; 16.665 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[1]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.189     ; 3.147      ;
; 16.671 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 3.128      ;
; 16.671 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 3.128      ;
; 16.671 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 3.128      ;
; 16.671 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.202     ; 3.128      ;
; 16.680 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 3.117      ;
; 16.680 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 3.117      ;
; 16.680 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 3.117      ;
; 16.680 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 3.117      ;
; 16.680 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 3.117      ;
; 16.680 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 3.117      ;
; 16.680 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[1]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 3.117      ;
; 16.680 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 3.117      ;
; 16.694 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[0]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 3.117      ;
; 16.694 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[9]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 3.117      ;
; 16.694 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[8]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 3.117      ;
; 16.694 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[3]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 3.117      ;
; 16.694 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 3.117      ;
; 16.694 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[6]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 3.117      ;
; 16.694 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[7]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 3.117      ;
; 16.725 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.073      ;
; 16.725 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.073      ;
; 16.725 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.073      ;
; 16.725 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.073      ;
; 16.725 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.073      ;
; 16.725 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.073      ;
; 16.725 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.073      ;
; 16.725 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.073      ;
; 16.725 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.073      ;
; 16.725 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.073      ;
; 16.725 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.073      ;
; 16.725 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 3.073      ;
; 16.745 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.189     ; 3.067      ;
; 16.745 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.189     ; 3.067      ;
; 16.745 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.189     ; 3.067      ;
; 16.745 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[1]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.189     ; 3.067      ;
; 16.745 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[0]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.189     ; 3.067      ;
; 16.745 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_3_                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.189     ; 3.067      ;
; 16.745 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_21_[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.189     ; 3.067      ;
; 16.755 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 3.049      ;
; 16.755 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 3.049      ;
; 16.755 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 3.049      ;
; 16.755 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 3.049      ;
; 16.755 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 3.049      ;
; 16.755 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 3.049      ;
; 16.755 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 3.049      ;
; 16.755 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 3.049      ;
; 16.755 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 3.049      ;
; 16.755 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 3.049      ;
; 16.755 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 3.049      ;
; 16.755 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 3.049      ;
; 16.801 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[10]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 3.002      ;
; 16.801 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[11]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 3.002      ;
; 16.801 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 3.002      ;
; 16.801 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 3.002      ;
; 16.801 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[2]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 3.002      ;
; 16.801 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[3]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 3.002      ;
; 16.801 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[4]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 3.002      ;
; 16.801 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[5]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 3.002      ;
; 16.801 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[6]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 3.002      ;
; 16.801 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[7]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 3.002      ;
; 16.801 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[8]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 3.002      ;
; 16.801 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[9]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.198     ; 3.002      ;
; 17.053 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_|inArea_target                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 2.749      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.191 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_|inArea_target                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.183      ; 2.606      ;
; 2.396 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[10]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.812      ;
; 2.396 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[11]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.812      ;
; 2.396 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.812      ;
; 2.396 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.812      ;
; 2.396 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[2]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.812      ;
; 2.396 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[3]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.812      ;
; 2.396 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[4]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.812      ;
; 2.396 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[5]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.812      ;
; 2.396 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[6]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.812      ;
; 2.396 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[7]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.812      ;
; 2.396 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[8]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.812      ;
; 2.396 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[9]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 2.812      ;
; 2.442 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 2.859      ;
; 2.442 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 2.859      ;
; 2.442 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 2.859      ;
; 2.442 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 2.859      ;
; 2.442 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 2.859      ;
; 2.442 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 2.859      ;
; 2.442 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 2.859      ;
; 2.442 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 2.859      ;
; 2.442 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 2.859      ;
; 2.442 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 2.859      ;
; 2.442 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 2.859      ;
; 2.442 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 2.859      ;
; 2.454 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.880      ;
; 2.454 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.880      ;
; 2.454 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.880      ;
; 2.454 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[1]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.880      ;
; 2.454 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[0]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.880      ;
; 2.454 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_3_                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.880      ;
; 2.454 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_21_[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.194      ; 2.880      ;
; 2.482 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.893      ;
; 2.482 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.893      ;
; 2.482 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.893      ;
; 2.482 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.893      ;
; 2.482 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.893      ;
; 2.482 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.893      ;
; 2.482 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.893      ;
; 2.482 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.893      ;
; 2.482 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.893      ;
; 2.482 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.893      ;
; 2.482 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.893      ;
; 2.482 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 2.893      ;
; 2.498 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[0]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 2.923      ;
; 2.498 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[9]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 2.923      ;
; 2.498 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[8]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 2.923      ;
; 2.498 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[3]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 2.923      ;
; 2.498 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 2.923      ;
; 2.498 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[6]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 2.923      ;
; 2.498 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[7]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 2.923      ;
; 2.513 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 2.938      ;
; 2.513 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 2.938      ;
; 2.513 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 2.938      ;
; 2.513 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 2.938      ;
; 2.513 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[5]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 2.938      ;
; 2.513 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[4]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 2.938      ;
; 2.513 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[2]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 2.938      ;
; 2.513 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[1]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 2.938      ;
; 2.527 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.937      ;
; 2.527 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.937      ;
; 2.527 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.937      ;
; 2.527 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.937      ;
; 2.527 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.937      ;
; 2.527 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.937      ;
; 2.527 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[1]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.937      ;
; 2.527 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 2.937      ;
; 2.529 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 2.941      ;
; 2.529 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 2.941      ;
; 2.529 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 2.941      ;
; 2.529 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 2.941      ;
; 2.628 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[6]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.160      ; 3.020      ;
; 2.628 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[5]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.160      ; 3.020      ;
; 2.628 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.160      ; 3.020      ;
; 2.628 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[3]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.160      ; 3.020      ;
; 2.628 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[2]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.160      ; 3.020      ;
; 2.628 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.160      ; 3.020      ;
; 2.628 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[0]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.160      ; 3.020      ;
; 2.628 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_3_                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.160      ; 3.020      ;
; 2.987 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_colorEn                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 3.404      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.632 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|outputArea_flow_regNext_valid                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.571      ; 3.415      ;
; 2.871 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DebugPlugin_haltedByBreak                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.179      ;
; 2.871 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DebugPlugin_godmode                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.179      ;
; 2.875 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|_zz_8_                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.181      ;
; 2.875 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|SystemDebugger:systemDebugger_1_|dispatcher_headerLoaded                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.181      ;
; 2.875 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|SystemDebugger:systemDebugger_1_|dispatcher_dataLoaded                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.181      ;
; 2.875 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|SystemDebugger:systemDebugger_1_|dispatcher_counter[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.181      ;
; 2.875 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|SystemDebugger:systemDebugger_1_|dispatcher_counter[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.181      ;
; 2.875 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|SystemDebugger:systemDebugger_1_|dispatcher_counter[0]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.181      ;
; 2.956 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DebugPlugin_resetIt                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.259      ;
; 3.535 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DebugPlugin_haltIt                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.837      ;
; 3.535 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DebugPlugin_stepIt                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.837      ;
; 3.746 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[5]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.060      ;
; 3.746 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[11]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.060      ;
; 3.746 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[14]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.057      ;
; 3.746 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[13]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.062      ;
; 3.746 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[0]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.060      ;
; 3.746 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[20]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.060      ;
; 3.746 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[17]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.057      ;
; 3.746 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[18]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.062      ;
; 3.746 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[21]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 4.057      ;
; 3.746 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[26]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.060      ;
; 3.746 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[4]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.060      ;
; 3.746 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[27]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.060      ;
; 3.746 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[31]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.060      ;
; 3.747 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[8]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.062      ;
; 3.747 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[7]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.062      ;
; 3.747 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[11]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.062      ;
; 3.747 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[10]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.063      ;
; 3.747 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[9]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.063      ;
; 3.747 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[16]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 4.056      ;
; 3.747 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[24]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.055      ;
; 3.747 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[10]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.055      ;
; 3.747 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[15]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 4.056      ;
; 3.747 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[30]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.055      ;
; 3.747 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[28]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.055      ;
; 3.747 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[7]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.055      ;
; 3.747 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[3]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.055      ;
; 3.747 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[1]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 4.055      ;
; 3.749 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_flusher_valid                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.070      ;
; 3.750 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_flusher_start                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.067      ;
; 3.752 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_148_[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.058      ;
; 3.752 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_148_[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.058      ;
; 3.752 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_148_[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.058      ;
; 3.761 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[13]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.079      ;
; 3.761 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[12]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.079      ;
; 3.761 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[9]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.075      ;
; 3.761 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[19]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.076      ;
; 3.761 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[8]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.075      ;
; 3.761 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[14]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.079      ;
; 3.761 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[12]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.076      ;
; 3.761 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[22]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.075      ;
; 3.761 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[23]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.075      ;
; 3.762 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_DivPlugin_div_counter_value[0]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 4.063      ;
; 3.762 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_DivPlugin_div_counter_value[1]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 4.063      ;
; 3.762 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_DivPlugin_div_counter_value[2]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 4.063      ;
; 3.762 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_DivPlugin_div_counter_value[3]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 4.063      ;
; 3.762 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_DivPlugin_div_counter_value[4]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 4.063      ;
; 3.762 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_DivPlugin_div_counter_value[5]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 4.063      ;
; 3.762 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_0[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.054      ;
; 3.762 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_1[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.054      ;
; 3.762 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_0[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.054      ;
; 3.762 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_1[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.054      ;
; 3.762 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_0[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.054      ;
; 3.762 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_1[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.054      ;
; 3.762 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_0[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.054      ;
; 3.762 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_1[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.054      ;
; 3.762 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[29]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.079      ;
; 3.762 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[2]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.079      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[1]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[2]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[3]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[4]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[5]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[6]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[6]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[0]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.055      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[1]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[3]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_0[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_1[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[2]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_0[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_1[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[8]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[9]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[8]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_0[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_1[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_0[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_1[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[5]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.055      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[4]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 4.055      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[7]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 4.056      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[6]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.062      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[25]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 4.062      ;
; 3.763 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mie_MEIE                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.066      ;
; 3.764 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_popPtr_value[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 4.054      ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 76.91 MHz  ; 76.91 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 112.23 MHz ; 112.23 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 141.64 MHz ; 141.64 MHz      ; GPIO_0_D[6]                                          ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; GPIO_0_D[6]                                          ; -6.060 ; -286.141      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.040 ; -5.733        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 15.032 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.379 ; 0.000         ;
; GPIO_0_D[6]                                          ; 0.402 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.402 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.892 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 16.309 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.969 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.344 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; GPIO_0_D[6]                                          ; -3.444 ; -144.709      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.596  ; 0.000         ;
; CLOCK_50                                             ; 9.918  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 19.699 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO_0_D[6]'                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -6.060 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[26] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.089     ; 6.973      ;
; -6.038 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[33] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.077     ; 6.963      ;
; -6.026 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[22] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.077     ; 6.951      ;
; -6.026 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[27] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.089     ; 6.939      ;
; -6.010 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[25] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.089     ; 6.923      ;
; -6.010 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[28] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.089     ; 6.923      ;
; -5.987 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[23] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.089     ; 6.900      ;
; -5.946 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[31] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.077     ; 6.871      ;
; -5.932 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[12] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.084     ; 6.850      ;
; -5.915 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[29] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.089     ; 6.828      ;
; -5.858 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[24] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.089     ; 6.771      ;
; -5.833 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[7]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.073     ; 6.762      ;
; -5.830 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[30] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.077     ; 6.755      ;
; -5.784 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[11] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.073     ; 6.713      ;
; -5.778 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[32] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.077     ; 6.703      ;
; -5.770 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[13] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.084     ; 6.688      ;
; -5.753 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[14] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.084     ; 6.671      ;
; -5.737 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[16] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.073     ; 6.666      ;
; -5.728 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[10] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.084     ; 6.646      ;
; -5.725 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[9]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.073     ; 6.654      ;
; -5.720 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[8]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.084     ; 6.638      ;
; -5.708 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[15] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.073     ; 6.637      ;
; -5.707 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[18] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.077     ; 6.632      ;
; -5.677 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[7]    ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[6]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.072     ; 6.607      ;
; -5.590 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[11]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[10] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.083     ; 6.509      ;
; -5.581 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[9]    ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[8]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.083     ; 6.500      ;
; -5.550 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[15]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[14] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.083     ; 6.469      ;
; -5.514 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[16]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[15] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.072     ; 6.444      ;
; -5.498 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[32]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[31] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.072     ; 6.428      ;
; -5.496 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[3]    ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[2]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.072     ; 6.426      ;
; -5.493 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[13]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[12] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.071     ; 6.424      ;
; -5.482 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[6]    ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[5]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.072     ; 6.412      ;
; -5.465 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[5]    ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[4]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.072     ; 6.395      ;
; -5.456 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[4]    ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[3]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.072     ; 6.386      ;
; -5.432 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[30]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[29] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.084     ; 6.350      ;
; -5.393 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[8]    ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[7]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.060     ; 6.335      ;
; -5.384 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[31]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[30] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.072     ; 6.314      ;
; -5.346 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[12]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[11] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.060     ; 6.288      ;
; -5.329 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[33]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[32] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.072     ; 6.259      ;
; -5.329 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[14]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[13] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.071     ; 6.260      ;
; -5.327 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[27]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[26] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.071     ; 6.258      ;
; -5.291 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[23]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[22] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.059     ; 6.234      ;
; -5.288 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[28]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[27] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.071     ; 6.219      ;
; -5.287 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[17]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[16] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.068     ; 6.221      ;
; -5.286 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[10]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[9]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.060     ; 6.228      ;
; -5.281 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[6]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.073     ; 6.210      ;
; -5.279 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[26]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[25] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.071     ; 6.210      ;
; -5.277 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[29]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[28] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.071     ; 6.208      ;
; -5.259 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[19]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[18] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.072     ; 6.189      ;
; -5.256 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[24]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[23] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.071     ; 6.187      ;
; -5.157 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[2]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.073     ; 6.086      ;
; -5.143 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[5]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.073     ; 6.072      ;
; -5.123 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[25]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[24] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.071     ; 6.054      ;
; -5.069 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[4]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.073     ; 5.998      ;
; -5.053 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[3]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.073     ; 5.982      ;
; -3.720 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[19] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.077     ; 4.645      ;
; -3.484 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[20]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[19] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.073     ; 4.413      ;
; -3.480 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[22]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[21] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.071     ; 4.411      ;
; -3.455 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_valid            ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.929      ; 6.296      ;
; -3.423 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[17] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.077     ; 4.348      ;
; -3.330 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[29] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.903      ; 6.145      ;
; -3.327 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[10] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.904      ; 6.143      ;
; -3.320 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[21] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.076     ; 4.246      ;
; -3.241 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[4]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.902      ; 6.055      ;
; -3.225 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[5]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.915      ; 6.052      ;
; -3.217 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[28] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.903      ; 6.032      ;
; -3.189 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[18] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.904      ; 6.005      ;
; -3.186 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[18]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[17] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.072     ; 4.116      ;
; -3.184 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[19] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.903      ; 5.999      ;
; -3.179 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[9]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.915      ; 6.006      ;
; -3.163 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[30] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[32] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.903      ; 5.978      ;
; -3.163 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[11] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.904      ; 5.979      ;
; -3.160 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[24] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.904      ; 5.976      ;
; -3.144 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[12] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.904      ; 5.960      ;
; -3.142 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[31] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[33] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.916      ; 5.970      ;
; -3.135 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[17] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.903      ; 5.950      ;
; -3.134 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[20] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.076     ; 4.060      ;
; -3.125 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[20] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.916      ; 5.953      ;
; -3.123 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[25] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[27] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.904      ; 5.939      ;
; -3.121 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[14] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.907      ; 5.940      ;
; -3.121 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[7]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.915      ; 5.948      ;
; -3.120 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[8]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.904      ; 5.936      ;
; -3.116 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[0]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.902      ; 5.930      ;
; -3.113 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[6]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.904      ; 5.929      ;
; -3.112 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[23] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.904      ; 5.928      ;
; -3.111 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[26] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.904      ; 5.927      ;
; -3.104 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[15] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.903      ; 5.919      ;
; -3.104 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[13] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.915      ; 5.931      ;
; -3.104 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[3]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.902      ; 5.918      ;
; -3.098 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[0]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.073     ; 4.027      ;
; -3.093 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[16] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.903      ; 5.908      ;
; -3.090 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[21] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.904      ; 5.906      ;
; -3.029 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[2]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.902      ; 5.843      ;
; -3.019 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[27] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.904      ; 5.835      ;
; -3.015 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[1]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.902      ; 5.829      ;
; -2.997 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[2]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[23] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.090     ; 3.909      ;
; -2.997 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[2]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[24] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.090     ; 3.909      ;
; -2.997 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[2]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[25] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.090     ; 3.909      ;
; -2.997 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[2]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[26] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.090     ; 3.909      ;
; -2.997 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[2]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[27] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.090     ; 3.909      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.040 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|inputArea_data_last                   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|outputArea_flow_regNext_payload_last                                                             ; GPIO_0_D[6]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.980     ; 1.002      ;
; -1.857 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|inputArea_target                      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|BufferCC_5_:inputArea_target_buffercc|buffers_0                                                  ; GPIO_0_D[6]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.980     ; 0.819      ;
; -1.836 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|inputArea_data_fragment[0]            ; Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|outputArea_flow_regNext_payload_fragment[0]                                                      ; GPIO_0_D[6]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.980     ; 0.798      ;
; 6.997  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.392     ; 12.613     ;
; 7.123  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.391     ; 12.488     ;
; 7.207  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 12.712     ;
; 7.210  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.715     ;
; 7.428  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 12.515     ;
; 7.432  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 12.511     ;
; 7.471  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[23]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.394     ; 12.137     ;
; 7.498  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.385     ; 12.119     ;
; 7.513  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[24]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 12.429     ;
; 7.518  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[24]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 12.424     ;
; 7.529  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.392     ; 12.081     ;
; 7.529  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.388     ; 12.085     ;
; 7.532  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.388     ; 12.082     ;
; 7.569  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[15]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.357     ;
; 7.579  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[7]                                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.348     ;
; 7.624  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.384     ; 11.994     ;
; 7.646  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.385     ; 11.971     ;
; 7.653  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.388     ; 11.961     ;
; 7.655  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.391     ; 11.956     ;
; 7.655  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.387     ; 11.960     ;
; 7.658  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.387     ; 11.957     ;
; 7.708  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.218     ;
; 7.711  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.221     ;
; 7.739  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.184     ;
; 7.739  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 12.180     ;
; 7.742  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.183     ;
; 7.742  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 12.187     ;
; 7.742  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.181     ;
; 7.745  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 12.184     ;
; 7.748  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[7]                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.390     ; 11.864     ;
; 7.772  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.384     ; 11.846     ;
; 7.779  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.387     ; 11.836     ;
; 7.856  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.070     ;
; 7.859  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.073     ;
; 7.863  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.060     ;
; 7.866  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 12.063     ;
; 7.921  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[21]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.388     ; 11.693     ;
; 7.944  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[28]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 11.995     ;
; 7.944  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[28]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 11.995     ;
; 7.972  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[23]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.387     ; 11.643     ;
; 7.981  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.388     ; 11.633     ;
; 7.985  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 11.941     ;
; 7.985  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 11.941     ;
; 7.994  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 11.933     ;
; 8.003  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[23]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.394     ; 11.605     ;
; 8.003  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[23]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.390     ; 11.609     ;
; 8.006  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[23]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.390     ; 11.606     ;
; 8.008  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[4]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[21]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 11.907     ;
; 8.008  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[4]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[19]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 11.907     ;
; 8.008  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[4]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[18]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 11.907     ;
; 8.008  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[4]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 11.907     ;
; 8.008  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[4]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[3]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 11.907     ;
; 8.013  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[4]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 11.897     ;
; 8.014  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[25]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.401     ; 11.587     ;
; 8.015  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 11.898     ;
; 8.015  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 11.898     ;
; 8.015  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 11.898     ;
; 8.015  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 11.898     ;
; 8.015  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 11.898     ;
; 8.025  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[21]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.388     ; 11.589     ;
; 8.032  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_tags_0_address[7] ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 11.954     ;
; 8.039  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_tags_0_address[7] ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a3~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 11.947     ;
; 8.047  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[21]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.387     ; 11.568     ;
; 8.058  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_tags_0_address[7] ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 11.929     ;
; 8.070  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[15]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 11.863     ;
; 8.079  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 11.863     ;
; 8.080  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[7]                                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 11.854     ;
; 8.080  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 11.862     ;
; 8.081  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[0]                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 11.864     ;
; 8.082  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_tags_0_address[0] ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 11.904     ;
; 8.085  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[0]                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 11.860     ;
; 8.086  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[6]                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 11.849     ;
; 8.089  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_tags_0_address[0] ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a3~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 11.897     ;
; 8.090  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[6]                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 11.845     ;
; 8.099  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[30]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 11.848     ;
; 8.099  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[30]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 11.848     ;
; 8.101  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[15]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 11.825     ;
; 8.101  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[15]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.829     ;
; 8.104  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[15]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 11.826     ;
; 8.107  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.387     ; 11.508     ;
; 8.108  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_tags_0_address[0] ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 11.879     ;
; 8.111  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[7]                                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 11.816     ;
; 8.111  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[7]                                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 11.820     ;
; 8.112  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[8]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 11.814     ;
; 8.112  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[8]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 11.814     ;
; 8.113  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[27]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 11.828     ;
; 8.113  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[27]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 11.828     ;
; 8.114  ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[7]                                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 11.817     ;
; 8.120  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[23]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.387     ; 11.495     ;
; 8.121  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[8]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 11.806     ;
; 8.124  ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_tags_0_address[7] ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 11.861     ;
; 8.127  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[23]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.390     ; 11.485     ;
; 8.128  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[6]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[21]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 11.787     ;
; 8.128  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[6]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[19]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 11.787     ;
; 8.128  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[6]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[18]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 11.787     ;
; 8.128  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[6]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 11.787     ;
; 8.128  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[6]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[3]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 11.787     ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                             ;
+--------+------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.032 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[7]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.171     ; 4.799      ;
; 15.406 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[11] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 4.422      ;
; 15.584 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.238      ;
; 15.584 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.238      ;
; 15.584 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.238      ;
; 15.584 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.238      ;
; 15.584 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.238      ;
; 15.584 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.238      ;
; 15.584 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.238      ;
; 15.584 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.238      ;
; 15.584 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.238      ;
; 15.584 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.238      ;
; 15.584 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.238      ;
; 15.584 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.238      ;
; 15.614 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.208      ;
; 15.614 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.208      ;
; 15.614 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.208      ;
; 15.614 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.208      ;
; 15.614 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.208      ;
; 15.614 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.208      ;
; 15.614 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.208      ;
; 15.614 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.208      ;
; 15.614 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.208      ;
; 15.614 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.208      ;
; 15.614 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.208      ;
; 15.614 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 4.208      ;
; 15.703 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[5]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 4.125      ;
; 15.717 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[7]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 4.111      ;
; 15.769 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[4]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 4.059      ;
; 15.774 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[10] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 4.054      ;
; 15.787 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[6]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 4.041      ;
; 15.799 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[3]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 4.029      ;
; 15.800 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 4.027      ;
; 15.804 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[9]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 4.024      ;
; 15.805 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[1]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 4.023      ;
; 15.865 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[2]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 3.963      ;
; 15.869 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[8]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 3.959      ;
; 15.871 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[0]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 3.957      ;
; 15.903 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 3.924      ;
; 15.910 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[3]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.171     ; 3.921      ;
; 15.947 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.875      ;
; 15.947 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.875      ;
; 15.947 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.875      ;
; 15.947 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.875      ;
; 15.947 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.875      ;
; 15.947 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.875      ;
; 15.947 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.875      ;
; 15.947 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.875      ;
; 15.947 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.875      ;
; 15.947 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.875      ;
; 15.947 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.875      ;
; 15.947 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.875      ;
; 16.050 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_13_[3]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_colorEn     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 3.792      ;
; 16.118 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.707      ;
; 16.118 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.707      ;
; 16.118 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.707      ;
; 16.118 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.707      ;
; 16.118 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.707      ;
; 16.118 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.707      ;
; 16.118 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.707      ;
; 16.118 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.707      ;
; 16.118 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.707      ;
; 16.118 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.707      ;
; 16.118 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.707      ;
; 16.118 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.707      ;
; 16.120 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.705      ;
; 16.120 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.705      ;
; 16.120 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.705      ;
; 16.120 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.705      ;
; 16.120 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.705      ;
; 16.120 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.705      ;
; 16.120 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.705      ;
; 16.120 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.705      ;
; 16.120 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.705      ;
; 16.120 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.705      ;
; 16.120 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.705      ;
; 16.120 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 3.705      ;
; 16.154 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.668      ;
; 16.154 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.668      ;
; 16.154 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.668      ;
; 16.154 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.668      ;
; 16.154 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.668      ;
; 16.154 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.668      ;
; 16.154 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.668      ;
; 16.154 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.668      ;
; 16.154 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.668      ;
; 16.154 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.668      ;
; 16.154 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.668      ;
; 16.154 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 3.668      ;
; 16.174 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[6]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 3.653      ;
; 16.178 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 3.649      ;
; 16.186 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 3.635      ;
; 16.186 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 3.635      ;
; 16.186 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 3.635      ;
; 16.186 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 3.635      ;
; 16.186 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 3.635      ;
; 16.186 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 3.635      ;
; 16.186 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 3.635      ;
; 16.186 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 3.635      ;
; 16.186 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 3.635      ;
+--------+------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.379 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[15]                                                     ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.033      ;
; 0.386 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[17]                                                     ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.040      ;
; 0.386 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[19]                                                     ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.040      ;
; 0.388 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[14]                                                     ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.042      ;
; 0.388 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[18]                                                     ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.042      ;
; 0.389 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[12]                                                     ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.043      ;
; 0.390 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[13]                                                     ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.044      ;
; 0.390 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[2]                                                                ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.043      ;
; 0.391 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[1]                                                                ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.044      ;
; 0.392 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[17]                                                               ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.045      ;
; 0.395 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[21]                                                               ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.048      ;
; 0.402 ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerC|inhibitFull                                                                          ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerC|inhibitFull                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|clockDivider_counter_value[1]                                         ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|clockDivider_counter_value[1]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|clockDivider_counter_value[2]                                         ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|clockDivider_counter_value[2]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_popPtr_value[3]                        ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_popPtr_value[3]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_misc_doBreak                                                                                      ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_misc_doBreak                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_popPtr_value[0]                        ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_popPtr_value[0]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.001                                                ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.001                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.010                                                ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.010                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerD|inhibitFull                                                                          ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerD|inhibitFull                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_misc_readOverflowError                                                                            ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_misc_readOverflowError                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_misc_readError                                                                                    ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_misc_readError                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer:timerA|inhibitFull                                                                             ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer:timerA|inhibitFull                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[1]                                               ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[1]                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[2]                                               ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[2]                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[3]                                               ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[3]                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[4]                                               ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[4]                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[5]                                               ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[5]                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[6]                                               ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[6]                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitTimer_counter[2]                                                   ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitTimer_counter[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitTimer_counter[1]                                                   ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitTimer_counter[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|tickCounter_value[2]                                                  ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|tickCounter_value[2]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|tickCounter_value[1]                                                  ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|tickCounter_value[1]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_BA[1]                                                                  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_BA[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_BA[0]                                                                  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_BA[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_ADDR[12]                                                               ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_ADDR[12]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_ADDR[11]                                                               ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_ADDR[11]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|StreamFifoLowLatency:chip_backupIn_fifo|pushPtr_value[0]                          ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|StreamFifoLowLatency:chip_backupIn_fifo|pushPtr_value[0]                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_0_active_counter[1]                                  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_0_active_counter[1]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_0_active_counter[0]                                  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_0_active_counter[0]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_3_active_counter[1]                                  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_3_active_counter[1]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_3_active_counter[0]                                  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_3_active_counter[0]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_1_active_counter[1]                                  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_1_active_counter[1]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_1_active_counter[0]                                  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_1_active_counter[0]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[3]                                                                        ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[3]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[4]                                                                        ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[4]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[6]                                                                        ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[6]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[5]                                                                        ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[5]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DebugPlugin_haltedByBreak                                                                                    ; Briey:briey_inst|VexRiscv:axi_core_cpu|DebugPlugin_haltedByBreak                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_flusher_valid                                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_flusher_valid                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[7]                                                      ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[7]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[6]                                                      ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[6]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[5]                                                      ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[5]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[8]                                                      ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[8]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[9]                                                      ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[9]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[10]                                                     ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[10]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[11]                                                     ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[11]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_DivPlugin_div_done                                                                                    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_DivPlugin_div_done                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|_zz_20_                                                                                                                            ; Briey:briey_inst|_zz_20_                                                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_rValid                                                                               ; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_rValid                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|StreamFork_3_:streamFork_4_|_zz_1_                                                                                                 ; Briey:briey_inst|StreamFork_3_:streamFork_4_|_zz_1_                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4SharedDecoder:axi4SharedDecoder_1_|_zz_3_                                                                                      ; Briey:briey_inst|Axi4SharedDecoder:axi4SharedDecoder_1_|_zz_3_                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4SharedDecoder:axi4SharedDecoder_1_|Axi4SharedErrorSlave:errorSlave|consumeData                                                 ; Briey:briey_inst|Axi4SharedDecoder:axi4SharedDecoder_1_|Axi4SharedErrorSlave:errorSlave|consumeData                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_memCmdSent                                                                     ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_memCmdSent                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_valid                                                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_valid                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_counter_value[1]                                                               ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_counter_value[1]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_counter_value[0]                                                               ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_counter_value[0]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_counter_value[2]                                                               ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_counter_value[2]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_2_|Axi4ReadOnlyErrorSlave:errorSlave|sendRsp                                               ; Briey:briey_inst|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_2_|Axi4ReadOnlyErrorSlave:errorSlave|sendRsp                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.011                                                ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.011                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_risingOccupancy                        ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_risingOccupancy                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.001                                                ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.001                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.010                                                ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.010                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.100                                                ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.100                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[0]                                               ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[0]                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[7]                                               ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[7]                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitCounter_value[2]                                                   ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitCounter_value[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitCounter_value[1]                                                   ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitCounter_value[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamArbiter:cmdArbiter|maskLocked_1                                                     ; Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamArbiter:cmdArbiter|maskLocked_1                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamArbiter:cmdArbiter|locked                                                           ; Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamArbiter:cmdArbiter|locked                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_rValid                                                                                  ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_rValid                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|popPtr_value[0] ; Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|popPtr_value[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamArbiter:cmdArbiter|maskLocked_0                                                     ; Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamArbiter:cmdArbiter|maskLocked_0                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|pendingMemRsp[3]                                                                              ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|pendingMemRsp[3]                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_write_counter[1]                                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_write_counter[1]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_2_active_counter[1]                                  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_2_active_counter[1]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_2_active_counter[0]                                  ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_2_active_counter[0]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_state.11                                                                 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_state.11                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_state.00                                                                 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_state.00                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_bootRefreshCounter_value[1]                                              ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_bootRefreshCounter_value[1]                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_bootRefreshCounter_value[0]                                              ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_bootRefreshCounter_value[0]                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_bootRefreshCounter_value[2]                                              ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_bootRefreshCounter_value[2]                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_state.10                                                                 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_state.10                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_2_active                                                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_2_active                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_0_active                                                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_0_active                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_1_active                                                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_1_active                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_3_active                                                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_3_active                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|_zz_3_[0]                                                                                        ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|_zz_3_[0]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFork_1_:streamFork_4_|_zz_1_                                               ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFork_1_:streamFork_4_|_zz_1_                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|axi_vgaCtrl_io_axi_ar_halfPipe_regs_valid                                                                                          ; Briey:briey_inst|axi_vgaCtrl_io_axi_ar_halfPipe_regs_valid                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO_0_D[6]'                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[1]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[1]     ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0001      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0001      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0110      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0110      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1101      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1101      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.669      ;
; 0.459 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0010      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.726      ;
; 0.470 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1101      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1110      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.737      ;
; 0.479 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[2] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[1] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[3] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[2] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0010      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0011      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0101      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0110      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.746      ;
; 0.481 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1110      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1111      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.748      ;
; 0.493 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1001      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1010      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.760      ;
; 0.508 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0101      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.775      ;
; 0.540 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1000      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.807      ;
; 0.599 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[5]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[4]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[10]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[9]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[13]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[12]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[15]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[14]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[21]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[20]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.071      ; 0.866      ;
; 0.600 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[23]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[22]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.071      ; 0.866      ;
; 0.601 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[28]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[27]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.071      ; 0.867      ;
; 0.601 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[31]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[30]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.071      ; 0.867      ;
; 0.602 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[2]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[1]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.869      ;
; 0.603 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[1]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[0]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.870      ;
; 0.603 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[29]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[28]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.071      ; 0.869      ;
; 0.603 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[30]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[29]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.071      ; 0.869      ;
; 0.607 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1111      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1001      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.874      ;
; 0.624 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[3]      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[3] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.891      ;
; 0.625 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[2]      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[2] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.892      ;
; 0.629 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[1] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[0] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.896      ;
; 0.629 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1010      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1100      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.896      ;
; 0.635 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[0]      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[0] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.902      ;
; 0.647 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[2]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[1]     ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.914      ;
; 0.667 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1001      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0010      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.073      ; 0.935      ;
; 0.671 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1010      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[1]     ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.071      ; 0.937      ;
; 0.688 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[11]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[10]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[14]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[13]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.955      ;
; 0.690 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[9]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[8]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[19]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[18]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[4]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[3]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[6]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[5]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[20]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[19]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[3]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[2]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[7]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[6]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[12]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[11]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[17]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[16]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.071      ; 0.958      ;
; 0.693 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[8]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[7]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[18]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[17]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0110      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0111      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[22]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[21]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[24]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[23]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[27]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[26]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[25]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[24]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[26]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[25]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[2] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[2]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[3] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[3]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.965      ;
; 0.720 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1110      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.987      ;
; 0.721 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0111      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.988      ;
; 0.721 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1101      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.988      ;
; 0.724 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0101      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1000      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.991      ;
; 0.725 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0111      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1000      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 0.992      ;
; 0.735 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1100      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.071      ; 1.001      ;
; 0.738 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1101      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.071      ; 1.004      ;
; 0.741 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0011      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 1.008      ;
; 0.742 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1010      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 1.009      ;
; 0.742 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1111      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 1.009      ;
; 0.759 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0101      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 1.026      ;
; 0.779 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1111      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0001      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 1.046      ;
; 0.798 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[0] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[0]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 1.065      ;
; 0.802 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[1]      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[1] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 1.069      ;
; 0.864 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[16]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[15]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.071      ; 1.130      ;
; 0.866 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[1] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[1]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 1.133      ;
; 0.927 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[0] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 1.194      ;
; 0.928 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[1] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 1.195      ;
; 0.928 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[2] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 1.195      ;
; 0.940 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1100      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 1.207      ;
; 0.945 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[3] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 1.212      ;
; 0.964 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1111      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.071      ; 1.230      ;
; 0.973 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[2]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 1.240      ;
; 0.973 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[1]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 1.240      ;
; 0.976 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[3]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 1.243      ;
; 1.000 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[15]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.061      ; 1.256      ;
; 1.001 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[0]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.072      ; 1.268      ;
; 1.004 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0001      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.071      ; 1.270      ;
; 1.008 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[13]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.061      ; 1.264      ;
; 1.009 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[14]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.061      ; 1.265      ;
; 1.025 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[1]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.061      ; 1.281      ;
; 1.026 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[8]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.061      ; 1.282      ;
; 1.028 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[12]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.061      ; 1.284      ;
; 1.029 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[5]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.061      ; 1.285      ;
; 1.030 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[6]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.061      ; 1.286      ;
; 1.031 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[3]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.061      ; 1.287      ;
; 1.032 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[4]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.061      ; 1.288      ;
; 1.037 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[9]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.061      ; 1.293      ;
; 1.038 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[10]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.061      ; 1.294      ;
; 1.039 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[11]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.061      ; 1.295      ;
; 1.040 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[2]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.061      ; 1.296      ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[7]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[7]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[6]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[6]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[1]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[1]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[2]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[2]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[3]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[3]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[4]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[4]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[5]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[5]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[0]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[0]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[8]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[8]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_|inArea_target                                       ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_|inArea_target                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[2]                            ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[1]                            ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_3_                                                                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_3_                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                                                                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_21_[0]                                                                ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_21_[0]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[6]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[6]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[5]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[5]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[3]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[2]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[1]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[0]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[0]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_3_                                                                    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_3_                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[0]                            ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.684      ;
; 0.471 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[2] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[2]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[8] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[8]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[4] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[4]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[0] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[0]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.739      ;
; 0.490 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[2]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.755      ;
; 0.528 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[0]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.341      ; 1.099      ;
; 0.622 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[1]                            ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.888      ;
; 0.635 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[6]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.900      ;
; 0.636 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[5]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.901      ;
; 0.640 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[3]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.905      ;
; 0.643 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[0]                            ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.909      ;
; 0.646 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[6] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[6]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[7] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[7]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[9] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[9]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.913      ;
; 0.648 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|BufferCC_9_:run_buffercc|buffers_0                                                     ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|BufferCC_9_:run_buffercc|buffers_1                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[5] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[5]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[3] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[3]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.914      ;
; 0.649 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[1] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[1]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.915      ;
; 0.653 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[0]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.918      ;
; 0.654 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_3_                                                                    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[0]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.919      ;
; 0.655 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|BufferCC_9_:run_buffercc|buffers_1                                                     ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.921      ;
; 0.691 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[5]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[5]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.156      ; 1.062      ;
; 0.698 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_3_                                                                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.964      ;
; 0.701 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|BufferCC_9_:run_buffercc|buffers_1                                                     ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|vga_run_regNext                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.967      ;
; 0.707 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[3]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[3]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[9]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[9]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[5]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[5]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11]                                                         ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[1]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[1]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[11]                                                         ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[11]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[6]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[6]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[7]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[7]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[9]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[9]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.977      ;
; 0.712 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[2]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[2]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.978      ;
; 0.713 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10]                                                         ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[4]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[4]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[8]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[8]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.980      ;
; 0.725 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                                                                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_3_                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.991      ;
; 0.731 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[2]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.996      ;
; 0.736 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[10]                                                         ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[10]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.002      ;
; 0.737 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.003      ;
; 0.743 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[1]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[1]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.155      ; 1.113      ;
; 0.755 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[2]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[2]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.155      ; 1.125      ;
; 0.757 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[0]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[0]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.023      ;
; 0.760 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[8]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[8]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.156      ; 1.131      ;
; 0.780 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[8]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.341      ; 1.351      ;
; 0.787 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[3]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[3]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.155      ; 1.157      ;
; 0.787 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[4]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.340      ; 1.357      ;
; 0.793 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[7]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.341      ; 1.364      ;
; 0.795 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[9]                               ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[9]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.156      ; 1.166      ;
; 0.832 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[7]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[7]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.168      ; 1.215      ;
; 0.837 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[6]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[6]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.168      ; 1.220      ;
; 0.844 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_colorEn                                                             ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_colorEn                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.110      ;
; 0.854 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[0]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[0]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.156      ; 1.225      ;
; 0.855 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn                                                             ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_3_                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.121      ;
; 0.858 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[5]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.340      ; 1.428      ;
; 0.865 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[6]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.341      ; 1.436      ;
; 0.891 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[4]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[4]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.156      ; 1.262      ;
; 0.906 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[0]                            ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.172      ;
; 0.919 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_3_                                                                    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.184      ;
; 0.950 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_21_[0]                                                                ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.216      ;
; 0.971 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_21_[0]                                                                ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[5]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.237      ;
; 0.985 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[8]                                                                              ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.166      ; 1.366      ;
; 0.986 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[2]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.340      ; 1.556      ;
; 0.991 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_3_                                                                    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.256      ;
; 1.008 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[8]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[9]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.275      ;
; 1.019 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|BufferCC_9_:run_buffercc|buffers_1                                                     ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_21_[0]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.285      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.892 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|pendingMemCmd_value[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.014      ;
; 15.892 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|pendingMemCmd_value[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.014      ;
; 15.892 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|pendingMemCmd_value[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.014      ;
; 15.892 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.014      ;
; 15.892 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.014      ;
; 15.892 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.014      ;
; 15.892 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.014      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 4.018      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_fetchPc_inc                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 4.018      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamArbiter_1_:cmdArbiter|maskLocked_2                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.007      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamArbiter_1_:cmdArbiter|maskLocked_0                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.007      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[16]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.009      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|InterruptCtrl:interruptCtrl_1_|pendings[3]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.009      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|InterruptCtrl:interruptCtrl_1_|pendings[2]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.009      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|InterruptCtrl:interruptCtrl_1_|pendings[1]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.009      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_counter_value[0]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 4.018      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_counter_value[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 4.018      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_counter_value[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 4.018      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamArbiter_1_:cmdArbiter|maskLocked_1                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.007      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamArbiter_1_:cmdArbiter|locked                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.007      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_2_active                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 4.010      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_0_active                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 4.010      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_1_active                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 4.010      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_3_active                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 4.010      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|bridge_writeRsp_m2sPipe_rValid                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 4.010      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|popPtr_value[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.005      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|popPtr_value[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.005      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|pushPtr_value[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.005      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|pushPtr_value[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.005      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|risingOccupancy  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.005      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFork_2_:streamFork_4_|_zz_1_                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.005      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFork_2_:streamFork_4_|_zz_2_                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.005      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|axi_apbBridge_io_axi_arbiter_io_output_w_halfPipe_regs_valid                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.005      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_fetchPc_pcReg[16]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.005      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_fetchPc_pcReg[13]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.005      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[15]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.009      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_fetchPc_pcReg[12]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.005      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_fetchPc_pcReg[11]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.006      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|InterruptCtrl:interruptCtrl_1_|pendings[0]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.009      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_fetchPc_pcReg[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.006      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_fetchPc_pcReg[31]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 4.006      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 4.018      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_interrupt_valid                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 4.018      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|_zz_11_                                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.007      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_arbitration_isValid                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 4.017      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|popPtr_value[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.005      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo|popPtr_value[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.005      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rValid                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.005      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_ready                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 4.002      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_valid                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 4.002      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|execute_arbitration_isValid                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 4.017      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 4.017      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_66_                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 4.018      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_68_                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 4.018      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_valid                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 4.018      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_rValid                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 4.022      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValid                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 4.022      ;
; 15.893 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_regs_valid                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.005      ;
; 15.894 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[28]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.004      ;
; 15.894 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[29]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 4.004      ;
; 15.894 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|run                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 4.009      ;
; 15.894 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|io_gpio_writeEnable_driver[16]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 4.009      ;
; 15.894 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_11_                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 4.011      ;
; 15.894 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 4.011      ;
; 15.894 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 4.011      ;
; 15.894 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 4.011      ;
; 15.894 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|refresh_pending                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 4.009      ;
; 15.894 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|_zz_3_[0]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.006      ;
; 15.894 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|io_gpio_writeEnable_driver[15]                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 4.009      ;
; 15.894 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_write_counter[0]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.007      ;
; 15.894 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_write_counter[2]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.007      ;
; 15.894 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_write_counter[1]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.007      ;
; 15.894 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_0_precharge_counter[0]                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.007      ;
; 15.894 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_2_precharge_counter[0]                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.007      ;
; 15.894 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_1_precharge_counter[0]                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.007      ;
; 15.894 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_3_precharge_counter[0]                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.007      ;
; 15.894 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_rsp_m2sPipe_rValid                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 4.009      ;
; 15.894 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|_zz_12_                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.007      ;
; 15.894 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|_zz_13_                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.007      ;
; 15.895 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_117_                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 4.016      ;
; 15.895 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 4.016      ;
; 15.895 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_hadException                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 4.016      ;
; 15.895 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mie_MSIE                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.006      ;
; 15.895 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mstatus_MPP[1]                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 4.005      ;
; 15.895 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_popPtr_value[2]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.006      ;
; 15.895 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_popPtr_value[1]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.007      ;
; 15.895 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_pushPtr_value[1]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.006      ;
; 15.895 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_popPtr_value[3]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.006      ;
; 15.895 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_pushPtr_value[2]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.006      ;
; 15.895 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_pushPtr_value[3]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.006      ;
; 15.895 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_risingOccupancy                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 4.008      ;
; 15.895 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_pushPtr_value[0]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.006      ;
; 15.895 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|_zz_2_                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.006      ;
; 15.895 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_popPtr_value[0]                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 4.006      ;
; 15.895 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_interruptCtrl_readIntEnable                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 4.009      ;
; 15.895 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerB|inhibitFull                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 4.008      ;
; 15.895 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[1]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 4.008      ;
; 15.895 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[0]                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 4.008      ;
; 15.895 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_interruptCtrl_writeIntEnable                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 4.009      ;
; 15.895 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_100_                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 4.016      ;
+--------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.309 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_colorEn                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.170     ; 3.523      ;
; 16.777 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[6]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 3.030      ;
; 16.777 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[5]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 3.030      ;
; 16.777 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 3.030      ;
; 16.777 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[3]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 3.030      ;
; 16.777 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[2]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 3.030      ;
; 16.777 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 3.030      ;
; 16.777 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[0]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 3.030      ;
; 16.777 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_3_                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.195     ; 3.030      ;
; 16.860 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 2.975      ;
; 16.860 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 2.975      ;
; 16.860 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 2.975      ;
; 16.860 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 2.975      ;
; 16.860 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[5]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 2.975      ;
; 16.860 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[4]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 2.975      ;
; 16.860 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[2]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 2.975      ;
; 16.860 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[1]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 2.975      ;
; 16.863 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.178     ; 2.961      ;
; 16.863 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.178     ; 2.961      ;
; 16.863 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.178     ; 2.961      ;
; 16.863 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.178     ; 2.961      ;
; 16.880 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 2.942      ;
; 16.880 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 2.942      ;
; 16.880 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 2.942      ;
; 16.880 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 2.942      ;
; 16.880 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 2.942      ;
; 16.880 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 2.942      ;
; 16.880 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[1]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 2.942      ;
; 16.880 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 2.942      ;
; 16.889 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[0]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.168     ; 2.945      ;
; 16.889 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[9]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.168     ; 2.945      ;
; 16.889 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[8]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.168     ; 2.945      ;
; 16.889 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[3]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.168     ; 2.945      ;
; 16.889 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.168     ; 2.945      ;
; 16.889 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[6]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.168     ; 2.945      ;
; 16.889 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[7]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.168     ; 2.945      ;
; 16.925 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 2.898      ;
; 16.925 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 2.898      ;
; 16.925 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 2.898      ;
; 16.925 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 2.898      ;
; 16.925 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 2.898      ;
; 16.925 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 2.898      ;
; 16.925 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 2.898      ;
; 16.925 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 2.898      ;
; 16.925 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 2.898      ;
; 16.925 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 2.898      ;
; 16.925 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 2.898      ;
; 16.925 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.179     ; 2.898      ;
; 16.938 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 2.892      ;
; 16.938 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 2.892      ;
; 16.938 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 2.892      ;
; 16.938 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 2.892      ;
; 16.938 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 2.892      ;
; 16.938 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 2.892      ;
; 16.938 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 2.892      ;
; 16.938 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 2.892      ;
; 16.938 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 2.892      ;
; 16.938 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 2.892      ;
; 16.938 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 2.892      ;
; 16.938 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 2.892      ;
; 16.944 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 2.892      ;
; 16.944 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 2.892      ;
; 16.944 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 2.892      ;
; 16.944 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[1]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 2.892      ;
; 16.944 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[0]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 2.892      ;
; 16.944 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_3_                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 2.892      ;
; 16.944 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_21_[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 2.892      ;
; 16.991 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[10]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.173     ; 2.838      ;
; 16.991 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[11]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.173     ; 2.838      ;
; 16.991 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.173     ; 2.838      ;
; 16.991 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.173     ; 2.838      ;
; 16.991 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[2]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.173     ; 2.838      ;
; 16.991 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[3]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.173     ; 2.838      ;
; 16.991 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[4]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.173     ; 2.838      ;
; 16.991 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[5]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.173     ; 2.838      ;
; 16.991 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[6]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.173     ; 2.838      ;
; 16.991 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[7]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.173     ; 2.838      ;
; 16.991 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[8]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.173     ; 2.838      ;
; 16.991 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[9]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.173     ; 2.838      ;
; 17.232 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_|inArea_target                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 2.596      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.969 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_|inArea_target                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 2.346      ;
; 2.146 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[10]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.524      ;
; 2.146 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[11]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.524      ;
; 2.146 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.524      ;
; 2.146 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.524      ;
; 2.146 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[2]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.524      ;
; 2.146 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[3]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.524      ;
; 2.146 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[4]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.524      ;
; 2.146 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[5]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.524      ;
; 2.146 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[6]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.524      ;
; 2.146 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[7]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.524      ;
; 2.146 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[8]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.524      ;
; 2.146 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[9]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.163      ; 2.524      ;
; 2.187 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.566      ;
; 2.187 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.566      ;
; 2.187 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.566      ;
; 2.187 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.566      ;
; 2.187 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.566      ;
; 2.187 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.566      ;
; 2.187 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.566      ;
; 2.187 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.566      ;
; 2.187 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.566      ;
; 2.187 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.566      ;
; 2.187 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.566      ;
; 2.187 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.164      ; 2.566      ;
; 2.209 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.594      ;
; 2.209 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.594      ;
; 2.209 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.594      ;
; 2.209 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[1]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.594      ;
; 2.209 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[0]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.594      ;
; 2.209 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_3_                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.594      ;
; 2.209 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_21_[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.594      ;
; 2.233 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.157      ; 2.605      ;
; 2.233 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.157      ; 2.605      ;
; 2.233 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.157      ; 2.605      ;
; 2.233 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.157      ; 2.605      ;
; 2.233 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.157      ; 2.605      ;
; 2.233 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.157      ; 2.605      ;
; 2.233 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.157      ; 2.605      ;
; 2.233 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.157      ; 2.605      ;
; 2.233 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.157      ; 2.605      ;
; 2.233 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.157      ; 2.605      ;
; 2.233 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.157      ; 2.605      ;
; 2.233 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.157      ; 2.605      ;
; 2.249 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[0]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.169      ; 2.633      ;
; 2.249 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[9]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.169      ; 2.633      ;
; 2.249 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[8]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.169      ; 2.633      ;
; 2.249 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[3]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.169      ; 2.633      ;
; 2.249 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.169      ; 2.633      ;
; 2.249 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[6]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.169      ; 2.633      ;
; 2.249 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[7]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.169      ; 2.633      ;
; 2.262 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.647      ;
; 2.262 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.647      ;
; 2.262 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.647      ;
; 2.262 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.647      ;
; 2.262 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[5]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.647      ;
; 2.262 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[4]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.647      ;
; 2.262 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[2]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.647      ;
; 2.262 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[1]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.170      ; 2.647      ;
; 2.272 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.158      ; 2.645      ;
; 2.272 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.158      ; 2.645      ;
; 2.272 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.158      ; 2.645      ;
; 2.272 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.158      ; 2.645      ;
; 2.274 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.156      ; 2.645      ;
; 2.274 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.156      ; 2.645      ;
; 2.274 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.156      ; 2.645      ;
; 2.274 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.156      ; 2.645      ;
; 2.274 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.156      ; 2.645      ;
; 2.274 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.156      ; 2.645      ;
; 2.274 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[1]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.156      ; 2.645      ;
; 2.274 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.156      ; 2.645      ;
; 2.361 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[6]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.140      ; 2.716      ;
; 2.361 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[5]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.140      ; 2.716      ;
; 2.361 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.140      ; 2.716      ;
; 2.361 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[3]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.140      ; 2.716      ;
; 2.361 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[2]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.140      ; 2.716      ;
; 2.361 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.140      ; 2.716      ;
; 2.361 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[0]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.140      ; 2.716      ;
; 2.361 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_3_                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.140      ; 2.716      ;
; 2.671 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_colorEn                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.166      ; 3.052      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.344 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|outputArea_flow_regNext_valid                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 3.071      ;
; 2.577 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DebugPlugin_haltedByBreak                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.860      ;
; 2.577 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DebugPlugin_godmode                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.860      ;
; 2.581 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|_zz_8_                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.862      ;
; 2.581 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|SystemDebugger:systemDebugger_1_|dispatcher_headerLoaded                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.862      ;
; 2.581 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|SystemDebugger:systemDebugger_1_|dispatcher_dataLoaded                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.862      ;
; 2.581 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|SystemDebugger:systemDebugger_1_|dispatcher_counter[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.862      ;
; 2.581 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|SystemDebugger:systemDebugger_1_|dispatcher_counter[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.862      ;
; 2.581 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|SystemDebugger:systemDebugger_1_|dispatcher_counter[0]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.862      ;
; 2.651 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DebugPlugin_resetIt                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.928      ;
; 3.169 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DebugPlugin_haltIt                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.446      ;
; 3.169 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DebugPlugin_stepIt                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.446      ;
; 3.351 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[5]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.639      ;
; 3.351 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[11]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.640      ;
; 3.351 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[14]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.636      ;
; 3.351 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[0]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.640      ;
; 3.351 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[20]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.640      ;
; 3.351 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[17]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.636      ;
; 3.351 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[21]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.636      ;
; 3.351 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[26]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.639      ;
; 3.351 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[4]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.639      ;
; 3.351 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[27]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.639      ;
; 3.351 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[31]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 3.640      ;
; 3.352 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[16]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.635      ;
; 3.352 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[24]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.635      ;
; 3.352 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[10]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.635      ;
; 3.352 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[15]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.635      ;
; 3.352 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[30]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.635      ;
; 3.352 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[28]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.635      ;
; 3.352 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[13]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.642      ;
; 3.352 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[7]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.635      ;
; 3.352 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[18]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.642      ;
; 3.352 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[3]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.635      ;
; 3.352 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[1]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.635      ;
; 3.353 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[8]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.641      ;
; 3.353 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[7]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.641      ;
; 3.353 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[11]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.641      ;
; 3.353 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_flusher_start                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.643      ;
; 3.354 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[10]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.642      ;
; 3.354 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[9]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.642      ;
; 3.354 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_flusher_valid                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 3.647      ;
; 3.356 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_148_[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.637      ;
; 3.356 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_148_[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.637      ;
; 3.356 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_148_[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.637      ;
; 3.364 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[29]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.655      ;
; 3.364 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[2]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 3.655      ;
; 3.365 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[13]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.655      ;
; 3.365 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[12]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.655      ;
; 3.365 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[19]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.652      ;
; 3.365 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[14]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 3.655      ;
; 3.365 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[12]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.652      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_0[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.633      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_1[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.633      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_0[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.633      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_1[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.633      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[0]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.634      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_0[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.635      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_1[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.635      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_0[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.635      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_1[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.635      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_0[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.635      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_1[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.635      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_0[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.635      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_1[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.635      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_0[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.633      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_1[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.633      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_0[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.633      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_1[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.633      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[5]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.634      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[4]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.634      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[9]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.652      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[8]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.652      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[22]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.652      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mie_MEIE                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.644      ;
; 3.366 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[23]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.652      ;
; 3.367 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.635      ;
; 3.367 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[1]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.635      ;
; 3.367 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[2]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.635      ;
; 3.367 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[3]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.635      ;
; 3.367 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[4]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.635      ;
; 3.367 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[5]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.635      ;
; 3.367 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[6]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.635      ;
; 3.367 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.635      ;
; 3.367 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[6]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.635      ;
; 3.367 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[1]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.635      ;
; 3.367 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[3]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.635      ;
; 3.367 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[2]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.635      ;
; 3.367 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[8]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.635      ;
; 3.367 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[9]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.635      ;
; 3.367 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[8]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.635      ;
; 3.367 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[7]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.635      ;
; 3.367 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_popPtr_value[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.634      ;
; 3.367 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_popPtr_value[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.634      ;
; 3.367 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_popPtr_value[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.634      ;
; 3.367 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|_zz_2_                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.634      ;
; 3.367 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_popPtr_value[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.634      ;
; 3.368 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_DivPlugin_div_counter_value[0]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.641      ;
; 3.368 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_DivPlugin_div_counter_value[1]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.641      ;
; 3.368 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_DivPlugin_div_counter_value[2]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.641      ;
; 3.368 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_DivPlugin_div_counter_value[3]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.641      ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; GPIO_0_D[6]                                          ; -2.682 ; -92.717       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.703 ; -1.996        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 17.691 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.144 ; 0.000         ;
; GPIO_0_D[6]                                          ; 0.187 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.187 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.926 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 18.188 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.927 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.200 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; GPIO_0_D[6]                                          ; -3.000 ; -103.858      ;
; CLOCK_50                                             ; 9.587  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.744  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 19.749 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO_0_D[6]'                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -2.682 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[33] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.040     ; 3.629      ;
; -2.601 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[12] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.042     ; 3.546      ;
; -2.577 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[8]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.042     ; 3.522      ;
; -2.571 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[29] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.046     ; 3.512      ;
; -2.565 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[7]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 3.516      ;
; -2.509 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[10] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.042     ; 3.454      ;
; -2.509 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[13] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.042     ; 3.454      ;
; -2.505 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[11] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 3.456      ;
; -2.504 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[9]    ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[8]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.042     ; 3.449      ;
; -2.500 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[32] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.040     ; 3.447      ;
; -2.482 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[25] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.046     ; 3.423      ;
; -2.476 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[9]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 3.427      ;
; -2.476 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[16] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 3.427      ;
; -2.463 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[15] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 3.414      ;
; -2.457 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[14] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.042     ; 3.402      ;
; -2.450 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[26] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.046     ; 3.391      ;
; -2.436 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[11]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[10] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.042     ; 3.381      ;
; -2.427 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[28] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.046     ; 3.368      ;
; -2.416 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[27] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.046     ; 3.357      ;
; -2.410 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[13]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[12] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 3.361      ;
; -2.404 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[22] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.040     ; 3.351      ;
; -2.401 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[30] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.040     ; 3.348      ;
; -2.387 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[23] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.046     ; 3.328      ;
; -2.380 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[16]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[15] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 3.331      ;
; -2.372 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[8]    ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[7]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.030     ; 3.329      ;
; -2.367 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[15]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[14] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.042     ; 3.312      ;
; -2.345 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[31] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.040     ; 3.292      ;
; -2.341 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[30]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[29] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.042     ; 3.286      ;
; -2.319 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[24] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.046     ; 3.260      ;
; -2.315 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[14]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[13] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 3.266      ;
; -2.315 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[12]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[11] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.030     ; 3.272      ;
; -2.293 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[33]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[32] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 3.244      ;
; -2.287 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[10]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[9]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.030     ; 3.244      ;
; -2.266 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[17]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[16] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.032     ; 3.221      ;
; -2.243 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[7]    ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[6]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 3.194      ;
; -2.220 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[6]    ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[5]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 3.171      ;
; -2.218 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[4]    ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[3]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 3.169      ;
; -2.217 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[18] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.040     ; 3.164      ;
; -2.202 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[5]    ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[4]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 3.153      ;
; -2.196 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[31]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[30] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 3.147      ;
; -2.143 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[26]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[25] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 3.094      ;
; -2.140 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[3]    ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[2]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 3.091      ;
; -2.139 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[32]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[31] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 3.090      ;
; -2.108 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[27]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[26] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 3.059      ;
; -2.087 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[29]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[28] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 3.038      ;
; -2.069 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[28]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[27] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 3.020      ;
; -2.060 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[23]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[22] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.030     ; 3.017      ;
; -2.057 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[6]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 3.008      ;
; -2.048 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[24]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[23] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 2.999      ;
; -2.047 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[5]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 2.998      ;
; -2.027 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[3]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 2.978      ;
; -2.015 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[4]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 2.966      ;
; -2.011 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[19]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[18] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 2.962      ;
; -1.974 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[25]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[24] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 2.925      ;
; -1.971 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[2]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 2.922      ;
; -1.376 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[19] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.040     ; 2.323      ;
; -1.231 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[22]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[21] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.035     ; 2.183      ;
; -1.228 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[20]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[19] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.037     ; 2.178      ;
; -1.207 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[10] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 3.203      ;
; -1.196 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_valid            ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.113      ; 3.206      ;
; -1.180 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[6]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 3.176      ;
; -1.180 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[17] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.040     ; 2.127      ;
; -1.167 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[5]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.105      ; 3.169      ;
; -1.165 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[21] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.039     ; 2.113      ;
; -1.141 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[31] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[33] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.105      ; 3.143      ;
; -1.113 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[11] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 3.109      ;
; -1.112 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[9]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.105      ; 3.114      ;
; -1.112 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[8]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 3.108      ;
; -1.089 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[30] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[32] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 3.085      ;
; -1.084 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[7]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.105      ; 3.086      ;
; -1.071 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[13] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.105      ; 3.073      ;
; -1.063 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[14] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.103      ; 3.063      ;
; -1.059 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[12] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 3.055      ;
; -1.051 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[18]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[17] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 2.002      ;
; -1.030 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[27] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 3.026      ;
; -1.020 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[0]  ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 1.971      ;
; -0.992 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[28] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 2.988      ;
; -0.990 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[15] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 2.986      ;
; -0.942 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[4]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 2.938      ;
; -0.940 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[20] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.039     ; 1.888      ;
; -0.939 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[23] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 2.935      ;
; -0.937 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[19] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 2.933      ;
; -0.935 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[3]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 2.931      ;
; -0.933 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[29] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 2.929      ;
; -0.924 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[17] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 2.920      ;
; -0.919 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[18] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.100      ; 2.916      ;
; -0.914 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[1]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 2.910      ;
; -0.904 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[24] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 2.900      ;
; -0.901 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[2]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 2.897      ;
; -0.883 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[26] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 2.879      ;
; -0.867 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[25] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[27] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 2.863      ;
; -0.857 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[20] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.105      ; 2.859      ;
; -0.855 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[0]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 2.851      ;
; -0.845 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[21] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 2.841      ;
; -0.807 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[16] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 2.803      ;
; -0.771 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_data[22] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6] ; 1.000        ; 1.099      ; 2.767      ;
; -0.766 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[21]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[20] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.036     ; 1.717      ;
; -0.756 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[3]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[23] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.048     ; 1.695      ;
; -0.756 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[3]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[24] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.048     ; 1.695      ;
; -0.756 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[3]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[25] ; GPIO_0_D[6]                                          ; GPIO_0_D[6] ; 1.000        ; -0.048     ; 1.695      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.703 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|inputArea_data_last                   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|outputArea_flow_regNext_payload_last                                                             ; GPIO_0_D[6]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.193     ; 0.437      ;
; -0.651 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|inputArea_target                      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|BufferCC_5_:inputArea_target_buffercc|buffers_0                                                  ; GPIO_0_D[6]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.193     ; 0.385      ;
; -0.642 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|inputArea_data_fragment[0]            ; Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|outputArea_flow_regNext_payload_fragment[0]                                                      ; GPIO_0_D[6]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.193     ; 0.376      ;
; 13.970 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.213     ; 5.804      ;
; 13.983 ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.958      ;
; 13.984 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.214     ; 5.789      ;
; 13.991 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 5.946      ;
; 14.102 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[24]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 5.854      ;
; 14.103 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 5.855      ;
; 14.107 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[24]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 5.849      ;
; 14.108 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 5.850      ;
; 14.170 ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[7]                                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 5.770      ;
; 14.173 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[23]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 5.596      ;
; 14.180 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 5.599      ;
; 14.193 ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 5.753      ;
; 14.194 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.209     ; 5.584      ;
; 14.198 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 5.581      ;
; 14.201 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.741      ;
; 14.207 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.213     ; 5.567      ;
; 14.211 ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 5.735      ;
; 14.212 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.209     ; 5.566      ;
; 14.219 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.723      ;
; 14.220 ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.721      ;
; 14.221 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.214     ; 5.552      ;
; 14.228 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 5.709      ;
; 14.236 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 5.545      ;
; 14.246 ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[15]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 5.694      ;
; 14.249 ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 5.699      ;
; 14.250 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 5.530      ;
; 14.251 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 5.528      ;
; 14.257 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 5.524      ;
; 14.257 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 5.687      ;
; 14.264 ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 5.682      ;
; 14.265 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.209     ; 5.513      ;
; 14.270 ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 5.678      ;
; 14.271 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 5.509      ;
; 14.272 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.670      ;
; 14.278 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 5.666      ;
; 14.317 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[6]                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[24]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 5.637      ;
; 14.318 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[6]                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 5.638      ;
; 14.322 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[6]                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[24]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 5.632      ;
; 14.323 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[6]                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 5.633      ;
; 14.342 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_tags_0_address[7] ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 5.635      ;
; 14.345 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_tags_0_address[7] ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 5.635      ;
; 14.353 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_tags_0_address[7] ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a3~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 5.627      ;
; 14.353 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[31]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 5.603      ;
; 14.355 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[31]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 5.601      ;
; 14.358 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[7]                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.214     ; 5.415      ;
; 14.359 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[0]                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[24]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 5.597      ;
; 14.360 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[0]                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 5.598      ;
; 14.364 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[0]                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[24]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 5.592      ;
; 14.365 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[0]                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 5.593      ;
; 14.369 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_tags_0_address[7] ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 5.610      ;
; 14.375 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[28]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 5.579      ;
; 14.375 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[28]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 5.579      ;
; 14.380 ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[7]                                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 5.565      ;
; 14.383 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[23]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[18]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.213     ; 5.391      ;
; 14.398 ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[7]                                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 5.547      ;
; 14.401 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[23]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[20]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.213     ; 5.373      ;
; 14.401 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 5.548      ;
; 14.401 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 5.548      ;
; 14.401 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 5.549      ;
; 14.402 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[21]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 5.377      ;
; 14.406 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_tags_0_address[0] ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 5.571      ;
; 14.406 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[30]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 5.554      ;
; 14.406 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[30]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 5.554      ;
; 14.407 ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[7]                                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 5.533      ;
; 14.408 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[27]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 5.547      ;
; 14.408 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[27]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 5.547      ;
; 14.409 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_tags_0_address[0] ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 5.571      ;
; 14.410 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[23]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[17]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 5.359      ;
; 14.410 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[25]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.214     ; 5.363      ;
; 14.415 ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[21]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 5.531      ;
; 14.416 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[21]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.209     ; 5.362      ;
; 14.416 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.526      ;
; 14.416 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.526      ;
; 14.416 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.526      ;
; 14.416 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.526      ;
; 14.416 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[10]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.526      ;
; 14.417 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_tags_0_address[0] ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a3~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 5.563      ;
; 14.418 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[23]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 5.536      ;
; 14.421 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_SRC2_CTRL[0]                                            ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[23]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 5.533      ;
; 14.423 ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[25]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 5.517      ;
; 14.423 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[21]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.519      ;
; 14.424 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[25]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 5.348      ;
; 14.428 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[15]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[21]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 5.351      ;
; 14.431 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_isIoAccess                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[25]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 5.505      ;
; 14.433 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_hit_tags_0_address[0] ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 5.546      ;
; 14.436 ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[7]                                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 5.511      ;
; 14.439 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[23]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[22]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 5.337      ;
; 14.439 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[8]                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[24]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 5.510      ;
; 14.440 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[8]                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.511      ;
; 14.441 ; Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[31]                                          ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[21]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 5.505      ;
; 14.442 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_dataReadRsp_0[31]                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[21]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.209     ; 5.336      ;
; 14.444 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[8]                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[24]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 5.505      ;
; 14.445 ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[8]                                                  ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[26]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 5.506      ;
; 14.445 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[5]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[21]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 5.495      ;
; 14.445 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[5]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[19]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 5.495      ;
; 14.445 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[5]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[18]                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 5.495      ;
; 14.445 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[5]                         ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 5.495      ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                             ;
+--------+------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.691 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[7]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 2.204      ;
; 17.829 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[11] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 2.061      ;
; 17.961 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.931      ;
; 17.961 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.931      ;
; 17.961 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.931      ;
; 17.961 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.931      ;
; 17.961 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.931      ;
; 17.961 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.931      ;
; 17.961 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.931      ;
; 17.961 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.931      ;
; 17.961 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.931      ;
; 17.961 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.931      ;
; 17.961 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.931      ;
; 17.961 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.931      ;
; 17.992 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.899      ;
; 17.992 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.899      ;
; 17.992 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.899      ;
; 17.992 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.899      ;
; 17.992 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.899      ;
; 17.992 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.899      ;
; 17.992 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.899      ;
; 17.992 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.899      ;
; 17.992 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.899      ;
; 17.992 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.899      ;
; 17.992 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.899      ;
; 17.992 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.899      ;
; 18.001 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[5]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 1.889      ;
; 18.013 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[10] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 1.877      ;
; 18.013 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[4]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 1.877      ;
; 18.050 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[7]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.841      ;
; 18.055 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[3]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.836      ;
; 18.056 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[1]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.836      ;
; 18.060 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[1]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.831      ;
; 18.064 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[9]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 1.826      ;
; 18.066 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[6]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.825      ;
; 18.067 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[2]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.824      ;
; 18.073 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[0]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.818      ;
; 18.076 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_10_[8]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.097     ; 1.814      ;
; 18.081 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.811      ;
; 18.142 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[3]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 1.753      ;
; 18.143 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.749      ;
; 18.143 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.749      ;
; 18.143 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.749      ;
; 18.143 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.749      ;
; 18.143 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.749      ;
; 18.143 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.749      ;
; 18.143 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.749      ;
; 18.143 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.749      ;
; 18.143 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.749      ;
; 18.143 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.749      ;
; 18.143 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.749      ;
; 18.143 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[4]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.749      ;
; 18.150 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_13_[3]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_colorEn     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 1.755      ;
; 18.195 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.697      ;
; 18.195 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.697      ;
; 18.195 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.697      ;
; 18.195 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.697      ;
; 18.195 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.697      ;
; 18.195 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.697      ;
; 18.195 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.697      ;
; 18.195 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.697      ;
; 18.195 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.697      ;
; 18.195 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.697      ;
; 18.195 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.697      ;
; 18.195 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[9]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.697      ;
; 18.203 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.689      ;
; 18.206 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_8_[6]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.686      ;
; 18.229 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_6_[3]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 1.665      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[11]  ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[0]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.662      ;
; 18.230 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_6_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 1.664      ;
; 18.232 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.659      ;
; 18.232 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.659      ;
; 18.232 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.659      ;
; 18.232 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.659      ;
; 18.232 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.659      ;
; 18.232 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.659      ;
; 18.232 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_7_[5]   ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.659      ;
+--------+------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.144 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[15]                              ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.469      ;
; 0.146 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[12]                              ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[14]                              ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[18]                              ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.471      ;
; 0.147 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[17]                              ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[19]                              ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.472      ;
; 0.149 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[17]                                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[21]                                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.474      ;
; 0.150 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[13]                                           ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_hlj1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[13]                              ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[1]                                         ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.475      ;
; 0.151 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[2]                                         ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.476      ;
; 0.155 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[27]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.484      ;
; 0.155 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[16]                              ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.480      ;
; 0.156 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[6]                         ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.482      ;
; 0.157 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[23]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.158 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[5]                                            ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_glj1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.484      ;
; 0.158 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[8]                                            ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_hlj1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.482      ;
; 0.158 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_data[6]                                         ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_datain_reg0            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.483      ;
; 0.159 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[24]                                           ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_jlj1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.483      ;
; 0.160 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[27]                                           ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_jlj1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.481      ;
; 0.162 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[19]                                           ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_ilj1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.486      ;
; 0.162 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[22]                                           ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_ilj1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.486      ;
; 0.163 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[20]                                           ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_ilj1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.487      ;
; 0.163 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[23]                                           ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_ilj1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.487      ;
; 0.163 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[9]                                            ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_hlj1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.487      ;
; 0.163 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[11]                                           ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_hlj1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.487      ;
; 0.163 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[12]                                           ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_hlj1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.487      ;
; 0.163 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[0]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.489      ;
; 0.164 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[29]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.493      ;
; 0.165 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[17]                                           ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_ilj1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.487      ;
; 0.165 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[14]                                           ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_hlj1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.491      ;
; 0.166 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[16]                                           ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_ilj1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.490      ;
; 0.166 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[16]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.494      ;
; 0.167 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[10]                                           ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_hlj1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.491      ;
; 0.167 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[22]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.496      ;
; 0.167 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[1]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.493      ;
; 0.168 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[18]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ram_block1a0~porta_datain_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.496      ;
; 0.171 ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_w_s2mPipe_m2sPipe_rData_data[18]                                           ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_ilj1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.495      ;
; 0.177 ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[11]                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.503      ;
; 0.186 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_flusher_valid                                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_flusher_valid                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[7]                               ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[7]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[6]                               ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[6]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[5]                               ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[5]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerC|inhibitFull                                                   ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerC|inhibitFull                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|clockDivider_counter_value[1]                  ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|clockDivider_counter_value[1]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|clockDivider_counter_value[2]                  ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|clockDivider_counter_value[2]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.011                         ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.011                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_popPtr_value[3] ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_popPtr_value[3]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_risingOccupancy ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_risingOccupancy                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.001                         ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.001                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.010                         ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state.010                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_misc_doBreak                                                               ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_misc_doBreak                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_popPtr_value[0] ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_popPtr_value[0]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.001                         ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.001                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.010                         ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.010                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.100                         ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state.100                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerD|inhibitFull                                                   ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerD|inhibitFull                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_misc_readOverflowError                                                     ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_misc_readOverflowError                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_misc_readError                                                             ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_misc_readError                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer:timerA|inhibitFull                                                      ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer:timerA|inhibitFull                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[0]                        ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[0]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[1]                        ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[1]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[2]                        ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[2]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[3]                        ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[3]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[4]                        ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[4]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[5]                        ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[5]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[6]                        ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[6]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[7]                        ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_shifter[7]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitCounter_value[2]                            ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitCounter_value[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitCounter_value[1]                            ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitCounter_value[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitTimer_counter[2]                            ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitTimer_counter[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitTimer_counter[1]                            ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitTimer_counter[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|tickCounter_value[2]                           ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|tickCounter_value[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|tickCounter_value[1]                           ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|tickCounter_value[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_BA[1]                                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_BA[1]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_BA[0]                                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_BA[0]                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_ADDR[12]                                        ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_ADDR[12]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_ADDR[11]                                        ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_ADDR[11]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|pendingMemRsp[3]                                                       ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|pendingMemRsp[3]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_0_active_counter[1]           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_0_active_counter[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_0_active_counter[0]           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_0_active_counter[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_2_active_counter[1]           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_2_active_counter[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_2_active_counter[0]           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_2_active_counter[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_3_active_counter[1]           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_3_active_counter[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_3_active_counter[0]           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_3_active_counter[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|_zz_3_[0]                                                                 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|_zz_3_[0]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|refresh_counter_value[0]                                   ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|refresh_counter_value[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_11_                                                                ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_11_                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[2]                                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[2]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[0]                                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[0]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[1]                                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[1]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[3]                                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[3]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[4]                                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[4]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[6]                                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[6]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[5]                                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[5]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerB|inhibitFull                                                   ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerB|inhibitFull                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_popPtr_value[0]           ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_popPtr_value[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_popPtr_value[3]           ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_popPtr_value[3]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_risingOccupancy           ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_risingOccupancy                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO_0_D[6]'                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[1]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[1]     ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0001      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0001      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0110      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0110      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1101      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1101      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1101      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1110      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[2] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[1] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[3] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[2] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0101      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0110      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0010      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0011      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1110      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1111      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.320      ;
; 0.205 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0010      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1001      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1010      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.326      ;
; 0.214 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0101      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.334      ;
; 0.233 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1000      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.353      ;
; 0.253 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[5]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[4]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[10]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[9]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[21]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[20]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[13]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[12]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[15]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[14]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[23]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[22]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[28]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[27]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[31]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[30]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.374      ;
; 0.256 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[2]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[1]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.376      ;
; 0.256 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[29]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[28]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.376      ;
; 0.256 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[30]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[29]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.376      ;
; 0.257 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[1]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[0]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.377      ;
; 0.258 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1111      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1001      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.378      ;
; 0.267 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[3]      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[3] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[2]     ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[1]     ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[2]      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[2] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1010      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1100      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[1] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[0] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.390      ;
; 0.273 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[0]      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[0] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.393      ;
; 0.282 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1010      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[1]     ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.402      ;
; 0.284 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1001      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0010      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.037      ; 0.405      ;
; 0.294 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[11]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[10]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[14]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[13]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[4]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[3]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[6]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[5]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[19]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[18]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[20]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[19]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[3]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[2]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[9]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[8]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[17]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[16]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[22]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[21]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[24]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[23]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[7]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[6]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[12]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[11]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[18]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[17]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[27]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[26]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0110      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0111      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[8]   ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[7]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[25]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[24]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[26]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[25]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[2] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[2]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[3] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[3]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.420      ;
; 0.305 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1110      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0111      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1101      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0101      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1000      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0111      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1000      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.429      ;
; 0.317 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0011      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1010      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.437      ;
; 0.320 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1100      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.035      ; 0.439      ;
; 0.322 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1101      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.035      ; 0.441      ;
; 0.322 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1111      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.442      ;
; 0.332 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[0] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[0]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.452      ;
; 0.333 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0101      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.453      ;
; 0.335 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1111      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0001      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.455      ;
; 0.336 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[1]      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[1] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.456      ;
; 0.370 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[1] ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[1]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.490      ;
; 0.375 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[16]  ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[15]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.035      ; 0.494      ;
; 0.390 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[0] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.037      ; 0.511      ;
; 0.391 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[1] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.037      ; 0.512      ;
; 0.391 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[2] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.037      ; 0.512      ;
; 0.391 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0100      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[3] ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.037      ; 0.512      ;
; 0.392 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1011      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1100      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.036      ; 0.512      ;
; 0.425 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.1111      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.035      ; 0.544      ;
; 0.434 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[2]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.037      ; 0.555      ;
; 0.434 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[1]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.037      ; 0.555      ;
; 0.436 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[3]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.037      ; 0.557      ;
; 0.439 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[0]      ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.037      ; 0.560      ;
; 0.446 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[15]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.031      ; 0.561      ;
; 0.448 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[1]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.031      ; 0.563      ;
; 0.449 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[8]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.031      ; 0.564      ;
; 0.451 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[12]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.031      ; 0.566      ;
; 0.452 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[5]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.031      ; 0.567      ;
; 0.453 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[6]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.031      ; 0.568      ;
; 0.454 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[13]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.031      ; 0.569      ;
; 0.454 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[3]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.031      ; 0.569      ;
; 0.455 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[14]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.031      ; 0.570      ;
; 0.455 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[4]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.031      ; 0.570      ;
; 0.460 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[9]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.031      ; 0.575      ;
; 0.461 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[10]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.031      ; 0.576      ;
; 0.462 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[11]  ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.031      ; 0.577      ;
; 0.463 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[2]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.031      ; 0.578      ;
; 0.464 ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state.0000      ; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[7]   ; GPIO_0_D[6]  ; GPIO_0_D[6] ; 0.000        ; 0.031      ; 0.579      ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[6]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[6]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[5]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[5]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[3]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[2]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[1]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[0]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[0]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_3_                                                                    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_3_                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_|inArea_target                                       ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_|inArea_target                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[2]                            ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[1]                            ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_3_                                                                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_3_                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                                                                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_21_[0]                                                                ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_21_[0]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[7]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[7]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[6]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[6]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[1]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[1]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[2]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[2]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[3]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[3]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[4]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[4]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[5]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[5]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[0]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[0]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[8]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[8]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[0]                            ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[8] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[8]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[2] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[2]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[4] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[4]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[0] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[0]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.315      ;
; 0.217 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[2]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.337      ;
; 0.221 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[0]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 0.501      ;
; 0.263 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[1]                            ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.383      ;
; 0.267 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[6] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[6]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[7] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[7]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[9] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[9]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|BufferCC_9_:run_buffercc|buffers_0                                                     ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|BufferCC_9_:run_buffercc|buffers_1                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[5] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[5]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[3] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[3]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.388      ;
; 0.270 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[1] ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[1]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.389      ;
; 0.271 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[6]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[5]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[3]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[0]                            ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.392      ;
; 0.275 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_3_                                                                    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[0]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.395      ;
; 0.278 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[2]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[2]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.465      ;
; 0.278 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[0]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.398      ;
; 0.283 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|BufferCC_9_:run_buffercc|buffers_1                                                     ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.403      ;
; 0.288 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[5]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[5]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.476      ;
; 0.296 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|BufferCC_9_:run_buffercc|buffers_1                                                     ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|vga_run_regNext                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.416      ;
; 0.298 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[1]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[1]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.485      ;
; 0.299 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_3_                                                                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.301 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[8]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[8]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.489      ;
; 0.304 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11]                                                         ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[11]                                                         ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[11]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[1]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[1]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[3]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[3]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[5]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[5]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[9]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[9]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[6]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[6]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[7]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[7]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10]                                                         ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[2]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[2]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[4]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[4]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[8]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[8]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[9]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[9]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                                                                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_3_                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.430      ;
; 0.317 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[2]                                      ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[3]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[3]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.506      ;
; 0.319 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[10]                                                         ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[10]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.439      ;
; 0.321 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[9]                               ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[9]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.509      ;
; 0.328 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[0]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[0]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.448      ;
; 0.349 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[7]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[7]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.545      ;
; 0.349 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[6]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[6]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.545      ;
; 0.350 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[0]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[0]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.538      ;
; 0.358 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_colorEn                                                             ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_colorEn                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.478      ;
; 0.361 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[8]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 0.641      ;
; 0.362 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn                                                             ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_3_                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.482      ;
; 0.365 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[4]                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[4]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.553      ;
; 0.365 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[4]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 0.645      ;
; 0.366 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[7]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 0.646      ;
; 0.372 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[0]                            ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.492      ;
; 0.378 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_3_                                                                    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.498      ;
; 0.395 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[5]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 0.675      ;
; 0.397 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[6]                                 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 0.677      ;
; 0.399 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_21_[0]                                                                ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.519      ;
; 0.425 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_3_                                                                    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.545      ;
; 0.428 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_21_[0]                                                                ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[5]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.547      ;
; 0.438 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_9_[8]                                                                              ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.632      ;
; 0.454 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[5]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[6]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]                                                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+--------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|pendingMemCmd_value[0]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.007      ;
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|pendingMemCmd_value[1]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.007      ;
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|pendingMemCmd_value[2]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.007      ;
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_11_                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.005      ;
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[0]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.005      ;
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[1]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.005      ;
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[2]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.005      ;
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[3]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.007      ;
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[4]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.007      ;
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[6]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.007      ;
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_pushCmdGray[5]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.007      ;
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_2_active                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.007      ;
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_0_active                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.007      ;
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_1_active                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.007      ;
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_banks_3_active                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.007      ;
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|_zz_3_[0]                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 2.004      ;
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|bridge_writeRsp_m2sPipe_rValid                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.007      ;
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_error                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 2.015      ;
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_write_counter[0]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.005      ;
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_write_counter[2]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.005      ;
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_write_counter[1]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.005      ;
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|_zz_12_                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.005      ;
; 17.926 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|_zz_13_                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.005      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.010      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mie_MSIE                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.007      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_fetchPc_inc                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.010      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_popPtr_value[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.006      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_pushPtr_value[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.006      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_popPtr_value[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.006      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_pushPtr_value[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.006      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_pushPtr_value[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.006      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_pushPtr_value[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.006      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|_zz_2_                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.006      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_popPtr_value[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.006      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_interruptCtrl_readIntEnable                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.008      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerB|inhibitFull                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.007      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[1]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.008      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[0]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.008      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_interruptCtrl_writeIntEnable                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.008      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|refresh_pending                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.006      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mie_MTIE                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.007      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mstatus_MPIE                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.007      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mstatus_MIE                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.007      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.010      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_interrupt_valid                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.010      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_0_precharge_counter[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.004      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_2_precharge_counter[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.004      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_1_precharge_counter[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.004      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_3_precharge_counter[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.004      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_rsp_m2sPipe_rValid                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.006      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_66_                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.010      ;
; 17.927 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_68_                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.010      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_117_                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.010      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.010      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_hadException                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.010      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[28]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.003      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[29]                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.003      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mstatus_MPP[1]                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.006      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamArbiter_1_:cmdArbiter|maskLocked_2                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 2.002      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamArbiter_1_:cmdArbiter|maskLocked_0                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 2.002      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|run                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.007      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_popPtr_value[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.006      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_risingOccupancy         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.007      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|InterruptCtrl:interruptCtrl_1_|pendings[3]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.006      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|InterruptCtrl:interruptCtrl_1_|pendings[2]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.006      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|InterruptCtrl:interruptCtrl_1_|pendings[1]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.006      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_counter_value[0]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.010      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_counter_value[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.010      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_counter_value[2]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.010      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamArbiter_1_:cmdArbiter|maskLocked_1                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 2.002      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamArbiter_1_:cmdArbiter|locked                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 2.002      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_100_                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.010      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_fetchPc_pcReg[11]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.005      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mstatus_MPP[0]                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.006      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|InterruptCtrl:interruptCtrl_1_|pendings[0]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.006      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_fetchPc_pcReg[2]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 2.005      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_fetchPc_pcReg[31]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 2.004      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_pipelineLiberator_pcValids_0                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.010      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_pipelineLiberator_pcValids_1                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.010      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_pipelineLiberator_pcValids_2                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.010      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|_zz_11_                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 2.002      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_arbitration_isValid                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.009      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|execute_arbitration_isValid                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.009      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.009      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_valid                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 2.010      ;
; 17.928 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|writeBack_arbitration_isValid                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 2.009      ;
; 17.929 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[16]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.005      ;
; 17.929 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|io_gpio_writeEnable_driver[16]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.006      ;
; 17.929 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_fetchPc_pcReg[16]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 2.003      ;
; 17.929 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_fetchPc_pcReg[13]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 2.003      ;
; 17.929 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|io_gpio_writeEnable_driver[15]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.005      ;
; 17.929 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|io_gpio_writeEnable_driver[15]                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 2.006      ;
; 17.929 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_fetchPc_pcReg[12]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 2.003      ;
; 17.929 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_ready                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 1.997      ;
; 17.929 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_valid                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 1.997      ;
; 17.929 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_rValid                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.013      ;
; 17.929 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValid                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 2.013      ;
; 17.930 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|StreamFifoLowLatency:chip_backupIn_fifo|pushPtr_value[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 2.004      ;
; 17.930 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|StreamFork_3_:streamFork_4_|_zz_2_                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 2.010      ;
; 17.930 ; Briey:briey_inst|resetCtrl_axiReset ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|bridge_uartConfigReg_clockDivider[13]                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 2.002      ;
+--------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 18.188 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_colorEn                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 1.707      ;
; 18.372 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[6]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.109     ; 1.506      ;
; 18.372 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[5]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.109     ; 1.506      ;
; 18.372 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.109     ; 1.506      ;
; 18.372 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[3]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.109     ; 1.506      ;
; 18.372 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[2]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.109     ; 1.506      ;
; 18.372 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.109     ; 1.506      ;
; 18.372 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[0]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.109     ; 1.506      ;
; 18.372 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_3_                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.109     ; 1.506      ;
; 18.418 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.100     ; 1.469      ;
; 18.418 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.100     ; 1.469      ;
; 18.418 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.100     ; 1.469      ;
; 18.418 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.100     ; 1.469      ;
; 18.419 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.102     ; 1.466      ;
; 18.419 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.102     ; 1.466      ;
; 18.419 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.102     ; 1.466      ;
; 18.419 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.102     ; 1.466      ;
; 18.419 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.102     ; 1.466      ;
; 18.419 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.102     ; 1.466      ;
; 18.419 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[1]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.102     ; 1.466      ;
; 18.419 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.102     ; 1.466      ;
; 18.430 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 1.464      ;
; 18.430 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 1.464      ;
; 18.430 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 1.464      ;
; 18.430 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 1.464      ;
; 18.430 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[5]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 1.464      ;
; 18.430 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[4]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 1.464      ;
; 18.430 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[2]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 1.464      ;
; 18.430 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[1]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 1.464      ;
; 18.442 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[0]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 1.452      ;
; 18.442 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[9]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 1.452      ;
; 18.442 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[8]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 1.452      ;
; 18.442 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[3]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 1.452      ;
; 18.442 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 1.452      ;
; 18.442 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[6]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 1.452      ;
; 18.442 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[7]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 1.452      ;
; 18.445 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.101     ; 1.441      ;
; 18.445 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.101     ; 1.441      ;
; 18.445 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.101     ; 1.441      ;
; 18.445 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.101     ; 1.441      ;
; 18.445 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.101     ; 1.441      ;
; 18.445 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.101     ; 1.441      ;
; 18.445 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.101     ; 1.441      ;
; 18.445 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.101     ; 1.441      ;
; 18.445 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.101     ; 1.441      ;
; 18.445 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.101     ; 1.441      ;
; 18.445 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.101     ; 1.441      ;
; 18.445 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.101     ; 1.441      ;
; 18.461 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 1.434      ;
; 18.461 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 1.434      ;
; 18.461 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 1.434      ;
; 18.461 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[1]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 1.434      ;
; 18.461 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[0]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 1.434      ;
; 18.461 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_3_                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 1.434      ;
; 18.461 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_21_[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 1.434      ;
; 18.469 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 1.424      ;
; 18.469 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 1.424      ;
; 18.469 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 1.424      ;
; 18.469 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 1.424      ;
; 18.469 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 1.424      ;
; 18.469 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 1.424      ;
; 18.469 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 1.424      ;
; 18.469 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 1.424      ;
; 18.469 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 1.424      ;
; 18.469 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 1.424      ;
; 18.469 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 1.424      ;
; 18.469 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.094     ; 1.424      ;
; 18.494 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[10]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.398      ;
; 18.494 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[11]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.398      ;
; 18.494 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.398      ;
; 18.494 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.398      ;
; 18.494 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[2]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.398      ;
; 18.494 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[3]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.398      ;
; 18.494 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[4]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.398      ;
; 18.494 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[5]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.398      ;
; 18.494 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[6]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.398      ;
; 18.494 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[7]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.398      ;
; 18.494 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[8]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.398      ;
; 18.494 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[9]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.095     ; 1.398      ;
; 18.602 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_|inArea_target                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.096     ; 1.289      ;
+--------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.927 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_|inArea_target                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.117      ;
; 1.025 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[10]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.216      ;
; 1.025 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[11]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.216      ;
; 1.025 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.216      ;
; 1.025 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.216      ;
; 1.025 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[2]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.216      ;
; 1.025 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[3]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.216      ;
; 1.025 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[4]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.216      ;
; 1.025 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[5]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.216      ;
; 1.025 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[6]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.216      ;
; 1.025 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[7]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.216      ;
; 1.025 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[8]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.216      ;
; 1.025 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[9]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.216      ;
; 1.039 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.231      ;
; 1.039 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[8]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.231      ;
; 1.039 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.231      ;
; 1.039 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[2]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.231      ;
; 1.039 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[3]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.231      ;
; 1.039 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.231      ;
; 1.039 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[5]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.231      ;
; 1.039 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[6]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.231      ;
; 1.039 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[7]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.231      ;
; 1.039 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[9]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.231      ;
; 1.039 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[11]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.231      ;
; 1.039 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[10]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.231      ;
; 1.052 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_colorEn                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.246      ;
; 1.052 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_4_                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.246      ;
; 1.052 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.246      ;
; 1.052 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[1]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.246      ;
; 1.052 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popBeatCounter_value[0]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.246      ;
; 1.052 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|_zz_3_                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.246      ;
; 1.052 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_21_[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.246      ;
; 1.069 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[0]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.262      ;
; 1.069 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[9]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.262      ;
; 1.069 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[8]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.262      ;
; 1.069 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[3]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.262      ;
; 1.069 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.262      ;
; 1.069 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[6]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.262      ;
; 1.069 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[7]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.262      ;
; 1.070 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.254      ;
; 1.070 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.254      ;
; 1.070 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.254      ;
; 1.070 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.254      ;
; 1.070 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.254      ;
; 1.070 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.254      ;
; 1.070 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.254      ;
; 1.070 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.254      ;
; 1.070 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.254      ;
; 1.070 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.254      ;
; 1.070 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.254      ;
; 1.070 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.254      ;
; 1.077 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.270      ;
; 1.077 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.270      ;
; 1.077 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.270      ;
; 1.077 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.270      ;
; 1.077 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[5]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.270      ;
; 1.077 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[4]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.270      ;
; 1.077 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[2]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.270      ;
; 1.077 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[1]                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.270      ;
; 1.083 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.267      ;
; 1.083 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.267      ;
; 1.083 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.267      ;
; 1.083 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.267      ;
; 1.083 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.267      ;
; 1.083 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.267      ;
; 1.083 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[1]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.267      ;
; 1.083 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.267      ;
; 1.090 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.275      ;
; 1.090 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_0[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.275      ;
; 1.090 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.275      ;
; 1.090 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc|buffers_1[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.275      ;
; 1.124 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[6]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.301      ;
; 1.124 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[5]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.301      ;
; 1.124 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[4]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.301      ;
; 1.124 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[3]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.301      ;
; 1.124 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[2]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.301      ;
; 1.124 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.301      ;
; 1.124 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|rspArea_frameClockArea_popCmdGray[0]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.301      ;
; 1.124 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_3_                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.301      ;
; 1.285 ; Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc|buffers_1 ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_colorEn                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.479      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.200 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|outputArea_flow_regNext_valid                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.514      ;
; 1.269 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DebugPlugin_haltedByBreak                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DebugPlugin_godmode                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.273 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|_zz_8_                                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.396      ;
; 1.273 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|SystemDebugger:systemDebugger_1_|dispatcher_headerLoaded                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.396      ;
; 1.273 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|SystemDebugger:systemDebugger_1_|dispatcher_dataLoaded                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.396      ;
; 1.273 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|SystemDebugger:systemDebugger_1_|dispatcher_counter[2]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.396      ;
; 1.273 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|SystemDebugger:systemDebugger_1_|dispatcher_counter[1]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.396      ;
; 1.273 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|SystemDebugger:systemDebugger_1_|dispatcher_counter[0]                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.396      ;
; 1.292 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DebugPlugin_resetIt                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.418      ;
; 1.559 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DebugPlugin_haltIt                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.685      ;
; 1.559 ; Briey:briey_inst|resetCtrl_systemReset ; Briey:briey_inst|VexRiscv:axi_core_cpu|DebugPlugin_stepIt                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.685      ;
; 1.691 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[8]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.823      ;
; 1.691 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[7]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.823      ;
; 1.691 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[11]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.823      ;
; 1.691 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[10]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.824      ;
; 1.691 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[9]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.824      ;
; 1.691 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[24]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.816      ;
; 1.691 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[10]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.816      ;
; 1.691 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[14]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.818      ;
; 1.691 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[30]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.816      ;
; 1.691 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[28]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.816      ;
; 1.691 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[13]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.823      ;
; 1.691 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[7]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.816      ;
; 1.691 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[17]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.818      ;
; 1.691 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[18]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.823      ;
; 1.691 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[21]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.818      ;
; 1.691 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[3]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.816      ;
; 1.691 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[1]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.816      ;
; 1.691 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_flusher_start                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.825      ;
; 1.691 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_flusher_valid                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.828      ;
; 1.692 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[5]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.822      ;
; 1.692 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[11]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.822      ;
; 1.692 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[16]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.817      ;
; 1.692 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[15]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.817      ;
; 1.692 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[0]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.822      ;
; 1.692 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[20]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.822      ;
; 1.692 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[26]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.822      ;
; 1.692 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[4]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.822      ;
; 1.692 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[27]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.822      ;
; 1.692 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[31]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.822      ;
; 1.696 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_148_[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.819      ;
; 1.696 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_148_[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.819      ;
; 1.696 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_148_[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.819      ;
; 1.697 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[13]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.830      ;
; 1.697 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[12]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.830      ;
; 1.697 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_DivPlugin_div_counter_value[0]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.821      ;
; 1.697 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_DivPlugin_div_counter_value[1]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.821      ;
; 1.697 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_DivPlugin_div_counter_value[2]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.821      ;
; 1.697 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_DivPlugin_div_counter_value[3]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.821      ;
; 1.697 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_DivPlugin_div_counter_value[4]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.821      ;
; 1.697 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_DivPlugin_div_counter_value[5]                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.821      ;
; 1.697 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[9]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.827      ;
; 1.697 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[19]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.827      ;
; 1.697 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[8]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.827      ;
; 1.697 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_INSTRUCTION[14]                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.830      ;
; 1.697 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[12]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.827      ;
; 1.697 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[22]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.827      ;
; 1.697 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[23]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.827      ;
; 1.698 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[6]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.820      ;
; 1.698 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[25]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.820      ;
; 1.698 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[29]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.831      ;
; 1.698 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_REGFILE_WRITE_DATA[2]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.831      ;
; 1.699 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mie_MEIE                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.825      ;
; 1.701 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4SharedDecoder:axi4SharedDecoder_1_|pendingSels[2]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.827      ;
; 1.701 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4SharedDecoder:axi4SharedDecoder_1_|pendingError                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.827      ;
; 1.701 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[0]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.817      ;
; 1.701 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_0[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.818      ;
; 1.701 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_1[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.818      ;
; 1.701 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_0[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.818      ;
; 1.701 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_1[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.818      ;
; 1.701 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_0[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.818      ;
; 1.701 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_1[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.818      ;
; 1.701 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_0[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.818      ;
; 1.701 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_1[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.818      ;
; 1.701 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[5]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.817      ;
; 1.701 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[4]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.817      ;
; 1.701 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|_zz_23_                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.827      ;
; 1.701 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|_zz_20_                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.827      ;
; 1.701 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4SharedDecoder:axi4SharedDecoder_1_|pendingSels[1]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.827      ;
; 1.701 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4SharedDecoder:axi4SharedDecoder_1_|pendingSels[0]                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.827      ;
; 1.702 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.818      ;
; 1.702 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[1]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.818      ;
; 1.702 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[2]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.818      ;
; 1.702 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[3]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.818      ;
; 1.702 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[4]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.818      ;
; 1.702 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[5]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.818      ;
; 1.702 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[6]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.818      ;
; 1.702 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.818      ;
; 1.702 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[6]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.818      ;
; 1.702 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_0[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.817      ;
; 1.702 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_1[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.817      ;
; 1.702 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_0[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.817      ;
; 1.702 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc|buffers_1[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.817      ;
; 1.702 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[1]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.818      ;
; 1.702 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[3]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.818      ;
; 1.702 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[2]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.818      ;
; 1.702 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[8]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.818      ;
; 1.702 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[9]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.818      ;
; 1.702 ; Briey:briey_inst|resetCtrl_axiReset    ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[8]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.818      ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -6.409   ; 0.144 ; 15.532   ; 0.927   ; -3.444              ;
;  CLOCK_50                                             ; N/A      ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  GPIO_0_D[6]                                          ; -6.409   ; 0.187 ; N/A      ; N/A     ; -3.444              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.483   ; 0.144 ; 15.532   ; 1.200   ; 9.570               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 14.782   ; 0.187 ; 16.100   ; 0.927   ; 19.698              ;
; Design-wide TNS                                       ; -313.355 ; 0.0   ; 0.0      ; 0.0     ; -144.709            ;
;  CLOCK_50                                             ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  GPIO_0_D[6]                                          ; -306.293 ; 0.000 ; N/A      ; N/A     ; -144.709            ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -7.062   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BELL          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[16]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[17]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[18]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[19]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[20]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[21]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[22]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[23]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[24]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[25]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[26]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[27]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[28]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[29]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[30]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[31]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[32]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[33]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[16]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[17]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[18]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[19]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[20]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[21]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[22]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[23]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[24]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[25]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[26]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[27]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[28]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[29]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[30]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[31]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[32]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[33]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; EPCS_DATA0              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_SDAT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_2_IN[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_2_IN[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_2_IN[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_IN[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_IN[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_IN[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_IN[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; I2C_SDAT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_2[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_2[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_2[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_2[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_2[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_2[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_2[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_2[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_2[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_2[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_2[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_2[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_2[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[32]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[33]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[32]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[33]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; BELL          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; EPCS_ASDO     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; EPCS_NCSO     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SADDR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; GPIO_2[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[32]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[33]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; GPIO_1_D[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; GPIO_1_D[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; GPIO_1_D[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; GPIO_1_D[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[32]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[33]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; BELL          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; EPCS_ASDO     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; EPCS_NCSO     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SADDR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; GPIO_2[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[32]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[33]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[32]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[33]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; LED[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; BELL          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; EPCS_ASDO     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; EPCS_NCSO     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SADDR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; GPIO_2[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_2[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_2[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; GPIO_2[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_2[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_2[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_2[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_2[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_2[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_0_D[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_0_D[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_0_D[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_0_D[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_0_D[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; GPIO_0_D[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; GPIO_0_D[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_0_D[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_0_D[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_0_D[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_0_D[32]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; GPIO_0_D[33]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1_D[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1_D[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; GPIO_1_D[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; GPIO_1_D[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; GPIO_1_D[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1_D[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; GPIO_1_D[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1_D[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1_D[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1_D[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; GPIO_1_D[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1_D[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; GPIO_1_D[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; GPIO_1_D[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; GPIO_1_D[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1_D[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1_D[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1_D[32]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1_D[33]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; GPIO_0_D[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; GPIO_0_D[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; GPIO_0_D[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_0_D[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; GPIO_0_D[6]                                          ; GPIO_0_D[6]                                          ; 623      ; 0        ; 15       ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6]                                          ; 33       ; 0        ; 0        ; 0        ;
; GPIO_0_D[6]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 425798   ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 539      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 2141     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; GPIO_0_D[6]                                          ; GPIO_0_D[6]                                          ; 623      ; 0        ; 15       ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; GPIO_0_D[6]                                          ; 33       ; 0        ; 0        ; 0        ;
; GPIO_0_D[6]                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 425798   ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 539      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 2141     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 532      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 80       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 532      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 80       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 45    ; 45   ;
; Unconstrained Output Ports      ; 47    ; 47   ;
; Unconstrained Output Port Paths ; 63    ; 63   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; CLOCK_50                                             ; CLOCK_50                                             ; Base      ; Constrained ;
; GPIO_0_D[6]                                          ; GPIO_0_D[6]                                          ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition
    Info: Processing started: Sat Oct 31 19:42:18 2020
Info: Command: quartus_sta A_ESTF -c A_ESTF
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'A_ESTF.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -phase 36.00 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[2]} {pll_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name GPIO_0_D[6] GPIO_0_D[6]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.409
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.409            -306.293 GPIO_0_D[6] 
    Info (332119):    -2.483              -7.062 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.782               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.454               0.000 GPIO_0_D[6] 
Info (332146): Worst-case recovery slack is 15.532
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.532               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.100               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 2.191
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.191               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.632               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.444
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.444            -144.709 GPIO_0_D[6] 
    Info (332119):     9.570               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.910               0.000 CLOCK_50 
    Info (332119):    19.698               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.060
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.060            -286.141 GPIO_0_D[6] 
    Info (332119):    -2.040              -5.733 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.032               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.379
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.379               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 GPIO_0_D[6] 
    Info (332119):     0.402               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 15.892
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.892               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.309               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.969
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.969               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.344               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.444
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.444            -144.709 GPIO_0_D[6] 
    Info (332119):     9.596               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.918               0.000 CLOCK_50 
    Info (332119):    19.699               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.682
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.682             -92.717 GPIO_0_D[6] 
    Info (332119):    -0.703              -1.996 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.691               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.144               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 GPIO_0_D[6] 
    Info (332119):     0.187               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 17.926
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.926               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.188               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.927
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.927               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.200               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -103.858 GPIO_0_D[6] 
    Info (332119):     9.587               0.000 CLOCK_50 
    Info (332119):     9.744               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.749               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1044 megabytes
    Info: Processing ended: Sat Oct 31 19:42:21 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


