// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "07/22/2025 16:34:27"

// 
// Device: Altera EP2C15AF484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module register_32bit (
	OUTPUT_A,
	LOAD,
	CLOCK,
	WR_EN,
	INPUT_SELECT,
	INPUT_B,
	INPUT_A,
	PARALLEL,
	OUT_A_EN,
	OUTPUT_B,
	OUT_B_EN);
output 	[31:0] OUTPUT_A;
input 	LOAD;
input 	CLOCK;
input 	WR_EN;
input 	INPUT_SELECT;
input 	[31:0] INPUT_B;
input 	[31:0] INPUT_A;
input 	[31:0] PARALLEL;
input 	OUT_A_EN;
output 	[31:0] OUTPUT_B;
input 	OUT_B_EN;

// Design Ports Information
// OUTPUT_A[31]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[30]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[29]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[28]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[27]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[26]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[25]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[24]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[23]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[22]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[21]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[20]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[19]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[18]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[17]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[16]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[15]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[14]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[13]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[12]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[11]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[10]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[9]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[8]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[7]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[6]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[5]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[4]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[3]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[2]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[0]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[31]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[30]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[29]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[28]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[27]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[26]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[25]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[24]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[23]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[22]	=>  Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[21]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[20]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[19]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[18]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[17]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[16]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[15]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[14]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[13]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[12]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[11]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[10]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[9]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[8]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[7]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[6]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[5]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[4]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[3]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[2]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[1]	=>  Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[0]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LOAD	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[31]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OUT_A_EN	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[30]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[29]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[28]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[27]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[26]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[25]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[24]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[23]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[22]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[21]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[20]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[19]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[18]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[17]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[16]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[15]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[14]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[13]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[12]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[11]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[10]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[9]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[8]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[7]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[6]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[5]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[4]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[3]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[2]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[1]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[0]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OUT_B_EN	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[31]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[31]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_SELECT	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[30]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[30]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[29]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[29]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[28]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[28]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[27]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[27]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[26]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[26]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[25]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[25]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[24]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[24]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[23]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[23]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[22]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[22]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[21]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[21]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[20]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[20]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[19]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[19]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[18]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[18]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[17]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[17]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[16]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[16]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[15]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[15]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[14]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[14]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[13]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[13]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[12]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[12]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[11]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[11]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[10]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[10]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[9]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[9]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[8]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[8]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[7]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[7]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[6]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[6]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[5]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[4]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[4]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[3]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[3]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[2]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[2]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[1]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[1]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[0]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[0]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WR_EN	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst8~combout ;
wire \CLOCK~combout ;
wire \WR_EN~combout ;
wire \inst8~clkctrl_outclk ;
wire \LOAD~combout ;
wire \LOAD~clkctrl_outclk ;
wire \inst4|inst7|inst~1_combout ;
wire \INPUT_SELECT~combout ;
wire \inst4|inst7|inst~3_combout ;
wire \inst4|inst7|inst~_emulated_regout ;
wire \inst4|inst7|inst~2_combout ;
wire \OUT_A_EN~combout ;
wire \inst4|inst6|inst~3_combout ;
wire \inst4|inst6|inst~_emulated_regout ;
wire \inst4|inst6|inst~1_combout ;
wire \inst4|inst6|inst~2_combout ;
wire \inst4|inst5|inst~1_combout ;
wire \inst4|inst5|inst~3_combout ;
wire \inst4|inst5|inst~_emulated_regout ;
wire \inst4|inst5|inst~2_combout ;
wire \inst4|inst4|inst~1_combout ;
wire \inst4|inst4|inst~3_combout ;
wire \inst4|inst4|inst~_emulated_regout ;
wire \inst4|inst4|inst~2_combout ;
wire \inst4|inst3|inst~1_combout ;
wire \inst4|inst3|inst~3_combout ;
wire \inst4|inst3|inst~_emulated_regout ;
wire \inst4|inst3|inst~2_combout ;
wire \inst4|inst2|inst~1_combout ;
wire \inst4|inst2|inst~3_combout ;
wire \inst4|inst2|inst~_emulated_regout ;
wire \inst4|inst2|inst~2_combout ;
wire \inst4|inst1|inst~1_combout ;
wire \inst4|inst1|inst~3_combout ;
wire \inst4|inst1|inst~_emulated_regout ;
wire \inst4|inst1|inst~2_combout ;
wire \inst4|inst|inst~1_combout ;
wire \inst4|inst|inst~3_combout ;
wire \inst4|inst|inst~_emulated_regout ;
wire \inst4|inst|inst~2_combout ;
wire \inst3|inst7|inst~1_combout ;
wire \inst3|inst7|inst~3_combout ;
wire \inst3|inst7|inst~_emulated_regout ;
wire \inst3|inst7|inst~2_combout ;
wire \inst3|inst6|inst~1_combout ;
wire \inst3|inst6|inst~3_combout ;
wire \inst3|inst6|inst~_emulated_regout ;
wire \inst3|inst6|inst~2_combout ;
wire \inst3|inst5|inst~1_combout ;
wire \inst3|inst5|inst~3_combout ;
wire \inst3|inst5|inst~_emulated_regout ;
wire \inst3|inst5|inst~2_combout ;
wire \inst3|inst4|inst~1_combout ;
wire \inst3|inst4|inst~3_combout ;
wire \inst3|inst4|inst~_emulated_regout ;
wire \inst3|inst4|inst~2_combout ;
wire \inst3|inst3|inst~1_combout ;
wire \inst3|inst3|inst~3_combout ;
wire \inst3|inst3|inst~_emulated_regout ;
wire \inst3|inst3|inst~2_combout ;
wire \inst3|inst2|inst~1_combout ;
wire \inst3|inst2|inst~3_combout ;
wire \inst3|inst2|inst~_emulated_regout ;
wire \inst3|inst2|inst~2_combout ;
wire \inst3|inst1|inst~1_combout ;
wire \inst3|inst1|inst~3_combout ;
wire \inst3|inst1|inst~_emulated_regout ;
wire \inst3|inst1|inst~2_combout ;
wire \inst3|inst|inst~1_combout ;
wire \inst3|inst|inst~3_combout ;
wire \inst3|inst|inst~_emulated_regout ;
wire \inst3|inst|inst~2_combout ;
wire \inst2|inst7|inst~3_combout ;
wire \inst2|inst7|inst~_emulated_regout ;
wire \inst2|inst7|inst~1_combout ;
wire \inst2|inst7|inst~2_combout ;
wire \inst2|inst6|inst~1_combout ;
wire \inst2|inst6|inst~3_combout ;
wire \inst2|inst6|inst~_emulated_regout ;
wire \inst2|inst6|inst~2_combout ;
wire \inst2|inst5|inst~3_combout ;
wire \inst2|inst5|inst~_emulated_regout ;
wire \inst2|inst5|inst~1_combout ;
wire \inst2|inst5|inst~2_combout ;
wire \inst2|inst4|inst~1_combout ;
wire \inst2|inst4|inst~3_combout ;
wire \inst2|inst4|inst~_emulated_regout ;
wire \inst2|inst4|inst~2_combout ;
wire \inst2|inst3|inst~1_combout ;
wire \inst2|inst3|inst~3_combout ;
wire \inst2|inst3|inst~_emulated_regout ;
wire \inst2|inst3|inst~2_combout ;
wire \inst2|inst2|inst~1_combout ;
wire \inst2|inst2|inst~3_combout ;
wire \inst2|inst2|inst~_emulated_regout ;
wire \inst2|inst2|inst~2_combout ;
wire \inst2|inst1|inst~1_combout ;
wire \inst2|inst1|inst~3_combout ;
wire \inst2|inst1|inst~_emulated_regout ;
wire \inst2|inst1|inst~2_combout ;
wire \inst2|inst|inst~1_combout ;
wire \inst2|inst|inst~3_combout ;
wire \inst2|inst|inst~_emulated_regout ;
wire \inst2|inst|inst~2_combout ;
wire \inst|inst7|inst~1_combout ;
wire \inst|inst7|inst~3_combout ;
wire \inst|inst7|inst~_emulated_regout ;
wire \inst|inst7|inst~2_combout ;
wire \inst|inst6|inst~1_combout ;
wire \inst|inst6|inst~3_combout ;
wire \inst|inst6|inst~_emulated_regout ;
wire \inst|inst6|inst~2_combout ;
wire \inst|inst5|inst~1_combout ;
wire \inst|inst5|inst~3_combout ;
wire \inst|inst5|inst~_emulated_regout ;
wire \inst|inst5|inst~2_combout ;
wire \inst|inst4|inst~1_combout ;
wire \inst|inst4|inst~3_combout ;
wire \inst|inst4|inst~_emulated_regout ;
wire \inst|inst4|inst~2_combout ;
wire \inst|inst3|inst~1_combout ;
wire \inst|inst3|inst~3_combout ;
wire \inst|inst3|inst~_emulated_regout ;
wire \inst|inst3|inst~2_combout ;
wire \inst|inst2|inst~1_combout ;
wire \inst|inst2|inst~3_combout ;
wire \inst|inst2|inst~_emulated_regout ;
wire \inst|inst2|inst~2_combout ;
wire \inst|inst1|inst~1_combout ;
wire \inst|inst1|inst~3_combout ;
wire \inst|inst1|inst~_emulated_regout ;
wire \inst|inst1|inst~2_combout ;
wire \inst|inst|inst~1_combout ;
wire \inst|inst|inst~3_combout ;
wire \inst|inst|inst~_emulated_regout ;
wire \inst|inst|inst~2_combout ;
wire \OUT_B_EN~combout ;
wire [31:0] \INPUT_B~combout ;
wire [31:0] \INPUT_A~combout ;
wire [31:0] \PARALLEL~combout ;


// Location: LCCOMB_X49_Y14_N6
cycloneii_lcell_comb inst8(
// Equation(s):
// \inst8~combout  = LCELL((\WR_EN~combout  & \CLOCK~combout ))

	.dataa(vcc),
	.datab(vcc),
	.datac(\WR_EN~combout ),
	.datad(\CLOCK~combout ),
	.cin(gnd),
	.combout(\inst8~combout ),
	.cout());
// synopsys translate_off
defparam inst8.lut_mask = 16'hF000;
defparam inst8.sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[27]));
// synopsys translate_off
defparam \INPUT_A[27]~I .input_async_reset = "none";
defparam \INPUT_A[27]~I .input_power_up = "low";
defparam \INPUT_A[27]~I .input_register_mode = "none";
defparam \INPUT_A[27]~I .input_sync_reset = "none";
defparam \INPUT_A[27]~I .oe_async_reset = "none";
defparam \INPUT_A[27]~I .oe_power_up = "low";
defparam \INPUT_A[27]~I .oe_register_mode = "none";
defparam \INPUT_A[27]~I .oe_sync_reset = "none";
defparam \INPUT_A[27]~I .operation_mode = "input";
defparam \INPUT_A[27]~I .output_async_reset = "none";
defparam \INPUT_A[27]~I .output_power_up = "low";
defparam \INPUT_A[27]~I .output_register_mode = "none";
defparam \INPUT_A[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[26]));
// synopsys translate_off
defparam \INPUT_A[26]~I .input_async_reset = "none";
defparam \INPUT_A[26]~I .input_power_up = "low";
defparam \INPUT_A[26]~I .input_register_mode = "none";
defparam \INPUT_A[26]~I .input_sync_reset = "none";
defparam \INPUT_A[26]~I .oe_async_reset = "none";
defparam \INPUT_A[26]~I .oe_power_up = "low";
defparam \INPUT_A[26]~I .oe_register_mode = "none";
defparam \INPUT_A[26]~I .oe_sync_reset = "none";
defparam \INPUT_A[26]~I .operation_mode = "input";
defparam \INPUT_A[26]~I .output_async_reset = "none";
defparam \INPUT_A[26]~I .output_power_up = "low";
defparam \INPUT_A[26]~I .output_register_mode = "none";
defparam \INPUT_A[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[25]));
// synopsys translate_off
defparam \INPUT_B[25]~I .input_async_reset = "none";
defparam \INPUT_B[25]~I .input_power_up = "low";
defparam \INPUT_B[25]~I .input_register_mode = "none";
defparam \INPUT_B[25]~I .input_sync_reset = "none";
defparam \INPUT_B[25]~I .oe_async_reset = "none";
defparam \INPUT_B[25]~I .oe_power_up = "low";
defparam \INPUT_B[25]~I .oe_register_mode = "none";
defparam \INPUT_B[25]~I .oe_sync_reset = "none";
defparam \INPUT_B[25]~I .operation_mode = "input";
defparam \INPUT_B[25]~I .output_async_reset = "none";
defparam \INPUT_B[25]~I .output_power_up = "low";
defparam \INPUT_B[25]~I .output_register_mode = "none";
defparam \INPUT_B[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[23]));
// synopsys translate_off
defparam \INPUT_B[23]~I .input_async_reset = "none";
defparam \INPUT_B[23]~I .input_power_up = "low";
defparam \INPUT_B[23]~I .input_register_mode = "none";
defparam \INPUT_B[23]~I .input_sync_reset = "none";
defparam \INPUT_B[23]~I .oe_async_reset = "none";
defparam \INPUT_B[23]~I .oe_power_up = "low";
defparam \INPUT_B[23]~I .oe_register_mode = "none";
defparam \INPUT_B[23]~I .oe_sync_reset = "none";
defparam \INPUT_B[23]~I .operation_mode = "input";
defparam \INPUT_B[23]~I .output_async_reset = "none";
defparam \INPUT_B[23]~I .output_power_up = "low";
defparam \INPUT_B[23]~I .output_register_mode = "none";
defparam \INPUT_B[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[19]));
// synopsys translate_off
defparam \INPUT_A[19]~I .input_async_reset = "none";
defparam \INPUT_A[19]~I .input_power_up = "low";
defparam \INPUT_A[19]~I .input_register_mode = "none";
defparam \INPUT_A[19]~I .input_sync_reset = "none";
defparam \INPUT_A[19]~I .oe_async_reset = "none";
defparam \INPUT_A[19]~I .oe_power_up = "low";
defparam \INPUT_A[19]~I .oe_register_mode = "none";
defparam \INPUT_A[19]~I .oe_sync_reset = "none";
defparam \INPUT_A[19]~I .operation_mode = "input";
defparam \INPUT_A[19]~I .output_async_reset = "none";
defparam \INPUT_A[19]~I .output_power_up = "low";
defparam \INPUT_A[19]~I .output_register_mode = "none";
defparam \INPUT_A[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[18]));
// synopsys translate_off
defparam \INPUT_A[18]~I .input_async_reset = "none";
defparam \INPUT_A[18]~I .input_power_up = "low";
defparam \INPUT_A[18]~I .input_register_mode = "none";
defparam \INPUT_A[18]~I .input_sync_reset = "none";
defparam \INPUT_A[18]~I .oe_async_reset = "none";
defparam \INPUT_A[18]~I .oe_power_up = "low";
defparam \INPUT_A[18]~I .oe_register_mode = "none";
defparam \INPUT_A[18]~I .oe_sync_reset = "none";
defparam \INPUT_A[18]~I .operation_mode = "input";
defparam \INPUT_A[18]~I .output_async_reset = "none";
defparam \INPUT_A[18]~I .output_power_up = "low";
defparam \INPUT_A[18]~I .output_register_mode = "none";
defparam \INPUT_A[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[12]));
// synopsys translate_off
defparam \INPUT_B[12]~I .input_async_reset = "none";
defparam \INPUT_B[12]~I .input_power_up = "low";
defparam \INPUT_B[12]~I .input_register_mode = "none";
defparam \INPUT_B[12]~I .input_sync_reset = "none";
defparam \INPUT_B[12]~I .oe_async_reset = "none";
defparam \INPUT_B[12]~I .oe_power_up = "low";
defparam \INPUT_B[12]~I .oe_register_mode = "none";
defparam \INPUT_B[12]~I .oe_sync_reset = "none";
defparam \INPUT_B[12]~I .operation_mode = "input";
defparam \INPUT_B[12]~I .output_async_reset = "none";
defparam \INPUT_B[12]~I .output_power_up = "low";
defparam \INPUT_B[12]~I .output_register_mode = "none";
defparam \INPUT_B[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[11]));
// synopsys translate_off
defparam \INPUT_A[11]~I .input_async_reset = "none";
defparam \INPUT_A[11]~I .input_power_up = "low";
defparam \INPUT_A[11]~I .input_register_mode = "none";
defparam \INPUT_A[11]~I .input_sync_reset = "none";
defparam \INPUT_A[11]~I .oe_async_reset = "none";
defparam \INPUT_A[11]~I .oe_power_up = "low";
defparam \INPUT_A[11]~I .oe_register_mode = "none";
defparam \INPUT_A[11]~I .oe_sync_reset = "none";
defparam \INPUT_A[11]~I .operation_mode = "input";
defparam \INPUT_A[11]~I .output_async_reset = "none";
defparam \INPUT_A[11]~I .output_power_up = "low";
defparam \INPUT_A[11]~I .output_register_mode = "none";
defparam \INPUT_A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[6]));
// synopsys translate_off
defparam \INPUT_A[6]~I .input_async_reset = "none";
defparam \INPUT_A[6]~I .input_power_up = "low";
defparam \INPUT_A[6]~I .input_register_mode = "none";
defparam \INPUT_A[6]~I .input_sync_reset = "none";
defparam \INPUT_A[6]~I .oe_async_reset = "none";
defparam \INPUT_A[6]~I .oe_power_up = "low";
defparam \INPUT_A[6]~I .oe_register_mode = "none";
defparam \INPUT_A[6]~I .oe_sync_reset = "none";
defparam \INPUT_A[6]~I .operation_mode = "input";
defparam \INPUT_A[6]~I .output_async_reset = "none";
defparam \INPUT_A[6]~I .output_power_up = "low";
defparam \INPUT_A[6]~I .output_register_mode = "none";
defparam \INPUT_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[4]));
// synopsys translate_off
defparam \INPUT_A[4]~I .input_async_reset = "none";
defparam \INPUT_A[4]~I .input_power_up = "low";
defparam \INPUT_A[4]~I .input_register_mode = "none";
defparam \INPUT_A[4]~I .input_sync_reset = "none";
defparam \INPUT_A[4]~I .oe_async_reset = "none";
defparam \INPUT_A[4]~I .oe_power_up = "low";
defparam \INPUT_A[4]~I .oe_register_mode = "none";
defparam \INPUT_A[4]~I .oe_sync_reset = "none";
defparam \INPUT_A[4]~I .operation_mode = "input";
defparam \INPUT_A[4]~I .output_async_reset = "none";
defparam \INPUT_A[4]~I .output_power_up = "low";
defparam \INPUT_A[4]~I .output_register_mode = "none";
defparam \INPUT_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[1]));
// synopsys translate_off
defparam \INPUT_B[1]~I .input_async_reset = "none";
defparam \INPUT_B[1]~I .input_power_up = "low";
defparam \INPUT_B[1]~I .input_register_mode = "none";
defparam \INPUT_B[1]~I .input_sync_reset = "none";
defparam \INPUT_B[1]~I .oe_async_reset = "none";
defparam \INPUT_B[1]~I .oe_power_up = "low";
defparam \INPUT_B[1]~I .oe_register_mode = "none";
defparam \INPUT_B[1]~I .oe_sync_reset = "none";
defparam \INPUT_B[1]~I .operation_mode = "input";
defparam \INPUT_B[1]~I .output_async_reset = "none";
defparam \INPUT_B[1]~I .output_power_up = "low";
defparam \INPUT_B[1]~I .output_register_mode = "none";
defparam \INPUT_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK));
// synopsys translate_off
defparam \CLOCK~I .input_async_reset = "none";
defparam \CLOCK~I .input_power_up = "low";
defparam \CLOCK~I .input_register_mode = "none";
defparam \CLOCK~I .input_sync_reset = "none";
defparam \CLOCK~I .oe_async_reset = "none";
defparam \CLOCK~I .oe_power_up = "low";
defparam \CLOCK~I .oe_register_mode = "none";
defparam \CLOCK~I .oe_sync_reset = "none";
defparam \CLOCK~I .operation_mode = "input";
defparam \CLOCK~I .output_async_reset = "none";
defparam \CLOCK~I .output_power_up = "low";
defparam \CLOCK~I .output_register_mode = "none";
defparam \CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WR_EN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WR_EN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WR_EN));
// synopsys translate_off
defparam \WR_EN~I .input_async_reset = "none";
defparam \WR_EN~I .input_power_up = "low";
defparam \WR_EN~I .input_register_mode = "none";
defparam \WR_EN~I .input_sync_reset = "none";
defparam \WR_EN~I .oe_async_reset = "none";
defparam \WR_EN~I .oe_power_up = "low";
defparam \WR_EN~I .oe_register_mode = "none";
defparam \WR_EN~I .oe_sync_reset = "none";
defparam \WR_EN~I .operation_mode = "input";
defparam \WR_EN~I .output_async_reset = "none";
defparam \WR_EN~I .output_power_up = "low";
defparam \WR_EN~I .output_register_mode = "none";
defparam \WR_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \inst8~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst8~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst8~clkctrl_outclk ));
// synopsys translate_off
defparam \inst8~clkctrl .clock_type = "global clock";
defparam \inst8~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[31]));
// synopsys translate_off
defparam \PARALLEL[31]~I .input_async_reset = "none";
defparam \PARALLEL[31]~I .input_power_up = "low";
defparam \PARALLEL[31]~I .input_register_mode = "none";
defparam \PARALLEL[31]~I .input_sync_reset = "none";
defparam \PARALLEL[31]~I .oe_async_reset = "none";
defparam \PARALLEL[31]~I .oe_power_up = "low";
defparam \PARALLEL[31]~I .oe_register_mode = "none";
defparam \PARALLEL[31]~I .oe_sync_reset = "none";
defparam \PARALLEL[31]~I .operation_mode = "input";
defparam \PARALLEL[31]~I .output_async_reset = "none";
defparam \PARALLEL[31]~I .output_power_up = "low";
defparam \PARALLEL[31]~I .output_register_mode = "none";
defparam \PARALLEL[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \LOAD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\LOAD~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LOAD));
// synopsys translate_off
defparam \LOAD~I .input_async_reset = "none";
defparam \LOAD~I .input_power_up = "low";
defparam \LOAD~I .input_register_mode = "none";
defparam \LOAD~I .input_sync_reset = "none";
defparam \LOAD~I .oe_async_reset = "none";
defparam \LOAD~I .oe_power_up = "low";
defparam \LOAD~I .oe_register_mode = "none";
defparam \LOAD~I .oe_sync_reset = "none";
defparam \LOAD~I .operation_mode = "input";
defparam \LOAD~I .output_async_reset = "none";
defparam \LOAD~I .output_power_up = "low";
defparam \LOAD~I .output_register_mode = "none";
defparam \LOAD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \LOAD~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\LOAD~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\LOAD~clkctrl_outclk ));
// synopsys translate_off
defparam \LOAD~clkctrl .clock_type = "global clock";
defparam \LOAD~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N20
cycloneii_lcell_comb \inst4|inst7|inst~1 (
// Equation(s):
// \inst4|inst7|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [31])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst4|inst7|inst~1_combout )))

	.dataa(vcc),
	.datab(\PARALLEL~combout [31]),
	.datac(\inst4|inst7|inst~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|inst7|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst7|inst~1 .lut_mask = 16'hCCF0;
defparam \inst4|inst7|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[31]));
// synopsys translate_off
defparam \INPUT_A[31]~I .input_async_reset = "none";
defparam \INPUT_A[31]~I .input_power_up = "low";
defparam \INPUT_A[31]~I .input_register_mode = "none";
defparam \INPUT_A[31]~I .input_sync_reset = "none";
defparam \INPUT_A[31]~I .oe_async_reset = "none";
defparam \INPUT_A[31]~I .oe_power_up = "low";
defparam \INPUT_A[31]~I .oe_register_mode = "none";
defparam \INPUT_A[31]~I .oe_sync_reset = "none";
defparam \INPUT_A[31]~I .operation_mode = "input";
defparam \INPUT_A[31]~I .output_async_reset = "none";
defparam \INPUT_A[31]~I .output_power_up = "low";
defparam \INPUT_A[31]~I .output_register_mode = "none";
defparam \INPUT_A[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_SELECT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_SELECT~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_SELECT));
// synopsys translate_off
defparam \INPUT_SELECT~I .input_async_reset = "none";
defparam \INPUT_SELECT~I .input_power_up = "low";
defparam \INPUT_SELECT~I .input_register_mode = "none";
defparam \INPUT_SELECT~I .input_sync_reset = "none";
defparam \INPUT_SELECT~I .oe_async_reset = "none";
defparam \INPUT_SELECT~I .oe_power_up = "low";
defparam \INPUT_SELECT~I .oe_register_mode = "none";
defparam \INPUT_SELECT~I .oe_sync_reset = "none";
defparam \INPUT_SELECT~I .operation_mode = "input";
defparam \INPUT_SELECT~I .output_async_reset = "none";
defparam \INPUT_SELECT~I .output_power_up = "low";
defparam \INPUT_SELECT~I .output_register_mode = "none";
defparam \INPUT_SELECT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[31]));
// synopsys translate_off
defparam \INPUT_B[31]~I .input_async_reset = "none";
defparam \INPUT_B[31]~I .input_power_up = "low";
defparam \INPUT_B[31]~I .input_register_mode = "none";
defparam \INPUT_B[31]~I .input_sync_reset = "none";
defparam \INPUT_B[31]~I .oe_async_reset = "none";
defparam \INPUT_B[31]~I .oe_power_up = "low";
defparam \INPUT_B[31]~I .oe_register_mode = "none";
defparam \INPUT_B[31]~I .oe_sync_reset = "none";
defparam \INPUT_B[31]~I .operation_mode = "input";
defparam \INPUT_B[31]~I .output_async_reset = "none";
defparam \INPUT_B[31]~I .output_power_up = "low";
defparam \INPUT_B[31]~I .output_register_mode = "none";
defparam \INPUT_B[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N0
cycloneii_lcell_comb \inst4|inst7|inst~3 (
// Equation(s):
// \inst4|inst7|inst~3_combout  = \inst4|inst7|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_A~combout [31])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [31])))))

	.dataa(\inst4|inst7|inst~1_combout ),
	.datab(\INPUT_A~combout [31]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_B~combout [31]),
	.cin(gnd),
	.combout(\inst4|inst7|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst7|inst~3 .lut_mask = 16'h656A;
defparam \inst4|inst7|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y23_N1
cycloneii_lcell_ff \inst4|inst7|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst4|inst7|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst7|inst~_emulated_regout ));

// Location: LCCOMB_X1_Y23_N26
cycloneii_lcell_comb \inst4|inst7|inst~2 (
// Equation(s):
// \inst4|inst7|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [31])))) # (!\LOAD~combout  & (\inst4|inst7|inst~1_combout  $ (((\inst4|inst7|inst~_emulated_regout )))))

	.dataa(\inst4|inst7|inst~1_combout ),
	.datab(\LOAD~combout ),
	.datac(\PARALLEL~combout [31]),
	.datad(\inst4|inst7|inst~_emulated_regout ),
	.cin(gnd),
	.combout(\inst4|inst7|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst7|inst~2 .lut_mask = 16'hD1E2;
defparam \inst4|inst7|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OUT_A_EN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OUT_A_EN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A_EN));
// synopsys translate_off
defparam \OUT_A_EN~I .input_async_reset = "none";
defparam \OUT_A_EN~I .input_power_up = "low";
defparam \OUT_A_EN~I .input_register_mode = "none";
defparam \OUT_A_EN~I .input_sync_reset = "none";
defparam \OUT_A_EN~I .oe_async_reset = "none";
defparam \OUT_A_EN~I .oe_power_up = "low";
defparam \OUT_A_EN~I .oe_register_mode = "none";
defparam \OUT_A_EN~I .oe_sync_reset = "none";
defparam \OUT_A_EN~I .operation_mode = "input";
defparam \OUT_A_EN~I .output_async_reset = "none";
defparam \OUT_A_EN~I .output_power_up = "low";
defparam \OUT_A_EN~I .output_register_mode = "none";
defparam \OUT_A_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[30]));
// synopsys translate_off
defparam \PARALLEL[30]~I .input_async_reset = "none";
defparam \PARALLEL[30]~I .input_power_up = "low";
defparam \PARALLEL[30]~I .input_register_mode = "none";
defparam \PARALLEL[30]~I .input_sync_reset = "none";
defparam \PARALLEL[30]~I .oe_async_reset = "none";
defparam \PARALLEL[30]~I .oe_power_up = "low";
defparam \PARALLEL[30]~I .oe_register_mode = "none";
defparam \PARALLEL[30]~I .oe_sync_reset = "none";
defparam \PARALLEL[30]~I .operation_mode = "input";
defparam \PARALLEL[30]~I .output_async_reset = "none";
defparam \PARALLEL[30]~I .output_power_up = "low";
defparam \PARALLEL[30]~I .output_register_mode = "none";
defparam \PARALLEL[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[30]));
// synopsys translate_off
defparam \INPUT_A[30]~I .input_async_reset = "none";
defparam \INPUT_A[30]~I .input_power_up = "low";
defparam \INPUT_A[30]~I .input_register_mode = "none";
defparam \INPUT_A[30]~I .input_sync_reset = "none";
defparam \INPUT_A[30]~I .oe_async_reset = "none";
defparam \INPUT_A[30]~I .oe_power_up = "low";
defparam \INPUT_A[30]~I .oe_register_mode = "none";
defparam \INPUT_A[30]~I .oe_sync_reset = "none";
defparam \INPUT_A[30]~I .operation_mode = "input";
defparam \INPUT_A[30]~I .output_async_reset = "none";
defparam \INPUT_A[30]~I .output_power_up = "low";
defparam \INPUT_A[30]~I .output_register_mode = "none";
defparam \INPUT_A[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[30]));
// synopsys translate_off
defparam \INPUT_B[30]~I .input_async_reset = "none";
defparam \INPUT_B[30]~I .input_power_up = "low";
defparam \INPUT_B[30]~I .input_register_mode = "none";
defparam \INPUT_B[30]~I .input_sync_reset = "none";
defparam \INPUT_B[30]~I .oe_async_reset = "none";
defparam \INPUT_B[30]~I .oe_power_up = "low";
defparam \INPUT_B[30]~I .oe_register_mode = "none";
defparam \INPUT_B[30]~I .oe_sync_reset = "none";
defparam \INPUT_B[30]~I .operation_mode = "input";
defparam \INPUT_B[30]~I .output_async_reset = "none";
defparam \INPUT_B[30]~I .output_power_up = "low";
defparam \INPUT_B[30]~I .output_register_mode = "none";
defparam \INPUT_B[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N4
cycloneii_lcell_comb \inst4|inst6|inst~3 (
// Equation(s):
// \inst4|inst6|inst~3_combout  = \inst4|inst6|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_A~combout [30])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [30])))))

	.dataa(\inst4|inst6|inst~1_combout ),
	.datab(\INPUT_A~combout [30]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_B~combout [30]),
	.cin(gnd),
	.combout(\inst4|inst6|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst6|inst~3 .lut_mask = 16'h656A;
defparam \inst4|inst6|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y23_N5
cycloneii_lcell_ff \inst4|inst6|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst4|inst6|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst6|inst~_emulated_regout ));

// Location: LCCOMB_X1_Y23_N6
cycloneii_lcell_comb \inst4|inst6|inst~1 (
// Equation(s):
// \inst4|inst6|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [30]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4|inst6|inst~1_combout ))

	.dataa(\inst4|inst6|inst~1_combout ),
	.datab(vcc),
	.datac(\PARALLEL~combout [30]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|inst6|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst6|inst~1 .lut_mask = 16'hF0AA;
defparam \inst4|inst6|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N30
cycloneii_lcell_comb \inst4|inst6|inst~2 (
// Equation(s):
// \inst4|inst6|inst~2_combout  = (\LOAD~combout  & (\PARALLEL~combout [30])) # (!\LOAD~combout  & ((\inst4|inst6|inst~_emulated_regout  $ (\inst4|inst6|inst~1_combout ))))

	.dataa(\PARALLEL~combout [30]),
	.datab(\LOAD~combout ),
	.datac(\inst4|inst6|inst~_emulated_regout ),
	.datad(\inst4|inst6|inst~1_combout ),
	.cin(gnd),
	.combout(\inst4|inst6|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst6|inst~2 .lut_mask = 16'h8BB8;
defparam \inst4|inst6|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[29]));
// synopsys translate_off
defparam \PARALLEL[29]~I .input_async_reset = "none";
defparam \PARALLEL[29]~I .input_power_up = "low";
defparam \PARALLEL[29]~I .input_register_mode = "none";
defparam \PARALLEL[29]~I .input_sync_reset = "none";
defparam \PARALLEL[29]~I .oe_async_reset = "none";
defparam \PARALLEL[29]~I .oe_power_up = "low";
defparam \PARALLEL[29]~I .oe_register_mode = "none";
defparam \PARALLEL[29]~I .oe_sync_reset = "none";
defparam \PARALLEL[29]~I .operation_mode = "input";
defparam \PARALLEL[29]~I .output_async_reset = "none";
defparam \PARALLEL[29]~I .output_power_up = "low";
defparam \PARALLEL[29]~I .output_register_mode = "none";
defparam \PARALLEL[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y15_N20
cycloneii_lcell_comb \inst4|inst5|inst~1 (
// Equation(s):
// \inst4|inst5|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [29])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst4|inst5|inst~1_combout )))

	.dataa(vcc),
	.datab(\PARALLEL~combout [29]),
	.datac(\inst4|inst5|inst~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|inst5|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst5|inst~1 .lut_mask = 16'hCCF0;
defparam \inst4|inst5|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[29]));
// synopsys translate_off
defparam \INPUT_B[29]~I .input_async_reset = "none";
defparam \INPUT_B[29]~I .input_power_up = "low";
defparam \INPUT_B[29]~I .input_register_mode = "none";
defparam \INPUT_B[29]~I .input_sync_reset = "none";
defparam \INPUT_B[29]~I .oe_async_reset = "none";
defparam \INPUT_B[29]~I .oe_power_up = "low";
defparam \INPUT_B[29]~I .oe_register_mode = "none";
defparam \INPUT_B[29]~I .oe_sync_reset = "none";
defparam \INPUT_B[29]~I .operation_mode = "input";
defparam \INPUT_B[29]~I .output_async_reset = "none";
defparam \INPUT_B[29]~I .output_power_up = "low";
defparam \INPUT_B[29]~I .output_register_mode = "none";
defparam \INPUT_B[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[29]));
// synopsys translate_off
defparam \INPUT_A[29]~I .input_async_reset = "none";
defparam \INPUT_A[29]~I .input_power_up = "low";
defparam \INPUT_A[29]~I .input_register_mode = "none";
defparam \INPUT_A[29]~I .input_sync_reset = "none";
defparam \INPUT_A[29]~I .oe_async_reset = "none";
defparam \INPUT_A[29]~I .oe_power_up = "low";
defparam \INPUT_A[29]~I .oe_register_mode = "none";
defparam \INPUT_A[29]~I .oe_sync_reset = "none";
defparam \INPUT_A[29]~I .operation_mode = "input";
defparam \INPUT_A[29]~I .output_async_reset = "none";
defparam \INPUT_A[29]~I .output_power_up = "low";
defparam \INPUT_A[29]~I .output_register_mode = "none";
defparam \INPUT_A[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y15_N0
cycloneii_lcell_comb \inst4|inst5|inst~3 (
// Equation(s):
// \inst4|inst5|inst~3_combout  = \inst4|inst5|inst~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_A~combout [29]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [29]))))

	.dataa(\inst4|inst5|inst~1_combout ),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_B~combout [29]),
	.datad(\INPUT_A~combout [29]),
	.cin(gnd),
	.combout(\inst4|inst5|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst5|inst~3 .lut_mask = 16'h569A;
defparam \inst4|inst5|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y15_N1
cycloneii_lcell_ff \inst4|inst5|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst4|inst5|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst5|inst~_emulated_regout ));

// Location: LCCOMB_X49_Y15_N2
cycloneii_lcell_comb \inst4|inst5|inst~2 (
// Equation(s):
// \inst4|inst5|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [29])))) # (!\LOAD~combout  & (\inst4|inst5|inst~1_combout  $ ((\inst4|inst5|inst~_emulated_regout ))))

	.dataa(\inst4|inst5|inst~1_combout ),
	.datab(\inst4|inst5|inst~_emulated_regout ),
	.datac(\LOAD~combout ),
	.datad(\PARALLEL~combout [29]),
	.cin(gnd),
	.combout(\inst4|inst5|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst5|inst~2 .lut_mask = 16'hF606;
defparam \inst4|inst5|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[28]));
// synopsys translate_off
defparam \INPUT_A[28]~I .input_async_reset = "none";
defparam \INPUT_A[28]~I .input_power_up = "low";
defparam \INPUT_A[28]~I .input_register_mode = "none";
defparam \INPUT_A[28]~I .input_sync_reset = "none";
defparam \INPUT_A[28]~I .oe_async_reset = "none";
defparam \INPUT_A[28]~I .oe_power_up = "low";
defparam \INPUT_A[28]~I .oe_register_mode = "none";
defparam \INPUT_A[28]~I .oe_sync_reset = "none";
defparam \INPUT_A[28]~I .operation_mode = "input";
defparam \INPUT_A[28]~I .output_async_reset = "none";
defparam \INPUT_A[28]~I .output_power_up = "low";
defparam \INPUT_A[28]~I .output_register_mode = "none";
defparam \INPUT_A[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[28]));
// synopsys translate_off
defparam \PARALLEL[28]~I .input_async_reset = "none";
defparam \PARALLEL[28]~I .input_power_up = "low";
defparam \PARALLEL[28]~I .input_register_mode = "none";
defparam \PARALLEL[28]~I .input_sync_reset = "none";
defparam \PARALLEL[28]~I .oe_async_reset = "none";
defparam \PARALLEL[28]~I .oe_power_up = "low";
defparam \PARALLEL[28]~I .oe_register_mode = "none";
defparam \PARALLEL[28]~I .oe_sync_reset = "none";
defparam \PARALLEL[28]~I .operation_mode = "input";
defparam \PARALLEL[28]~I .output_async_reset = "none";
defparam \PARALLEL[28]~I .output_power_up = "low";
defparam \PARALLEL[28]~I .output_register_mode = "none";
defparam \PARALLEL[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N20
cycloneii_lcell_comb \inst4|inst4|inst~1 (
// Equation(s):
// \inst4|inst4|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [28])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst4|inst4|inst~1_combout )))

	.dataa(vcc),
	.datab(\PARALLEL~combout [28]),
	.datac(\inst4|inst4|inst~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|inst4|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst4|inst~1 .lut_mask = 16'hCCF0;
defparam \inst4|inst4|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[28]));
// synopsys translate_off
defparam \INPUT_B[28]~I .input_async_reset = "none";
defparam \INPUT_B[28]~I .input_power_up = "low";
defparam \INPUT_B[28]~I .input_register_mode = "none";
defparam \INPUT_B[28]~I .input_sync_reset = "none";
defparam \INPUT_B[28]~I .oe_async_reset = "none";
defparam \INPUT_B[28]~I .oe_power_up = "low";
defparam \INPUT_B[28]~I .oe_register_mode = "none";
defparam \INPUT_B[28]~I .oe_sync_reset = "none";
defparam \INPUT_B[28]~I .operation_mode = "input";
defparam \INPUT_B[28]~I .output_async_reset = "none";
defparam \INPUT_B[28]~I .output_power_up = "low";
defparam \INPUT_B[28]~I .output_register_mode = "none";
defparam \INPUT_B[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N8
cycloneii_lcell_comb \inst4|inst4|inst~3 (
// Equation(s):
// \inst4|inst4|inst~3_combout  = \inst4|inst4|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_A~combout [28])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [28])))))

	.dataa(\INPUT_SELECT~combout ),
	.datab(\INPUT_A~combout [28]),
	.datac(\inst4|inst4|inst~1_combout ),
	.datad(\INPUT_B~combout [28]),
	.cin(gnd),
	.combout(\inst4|inst4|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst4|inst~3 .lut_mask = 16'h2D78;
defparam \inst4|inst4|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y3_N9
cycloneii_lcell_ff \inst4|inst4|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst4|inst4|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst4|inst~_emulated_regout ));

// Location: LCCOMB_X32_Y3_N18
cycloneii_lcell_comb \inst4|inst4|inst~2 (
// Equation(s):
// \inst4|inst4|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [28])))) # (!\LOAD~combout  & (\inst4|inst4|inst~_emulated_regout  $ ((\inst4|inst4|inst~1_combout ))))

	.dataa(\LOAD~combout ),
	.datab(\inst4|inst4|inst~_emulated_regout ),
	.datac(\inst4|inst4|inst~1_combout ),
	.datad(\PARALLEL~combout [28]),
	.cin(gnd),
	.combout(\inst4|inst4|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst4|inst~2 .lut_mask = 16'hBE14;
defparam \inst4|inst4|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[27]));
// synopsys translate_off
defparam \PARALLEL[27]~I .input_async_reset = "none";
defparam \PARALLEL[27]~I .input_power_up = "low";
defparam \PARALLEL[27]~I .input_register_mode = "none";
defparam \PARALLEL[27]~I .input_sync_reset = "none";
defparam \PARALLEL[27]~I .oe_async_reset = "none";
defparam \PARALLEL[27]~I .oe_power_up = "low";
defparam \PARALLEL[27]~I .oe_register_mode = "none";
defparam \PARALLEL[27]~I .oe_sync_reset = "none";
defparam \PARALLEL[27]~I .operation_mode = "input";
defparam \PARALLEL[27]~I .output_async_reset = "none";
defparam \PARALLEL[27]~I .output_power_up = "low";
defparam \PARALLEL[27]~I .output_register_mode = "none";
defparam \PARALLEL[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N20
cycloneii_lcell_comb \inst4|inst3|inst~1 (
// Equation(s):
// \inst4|inst3|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [27])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst4|inst3|inst~1_combout )))

	.dataa(vcc),
	.datab(\PARALLEL~combout [27]),
	.datac(\inst4|inst3|inst~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|inst3|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|inst~1 .lut_mask = 16'hCCF0;
defparam \inst4|inst3|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[27]));
// synopsys translate_off
defparam \INPUT_B[27]~I .input_async_reset = "none";
defparam \INPUT_B[27]~I .input_power_up = "low";
defparam \INPUT_B[27]~I .input_register_mode = "none";
defparam \INPUT_B[27]~I .input_sync_reset = "none";
defparam \INPUT_B[27]~I .oe_async_reset = "none";
defparam \INPUT_B[27]~I .oe_power_up = "low";
defparam \INPUT_B[27]~I .oe_register_mode = "none";
defparam \INPUT_B[27]~I .oe_sync_reset = "none";
defparam \INPUT_B[27]~I .operation_mode = "input";
defparam \INPUT_B[27]~I .output_async_reset = "none";
defparam \INPUT_B[27]~I .output_power_up = "low";
defparam \INPUT_B[27]~I .output_register_mode = "none";
defparam \INPUT_B[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N0
cycloneii_lcell_comb \inst4|inst3|inst~3 (
// Equation(s):
// \inst4|inst3|inst~3_combout  = \inst4|inst3|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_A~combout [27])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [27])))))

	.dataa(\INPUT_A~combout [27]),
	.datab(\INPUT_SELECT~combout ),
	.datac(\inst4|inst3|inst~1_combout ),
	.datad(\INPUT_B~combout [27]),
	.cin(gnd),
	.combout(\inst4|inst3|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|inst~3 .lut_mask = 16'h4B78;
defparam \inst4|inst3|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N1
cycloneii_lcell_ff \inst4|inst3|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst4|inst3|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst3|inst~_emulated_regout ));

// Location: LCCOMB_X49_Y25_N18
cycloneii_lcell_comb \inst4|inst3|inst~2 (
// Equation(s):
// \inst4|inst3|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [27])))) # (!\LOAD~combout  & (\inst4|inst3|inst~1_combout  $ (((\inst4|inst3|inst~_emulated_regout )))))

	.dataa(\inst4|inst3|inst~1_combout ),
	.datab(\PARALLEL~combout [27]),
	.datac(\LOAD~combout ),
	.datad(\inst4|inst3|inst~_emulated_regout ),
	.cin(gnd),
	.combout(\inst4|inst3|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|inst~2 .lut_mask = 16'hC5CA;
defparam \inst4|inst3|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[26]));
// synopsys translate_off
defparam \PARALLEL[26]~I .input_async_reset = "none";
defparam \PARALLEL[26]~I .input_power_up = "low";
defparam \PARALLEL[26]~I .input_register_mode = "none";
defparam \PARALLEL[26]~I .input_sync_reset = "none";
defparam \PARALLEL[26]~I .oe_async_reset = "none";
defparam \PARALLEL[26]~I .oe_power_up = "low";
defparam \PARALLEL[26]~I .oe_register_mode = "none";
defparam \PARALLEL[26]~I .oe_sync_reset = "none";
defparam \PARALLEL[26]~I .operation_mode = "input";
defparam \PARALLEL[26]~I .output_async_reset = "none";
defparam \PARALLEL[26]~I .output_power_up = "low";
defparam \PARALLEL[26]~I .output_register_mode = "none";
defparam \PARALLEL[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N30
cycloneii_lcell_comb \inst4|inst2|inst~1 (
// Equation(s):
// \inst4|inst2|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [26]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4|inst2|inst~1_combout ))

	.dataa(vcc),
	.datab(\inst4|inst2|inst~1_combout ),
	.datac(\PARALLEL~combout [26]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|inst2|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst2|inst~1 .lut_mask = 16'hF0CC;
defparam \inst4|inst2|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[26]));
// synopsys translate_off
defparam \INPUT_B[26]~I .input_async_reset = "none";
defparam \INPUT_B[26]~I .input_power_up = "low";
defparam \INPUT_B[26]~I .input_register_mode = "none";
defparam \INPUT_B[26]~I .input_sync_reset = "none";
defparam \INPUT_B[26]~I .oe_async_reset = "none";
defparam \INPUT_B[26]~I .oe_power_up = "low";
defparam \INPUT_B[26]~I .oe_register_mode = "none";
defparam \INPUT_B[26]~I .oe_sync_reset = "none";
defparam \INPUT_B[26]~I .operation_mode = "input";
defparam \INPUT_B[26]~I .output_async_reset = "none";
defparam \INPUT_B[26]~I .output_power_up = "low";
defparam \INPUT_B[26]~I .output_register_mode = "none";
defparam \INPUT_B[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N28
cycloneii_lcell_comb \inst4|inst2|inst~3 (
// Equation(s):
// \inst4|inst2|inst~3_combout  = \inst4|inst2|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_A~combout [26])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [26])))))

	.dataa(\INPUT_A~combout [26]),
	.datab(\inst4|inst2|inst~1_combout ),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_B~combout [26]),
	.cin(gnd),
	.combout(\inst4|inst2|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst2|inst~3 .lut_mask = 16'h636C;
defparam \inst4|inst2|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y3_N29
cycloneii_lcell_ff \inst4|inst2|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst4|inst2|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst2|inst~_emulated_regout ));

// Location: LCCOMB_X32_Y3_N6
cycloneii_lcell_comb \inst4|inst2|inst~2 (
// Equation(s):
// \inst4|inst2|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [26])))) # (!\LOAD~combout  & (\inst4|inst2|inst~1_combout  $ (((\inst4|inst2|inst~_emulated_regout )))))

	.dataa(\LOAD~combout ),
	.datab(\inst4|inst2|inst~1_combout ),
	.datac(\PARALLEL~combout [26]),
	.datad(\inst4|inst2|inst~_emulated_regout ),
	.cin(gnd),
	.combout(\inst4|inst2|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst2|inst~2 .lut_mask = 16'hB1E4;
defparam \inst4|inst2|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[25]));
// synopsys translate_off
defparam \PARALLEL[25]~I .input_async_reset = "none";
defparam \PARALLEL[25]~I .input_power_up = "low";
defparam \PARALLEL[25]~I .input_register_mode = "none";
defparam \PARALLEL[25]~I .input_sync_reset = "none";
defparam \PARALLEL[25]~I .oe_async_reset = "none";
defparam \PARALLEL[25]~I .oe_power_up = "low";
defparam \PARALLEL[25]~I .oe_register_mode = "none";
defparam \PARALLEL[25]~I .oe_sync_reset = "none";
defparam \PARALLEL[25]~I .operation_mode = "input";
defparam \PARALLEL[25]~I .output_async_reset = "none";
defparam \PARALLEL[25]~I .output_power_up = "low";
defparam \PARALLEL[25]~I .output_register_mode = "none";
defparam \PARALLEL[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N28
cycloneii_lcell_comb \inst4|inst1|inst~1 (
// Equation(s):
// \inst4|inst1|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [25])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst4|inst1|inst~1_combout )))

	.dataa(\PARALLEL~combout [25]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst4|inst1|inst~1_combout ),
	.cin(gnd),
	.combout(\inst4|inst1|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|inst~1 .lut_mask = 16'hAFA0;
defparam \inst4|inst1|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[25]));
// synopsys translate_off
defparam \INPUT_A[25]~I .input_async_reset = "none";
defparam \INPUT_A[25]~I .input_power_up = "low";
defparam \INPUT_A[25]~I .input_register_mode = "none";
defparam \INPUT_A[25]~I .input_sync_reset = "none";
defparam \INPUT_A[25]~I .oe_async_reset = "none";
defparam \INPUT_A[25]~I .oe_power_up = "low";
defparam \INPUT_A[25]~I .oe_register_mode = "none";
defparam \INPUT_A[25]~I .oe_sync_reset = "none";
defparam \INPUT_A[25]~I .operation_mode = "input";
defparam \INPUT_A[25]~I .output_async_reset = "none";
defparam \INPUT_A[25]~I .output_power_up = "low";
defparam \INPUT_A[25]~I .output_register_mode = "none";
defparam \INPUT_A[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N0
cycloneii_lcell_comb \inst4|inst1|inst~3 (
// Equation(s):
// \inst4|inst1|inst~3_combout  = \inst4|inst1|inst~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_A~combout [25]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [25]))))

	.dataa(\INPUT_B~combout [25]),
	.datab(\inst4|inst1|inst~1_combout ),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_A~combout [25]),
	.cin(gnd),
	.combout(\inst4|inst1|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|inst~3 .lut_mask = 16'h36C6;
defparam \inst4|inst1|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y26_N1
cycloneii_lcell_ff \inst4|inst1|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst4|inst1|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst~_emulated_regout ));

// Location: LCCOMB_X21_Y26_N2
cycloneii_lcell_comb \inst4|inst1|inst~2 (
// Equation(s):
// \inst4|inst1|inst~2_combout  = (\LOAD~combout  & (\PARALLEL~combout [25])) # (!\LOAD~combout  & ((\inst4|inst1|inst~1_combout  $ (\inst4|inst1|inst~_emulated_regout ))))

	.dataa(\PARALLEL~combout [25]),
	.datab(\inst4|inst1|inst~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst4|inst1|inst~_emulated_regout ),
	.cin(gnd),
	.combout(\inst4|inst1|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|inst~2 .lut_mask = 16'hA3AC;
defparam \inst4|inst1|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[24]));
// synopsys translate_off
defparam \PARALLEL[24]~I .input_async_reset = "none";
defparam \PARALLEL[24]~I .input_power_up = "low";
defparam \PARALLEL[24]~I .input_register_mode = "none";
defparam \PARALLEL[24]~I .input_sync_reset = "none";
defparam \PARALLEL[24]~I .oe_async_reset = "none";
defparam \PARALLEL[24]~I .oe_power_up = "low";
defparam \PARALLEL[24]~I .oe_register_mode = "none";
defparam \PARALLEL[24]~I .oe_sync_reset = "none";
defparam \PARALLEL[24]~I .operation_mode = "input";
defparam \PARALLEL[24]~I .output_async_reset = "none";
defparam \PARALLEL[24]~I .output_power_up = "low";
defparam \PARALLEL[24]~I .output_register_mode = "none";
defparam \PARALLEL[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N6
cycloneii_lcell_comb \inst4|inst|inst~1 (
// Equation(s):
// \inst4|inst|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [24]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4|inst|inst~1_combout ))

	.dataa(\inst4|inst|inst~1_combout ),
	.datab(vcc),
	.datac(\PARALLEL~combout [24]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|inst|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|inst~1 .lut_mask = 16'hF0AA;
defparam \inst4|inst|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[24]));
// synopsys translate_off
defparam \INPUT_A[24]~I .input_async_reset = "none";
defparam \INPUT_A[24]~I .input_power_up = "low";
defparam \INPUT_A[24]~I .input_register_mode = "none";
defparam \INPUT_A[24]~I .input_sync_reset = "none";
defparam \INPUT_A[24]~I .oe_async_reset = "none";
defparam \INPUT_A[24]~I .oe_power_up = "low";
defparam \INPUT_A[24]~I .oe_register_mode = "none";
defparam \INPUT_A[24]~I .oe_sync_reset = "none";
defparam \INPUT_A[24]~I .operation_mode = "input";
defparam \INPUT_A[24]~I .output_async_reset = "none";
defparam \INPUT_A[24]~I .output_power_up = "low";
defparam \INPUT_A[24]~I .output_register_mode = "none";
defparam \INPUT_A[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[24]));
// synopsys translate_off
defparam \INPUT_B[24]~I .input_async_reset = "none";
defparam \INPUT_B[24]~I .input_power_up = "low";
defparam \INPUT_B[24]~I .input_register_mode = "none";
defparam \INPUT_B[24]~I .input_sync_reset = "none";
defparam \INPUT_B[24]~I .oe_async_reset = "none";
defparam \INPUT_B[24]~I .oe_power_up = "low";
defparam \INPUT_B[24]~I .oe_register_mode = "none";
defparam \INPUT_B[24]~I .oe_sync_reset = "none";
defparam \INPUT_B[24]~I .operation_mode = "input";
defparam \INPUT_B[24]~I .output_async_reset = "none";
defparam \INPUT_B[24]~I .output_power_up = "low";
defparam \INPUT_B[24]~I .output_register_mode = "none";
defparam \INPUT_B[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N12
cycloneii_lcell_comb \inst4|inst|inst~3 (
// Equation(s):
// \inst4|inst|inst~3_combout  = \inst4|inst|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_A~combout [24])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [24])))))

	.dataa(\inst4|inst|inst~1_combout ),
	.datab(\INPUT_A~combout [24]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_B~combout [24]),
	.cin(gnd),
	.combout(\inst4|inst|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|inst~3 .lut_mask = 16'h656A;
defparam \inst4|inst|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y26_N13
cycloneii_lcell_ff \inst4|inst|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst4|inst|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst|inst~_emulated_regout ));

// Location: LCCOMB_X21_Y26_N30
cycloneii_lcell_comb \inst4|inst|inst~2 (
// Equation(s):
// \inst4|inst|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [24])))) # (!\LOAD~combout  & (\inst4|inst|inst~1_combout  $ (((\inst4|inst|inst~_emulated_regout )))))

	.dataa(\inst4|inst|inst~1_combout ),
	.datab(\PARALLEL~combout [24]),
	.datac(\LOAD~combout ),
	.datad(\inst4|inst|inst~_emulated_regout ),
	.cin(gnd),
	.combout(\inst4|inst|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|inst~2 .lut_mask = 16'hC5CA;
defparam \inst4|inst|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[23]));
// synopsys translate_off
defparam \PARALLEL[23]~I .input_async_reset = "none";
defparam \PARALLEL[23]~I .input_power_up = "low";
defparam \PARALLEL[23]~I .input_register_mode = "none";
defparam \PARALLEL[23]~I .input_sync_reset = "none";
defparam \PARALLEL[23]~I .oe_async_reset = "none";
defparam \PARALLEL[23]~I .oe_power_up = "low";
defparam \PARALLEL[23]~I .oe_register_mode = "none";
defparam \PARALLEL[23]~I .oe_sync_reset = "none";
defparam \PARALLEL[23]~I .operation_mode = "input";
defparam \PARALLEL[23]~I .output_async_reset = "none";
defparam \PARALLEL[23]~I .output_power_up = "low";
defparam \PARALLEL[23]~I .output_register_mode = "none";
defparam \PARALLEL[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N30
cycloneii_lcell_comb \inst3|inst7|inst~1 (
// Equation(s):
// \inst3|inst7|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [23]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst3|inst7|inst~1_combout ))

	.dataa(vcc),
	.datab(\inst3|inst7|inst~1_combout ),
	.datac(\PARALLEL~combout [23]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst3|inst7|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst7|inst~1 .lut_mask = 16'hF0CC;
defparam \inst3|inst7|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[23]));
// synopsys translate_off
defparam \INPUT_A[23]~I .input_async_reset = "none";
defparam \INPUT_A[23]~I .input_power_up = "low";
defparam \INPUT_A[23]~I .input_register_mode = "none";
defparam \INPUT_A[23]~I .input_sync_reset = "none";
defparam \INPUT_A[23]~I .oe_async_reset = "none";
defparam \INPUT_A[23]~I .oe_power_up = "low";
defparam \INPUT_A[23]~I .oe_register_mode = "none";
defparam \INPUT_A[23]~I .oe_sync_reset = "none";
defparam \INPUT_A[23]~I .operation_mode = "input";
defparam \INPUT_A[23]~I .output_async_reset = "none";
defparam \INPUT_A[23]~I .output_power_up = "low";
defparam \INPUT_A[23]~I .output_register_mode = "none";
defparam \INPUT_A[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N4
cycloneii_lcell_comb \inst3|inst7|inst~3 (
// Equation(s):
// \inst3|inst7|inst~3_combout  = \inst3|inst7|inst~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_A~combout [23]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [23]))))

	.dataa(\INPUT_B~combout [23]),
	.datab(\inst3|inst7|inst~1_combout ),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_A~combout [23]),
	.cin(gnd),
	.combout(\inst3|inst7|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst7|inst~3 .lut_mask = 16'h36C6;
defparam \inst3|inst7|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N5
cycloneii_lcell_ff \inst3|inst7|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst3|inst7|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst7|inst~_emulated_regout ));

// Location: LCCOMB_X49_Y25_N22
cycloneii_lcell_comb \inst3|inst7|inst~2 (
// Equation(s):
// \inst3|inst7|inst~2_combout  = (\LOAD~combout  & (\PARALLEL~combout [23])) # (!\LOAD~combout  & ((\inst3|inst7|inst~_emulated_regout  $ (\inst3|inst7|inst~1_combout ))))

	.dataa(\PARALLEL~combout [23]),
	.datab(\LOAD~combout ),
	.datac(\inst3|inst7|inst~_emulated_regout ),
	.datad(\inst3|inst7|inst~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst7|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst7|inst~2 .lut_mask = 16'h8BB8;
defparam \inst3|inst7|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[22]));
// synopsys translate_off
defparam \PARALLEL[22]~I .input_async_reset = "none";
defparam \PARALLEL[22]~I .input_power_up = "low";
defparam \PARALLEL[22]~I .input_register_mode = "none";
defparam \PARALLEL[22]~I .input_sync_reset = "none";
defparam \PARALLEL[22]~I .oe_async_reset = "none";
defparam \PARALLEL[22]~I .oe_power_up = "low";
defparam \PARALLEL[22]~I .oe_register_mode = "none";
defparam \PARALLEL[22]~I .oe_sync_reset = "none";
defparam \PARALLEL[22]~I .operation_mode = "input";
defparam \PARALLEL[22]~I .output_async_reset = "none";
defparam \PARALLEL[22]~I .output_power_up = "low";
defparam \PARALLEL[22]~I .output_register_mode = "none";
defparam \PARALLEL[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N24
cycloneii_lcell_comb \inst3|inst6|inst~1 (
// Equation(s):
// \inst3|inst6|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [22])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst3|inst6|inst~1_combout )))

	.dataa(vcc),
	.datab(\PARALLEL~combout [22]),
	.datac(\inst3|inst6|inst~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst3|inst6|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst6|inst~1 .lut_mask = 16'hCCF0;
defparam \inst3|inst6|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[22]));
// synopsys translate_off
defparam \INPUT_A[22]~I .input_async_reset = "none";
defparam \INPUT_A[22]~I .input_power_up = "low";
defparam \INPUT_A[22]~I .input_register_mode = "none";
defparam \INPUT_A[22]~I .input_sync_reset = "none";
defparam \INPUT_A[22]~I .oe_async_reset = "none";
defparam \INPUT_A[22]~I .oe_power_up = "low";
defparam \INPUT_A[22]~I .oe_register_mode = "none";
defparam \INPUT_A[22]~I .oe_sync_reset = "none";
defparam \INPUT_A[22]~I .operation_mode = "input";
defparam \INPUT_A[22]~I .output_async_reset = "none";
defparam \INPUT_A[22]~I .output_power_up = "low";
defparam \INPUT_A[22]~I .output_register_mode = "none";
defparam \INPUT_A[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[22]));
// synopsys translate_off
defparam \INPUT_B[22]~I .input_async_reset = "none";
defparam \INPUT_B[22]~I .input_power_up = "low";
defparam \INPUT_B[22]~I .input_register_mode = "none";
defparam \INPUT_B[22]~I .input_sync_reset = "none";
defparam \INPUT_B[22]~I .oe_async_reset = "none";
defparam \INPUT_B[22]~I .oe_power_up = "low";
defparam \INPUT_B[22]~I .oe_register_mode = "none";
defparam \INPUT_B[22]~I .oe_sync_reset = "none";
defparam \INPUT_B[22]~I .operation_mode = "input";
defparam \INPUT_B[22]~I .output_async_reset = "none";
defparam \INPUT_B[22]~I .output_power_up = "low";
defparam \INPUT_B[22]~I .output_register_mode = "none";
defparam \INPUT_B[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N16
cycloneii_lcell_comb \inst3|inst6|inst~3 (
// Equation(s):
// \inst3|inst6|inst~3_combout  = \inst3|inst6|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_A~combout [22])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [22])))))

	.dataa(\inst3|inst6|inst~1_combout ),
	.datab(\INPUT_A~combout [22]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_B~combout [22]),
	.cin(gnd),
	.combout(\inst3|inst6|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst6|inst~3 .lut_mask = 16'h656A;
defparam \inst3|inst6|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y26_N17
cycloneii_lcell_ff \inst3|inst6|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst3|inst6|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst6|inst~_emulated_regout ));

// Location: LCCOMB_X21_Y26_N10
cycloneii_lcell_comb \inst3|inst6|inst~2 (
// Equation(s):
// \inst3|inst6|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [22])))) # (!\LOAD~combout  & (\inst3|inst6|inst~1_combout  $ (((\inst3|inst6|inst~_emulated_regout )))))

	.dataa(\inst3|inst6|inst~1_combout ),
	.datab(\PARALLEL~combout [22]),
	.datac(\LOAD~combout ),
	.datad(\inst3|inst6|inst~_emulated_regout ),
	.cin(gnd),
	.combout(\inst3|inst6|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst6|inst~2 .lut_mask = 16'hC5CA;
defparam \inst3|inst6|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N24
cycloneii_lcell_comb \inst3|inst5|inst~1 (
// Equation(s):
// \inst3|inst5|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [21])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst3|inst5|inst~1_combout )))

	.dataa(\PARALLEL~combout [21]),
	.datab(vcc),
	.datac(\inst3|inst5|inst~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst3|inst5|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst5|inst~1 .lut_mask = 16'hAAF0;
defparam \inst3|inst5|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[21]));
// synopsys translate_off
defparam \INPUT_A[21]~I .input_async_reset = "none";
defparam \INPUT_A[21]~I .input_power_up = "low";
defparam \INPUT_A[21]~I .input_register_mode = "none";
defparam \INPUT_A[21]~I .input_sync_reset = "none";
defparam \INPUT_A[21]~I .oe_async_reset = "none";
defparam \INPUT_A[21]~I .oe_power_up = "low";
defparam \INPUT_A[21]~I .oe_register_mode = "none";
defparam \INPUT_A[21]~I .oe_sync_reset = "none";
defparam \INPUT_A[21]~I .operation_mode = "input";
defparam \INPUT_A[21]~I .output_async_reset = "none";
defparam \INPUT_A[21]~I .output_power_up = "low";
defparam \INPUT_A[21]~I .output_register_mode = "none";
defparam \INPUT_A[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[21]));
// synopsys translate_off
defparam \INPUT_B[21]~I .input_async_reset = "none";
defparam \INPUT_B[21]~I .input_power_up = "low";
defparam \INPUT_B[21]~I .input_register_mode = "none";
defparam \INPUT_B[21]~I .input_sync_reset = "none";
defparam \INPUT_B[21]~I .oe_async_reset = "none";
defparam \INPUT_B[21]~I .oe_power_up = "low";
defparam \INPUT_B[21]~I .oe_register_mode = "none";
defparam \INPUT_B[21]~I .oe_sync_reset = "none";
defparam \INPUT_B[21]~I .operation_mode = "input";
defparam \INPUT_B[21]~I .output_async_reset = "none";
defparam \INPUT_B[21]~I .output_power_up = "low";
defparam \INPUT_B[21]~I .output_register_mode = "none";
defparam \INPUT_B[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N8
cycloneii_lcell_comb \inst3|inst5|inst~3 (
// Equation(s):
// \inst3|inst5|inst~3_combout  = \inst3|inst5|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_A~combout [21])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [21])))))

	.dataa(\inst3|inst5|inst~1_combout ),
	.datab(\INPUT_A~combout [21]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_B~combout [21]),
	.cin(gnd),
	.combout(\inst3|inst5|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst5|inst~3 .lut_mask = 16'h656A;
defparam \inst3|inst5|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y23_N9
cycloneii_lcell_ff \inst3|inst5|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst3|inst5|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst5|inst~_emulated_regout ));

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[21]));
// synopsys translate_off
defparam \PARALLEL[21]~I .input_async_reset = "none";
defparam \PARALLEL[21]~I .input_power_up = "low";
defparam \PARALLEL[21]~I .input_register_mode = "none";
defparam \PARALLEL[21]~I .input_sync_reset = "none";
defparam \PARALLEL[21]~I .oe_async_reset = "none";
defparam \PARALLEL[21]~I .oe_power_up = "low";
defparam \PARALLEL[21]~I .oe_register_mode = "none";
defparam \PARALLEL[21]~I .oe_sync_reset = "none";
defparam \PARALLEL[21]~I .operation_mode = "input";
defparam \PARALLEL[21]~I .output_async_reset = "none";
defparam \PARALLEL[21]~I .output_power_up = "low";
defparam \PARALLEL[21]~I .output_register_mode = "none";
defparam \PARALLEL[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N2
cycloneii_lcell_comb \inst3|inst5|inst~2 (
// Equation(s):
// \inst3|inst5|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [21])))) # (!\LOAD~combout  & (\inst3|inst5|inst~1_combout  $ ((\inst3|inst5|inst~_emulated_regout ))))

	.dataa(\inst3|inst5|inst~1_combout ),
	.datab(\LOAD~combout ),
	.datac(\inst3|inst5|inst~_emulated_regout ),
	.datad(\PARALLEL~combout [21]),
	.cin(gnd),
	.combout(\inst3|inst5|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst5|inst~2 .lut_mask = 16'hDE12;
defparam \inst3|inst5|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[20]));
// synopsys translate_off
defparam \PARALLEL[20]~I .input_async_reset = "none";
defparam \PARALLEL[20]~I .input_power_up = "low";
defparam \PARALLEL[20]~I .input_register_mode = "none";
defparam \PARALLEL[20]~I .input_sync_reset = "none";
defparam \PARALLEL[20]~I .oe_async_reset = "none";
defparam \PARALLEL[20]~I .oe_power_up = "low";
defparam \PARALLEL[20]~I .oe_register_mode = "none";
defparam \PARALLEL[20]~I .oe_sync_reset = "none";
defparam \PARALLEL[20]~I .operation_mode = "input";
defparam \PARALLEL[20]~I .output_async_reset = "none";
defparam \PARALLEL[20]~I .output_power_up = "low";
defparam \PARALLEL[20]~I .output_register_mode = "none";
defparam \PARALLEL[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y15_N6
cycloneii_lcell_comb \inst3|inst4|inst~1 (
// Equation(s):
// \inst3|inst4|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [20]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst3|inst4|inst~1_combout ))

	.dataa(\inst3|inst4|inst~1_combout ),
	.datab(vcc),
	.datac(\PARALLEL~combout [20]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst3|inst4|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst4|inst~1 .lut_mask = 16'hF0AA;
defparam \inst3|inst4|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[20]));
// synopsys translate_off
defparam \INPUT_A[20]~I .input_async_reset = "none";
defparam \INPUT_A[20]~I .input_power_up = "low";
defparam \INPUT_A[20]~I .input_register_mode = "none";
defparam \INPUT_A[20]~I .input_sync_reset = "none";
defparam \INPUT_A[20]~I .oe_async_reset = "none";
defparam \INPUT_A[20]~I .oe_power_up = "low";
defparam \INPUT_A[20]~I .oe_register_mode = "none";
defparam \INPUT_A[20]~I .oe_sync_reset = "none";
defparam \INPUT_A[20]~I .operation_mode = "input";
defparam \INPUT_A[20]~I .output_async_reset = "none";
defparam \INPUT_A[20]~I .output_power_up = "low";
defparam \INPUT_A[20]~I .output_register_mode = "none";
defparam \INPUT_A[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[20]));
// synopsys translate_off
defparam \INPUT_B[20]~I .input_async_reset = "none";
defparam \INPUT_B[20]~I .input_power_up = "low";
defparam \INPUT_B[20]~I .input_register_mode = "none";
defparam \INPUT_B[20]~I .input_sync_reset = "none";
defparam \INPUT_B[20]~I .oe_async_reset = "none";
defparam \INPUT_B[20]~I .oe_power_up = "low";
defparam \INPUT_B[20]~I .oe_register_mode = "none";
defparam \INPUT_B[20]~I .oe_sync_reset = "none";
defparam \INPUT_B[20]~I .operation_mode = "input";
defparam \INPUT_B[20]~I .output_async_reset = "none";
defparam \INPUT_B[20]~I .output_power_up = "low";
defparam \INPUT_B[20]~I .output_register_mode = "none";
defparam \INPUT_B[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y15_N4
cycloneii_lcell_comb \inst3|inst4|inst~3 (
// Equation(s):
// \inst3|inst4|inst~3_combout  = \inst3|inst4|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_A~combout [20])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [20])))))

	.dataa(\inst3|inst4|inst~1_combout ),
	.datab(\INPUT_A~combout [20]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_B~combout [20]),
	.cin(gnd),
	.combout(\inst3|inst4|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst4|inst~3 .lut_mask = 16'h656A;
defparam \inst3|inst4|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y15_N5
cycloneii_lcell_ff \inst3|inst4|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst3|inst4|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst4|inst~_emulated_regout ));

// Location: LCCOMB_X49_Y15_N22
cycloneii_lcell_comb \inst3|inst4|inst~2 (
// Equation(s):
// \inst3|inst4|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [20])))) # (!\LOAD~combout  & (\inst3|inst4|inst~1_combout  $ ((\inst3|inst4|inst~_emulated_regout ))))

	.dataa(\inst3|inst4|inst~1_combout ),
	.datab(\inst3|inst4|inst~_emulated_regout ),
	.datac(\PARALLEL~combout [20]),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst3|inst4|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst4|inst~2 .lut_mask = 16'hF066;
defparam \inst3|inst4|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[19]));
// synopsys translate_off
defparam \PARALLEL[19]~I .input_async_reset = "none";
defparam \PARALLEL[19]~I .input_power_up = "low";
defparam \PARALLEL[19]~I .input_register_mode = "none";
defparam \PARALLEL[19]~I .input_sync_reset = "none";
defparam \PARALLEL[19]~I .oe_async_reset = "none";
defparam \PARALLEL[19]~I .oe_power_up = "low";
defparam \PARALLEL[19]~I .oe_register_mode = "none";
defparam \PARALLEL[19]~I .oe_sync_reset = "none";
defparam \PARALLEL[19]~I .operation_mode = "input";
defparam \PARALLEL[19]~I .output_async_reset = "none";
defparam \PARALLEL[19]~I .output_power_up = "low";
defparam \PARALLEL[19]~I .output_register_mode = "none";
defparam \PARALLEL[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cycloneii_lcell_comb \inst3|inst3|inst~1 (
// Equation(s):
// \inst3|inst3|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [19]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst3|inst3|inst~1_combout ))

	.dataa(vcc),
	.datab(\inst3|inst3|inst~1_combout ),
	.datac(\PARALLEL~combout [19]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst3|inst3|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst3|inst~1 .lut_mask = 16'hF0CC;
defparam \inst3|inst3|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[19]));
// synopsys translate_off
defparam \INPUT_B[19]~I .input_async_reset = "none";
defparam \INPUT_B[19]~I .input_power_up = "low";
defparam \INPUT_B[19]~I .input_register_mode = "none";
defparam \INPUT_B[19]~I .input_sync_reset = "none";
defparam \INPUT_B[19]~I .oe_async_reset = "none";
defparam \INPUT_B[19]~I .oe_power_up = "low";
defparam \INPUT_B[19]~I .oe_register_mode = "none";
defparam \INPUT_B[19]~I .oe_sync_reset = "none";
defparam \INPUT_B[19]~I .operation_mode = "input";
defparam \INPUT_B[19]~I .output_async_reset = "none";
defparam \INPUT_B[19]~I .output_power_up = "low";
defparam \INPUT_B[19]~I .output_register_mode = "none";
defparam \INPUT_B[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cycloneii_lcell_comb \inst3|inst3|inst~3 (
// Equation(s):
// \inst3|inst3|inst~3_combout  = \inst3|inst3|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_A~combout [19])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [19])))))

	.dataa(\INPUT_A~combout [19]),
	.datab(\inst3|inst3|inst~1_combout ),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_B~combout [19]),
	.cin(gnd),
	.combout(\inst3|inst3|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst3|inst~3 .lut_mask = 16'h636C;
defparam \inst3|inst3|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y26_N25
cycloneii_lcell_ff \inst3|inst3|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst3|inst3|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst3|inst~_emulated_regout ));

// Location: LCCOMB_X34_Y26_N2
cycloneii_lcell_comb \inst3|inst3|inst~2 (
// Equation(s):
// \inst3|inst3|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [19])))) # (!\LOAD~combout  & (\inst3|inst3|inst~_emulated_regout  $ ((\inst3|inst3|inst~1_combout ))))

	.dataa(\inst3|inst3|inst~_emulated_regout ),
	.datab(\inst3|inst3|inst~1_combout ),
	.datac(\PARALLEL~combout [19]),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst3|inst3|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst3|inst~2 .lut_mask = 16'hF066;
defparam \inst3|inst3|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[18]));
// synopsys translate_off
defparam \PARALLEL[18]~I .input_async_reset = "none";
defparam \PARALLEL[18]~I .input_power_up = "low";
defparam \PARALLEL[18]~I .input_register_mode = "none";
defparam \PARALLEL[18]~I .input_sync_reset = "none";
defparam \PARALLEL[18]~I .oe_async_reset = "none";
defparam \PARALLEL[18]~I .oe_power_up = "low";
defparam \PARALLEL[18]~I .oe_register_mode = "none";
defparam \PARALLEL[18]~I .oe_sync_reset = "none";
defparam \PARALLEL[18]~I .operation_mode = "input";
defparam \PARALLEL[18]~I .output_async_reset = "none";
defparam \PARALLEL[18]~I .output_power_up = "low";
defparam \PARALLEL[18]~I .output_register_mode = "none";
defparam \PARALLEL[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N26
cycloneii_lcell_comb \inst3|inst2|inst~1 (
// Equation(s):
// \inst3|inst2|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [18])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst3|inst2|inst~1_combout )))

	.dataa(vcc),
	.datab(\PARALLEL~combout [18]),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst3|inst2|inst~1_combout ),
	.cin(gnd),
	.combout(\inst3|inst2|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst~1 .lut_mask = 16'hCFC0;
defparam \inst3|inst2|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[18]));
// synopsys translate_off
defparam \INPUT_B[18]~I .input_async_reset = "none";
defparam \INPUT_B[18]~I .input_power_up = "low";
defparam \INPUT_B[18]~I .input_register_mode = "none";
defparam \INPUT_B[18]~I .input_sync_reset = "none";
defparam \INPUT_B[18]~I .oe_async_reset = "none";
defparam \INPUT_B[18]~I .oe_power_up = "low";
defparam \INPUT_B[18]~I .oe_register_mode = "none";
defparam \INPUT_B[18]~I .oe_sync_reset = "none";
defparam \INPUT_B[18]~I .operation_mode = "input";
defparam \INPUT_B[18]~I .output_async_reset = "none";
defparam \INPUT_B[18]~I .output_power_up = "low";
defparam \INPUT_B[18]~I .output_register_mode = "none";
defparam \INPUT_B[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N4
cycloneii_lcell_comb \inst3|inst2|inst~3 (
// Equation(s):
// \inst3|inst2|inst~3_combout  = \inst3|inst2|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_A~combout [18])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [18])))))

	.dataa(\INPUT_A~combout [18]),
	.datab(\inst3|inst2|inst~1_combout ),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_B~combout [18]),
	.cin(gnd),
	.combout(\inst3|inst2|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst~3 .lut_mask = 16'h636C;
defparam \inst3|inst2|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y26_N5
cycloneii_lcell_ff \inst3|inst2|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst3|inst2|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst2|inst~_emulated_regout ));

// Location: LCCOMB_X21_Y26_N22
cycloneii_lcell_comb \inst3|inst2|inst~2 (
// Equation(s):
// \inst3|inst2|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [18])))) # (!\LOAD~combout  & (\inst3|inst2|inst~1_combout  $ ((\inst3|inst2|inst~_emulated_regout ))))

	.dataa(\LOAD~combout ),
	.datab(\inst3|inst2|inst~1_combout ),
	.datac(\inst3|inst2|inst~_emulated_regout ),
	.datad(\PARALLEL~combout [18]),
	.cin(gnd),
	.combout(\inst3|inst2|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst2|inst~2 .lut_mask = 16'hBE14;
defparam \inst3|inst2|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[17]));
// synopsys translate_off
defparam \PARALLEL[17]~I .input_async_reset = "none";
defparam \PARALLEL[17]~I .input_power_up = "low";
defparam \PARALLEL[17]~I .input_register_mode = "none";
defparam \PARALLEL[17]~I .input_sync_reset = "none";
defparam \PARALLEL[17]~I .oe_async_reset = "none";
defparam \PARALLEL[17]~I .oe_power_up = "low";
defparam \PARALLEL[17]~I .oe_register_mode = "none";
defparam \PARALLEL[17]~I .oe_sync_reset = "none";
defparam \PARALLEL[17]~I .operation_mode = "input";
defparam \PARALLEL[17]~I .output_async_reset = "none";
defparam \PARALLEL[17]~I .output_power_up = "low";
defparam \PARALLEL[17]~I .output_register_mode = "none";
defparam \PARALLEL[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N20
cycloneii_lcell_comb \inst3|inst1|inst~1 (
// Equation(s):
// \inst3|inst1|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [17])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst3|inst1|inst~1_combout )))

	.dataa(\PARALLEL~combout [17]),
	.datab(vcc),
	.datac(\inst3|inst1|inst~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst3|inst1|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|inst~1 .lut_mask = 16'hAAF0;
defparam \inst3|inst1|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[17]));
// synopsys translate_off
defparam \INPUT_A[17]~I .input_async_reset = "none";
defparam \INPUT_A[17]~I .input_power_up = "low";
defparam \INPUT_A[17]~I .input_register_mode = "none";
defparam \INPUT_A[17]~I .input_sync_reset = "none";
defparam \INPUT_A[17]~I .oe_async_reset = "none";
defparam \INPUT_A[17]~I .oe_power_up = "low";
defparam \INPUT_A[17]~I .oe_register_mode = "none";
defparam \INPUT_A[17]~I .oe_sync_reset = "none";
defparam \INPUT_A[17]~I .operation_mode = "input";
defparam \INPUT_A[17]~I .output_async_reset = "none";
defparam \INPUT_A[17]~I .output_power_up = "low";
defparam \INPUT_A[17]~I .output_register_mode = "none";
defparam \INPUT_A[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[17]));
// synopsys translate_off
defparam \INPUT_B[17]~I .input_async_reset = "none";
defparam \INPUT_B[17]~I .input_power_up = "low";
defparam \INPUT_B[17]~I .input_register_mode = "none";
defparam \INPUT_B[17]~I .input_sync_reset = "none";
defparam \INPUT_B[17]~I .oe_async_reset = "none";
defparam \INPUT_B[17]~I .oe_power_up = "low";
defparam \INPUT_B[17]~I .oe_register_mode = "none";
defparam \INPUT_B[17]~I .oe_sync_reset = "none";
defparam \INPUT_B[17]~I .operation_mode = "input";
defparam \INPUT_B[17]~I .output_async_reset = "none";
defparam \INPUT_B[17]~I .output_power_up = "low";
defparam \INPUT_B[17]~I .output_register_mode = "none";
defparam \INPUT_B[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N0
cycloneii_lcell_comb \inst3|inst1|inst~3 (
// Equation(s):
// \inst3|inst1|inst~3_combout  = \inst3|inst1|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_A~combout [17])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [17])))))

	.dataa(\inst3|inst1|inst~1_combout ),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_A~combout [17]),
	.datad(\INPUT_B~combout [17]),
	.cin(gnd),
	.combout(\inst3|inst1|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|inst~3 .lut_mask = 16'h596A;
defparam \inst3|inst1|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y4_N1
cycloneii_lcell_ff \inst3|inst1|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst3|inst1|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst~_emulated_regout ));

// Location: LCCOMB_X49_Y4_N2
cycloneii_lcell_comb \inst3|inst1|inst~2 (
// Equation(s):
// \inst3|inst1|inst~2_combout  = (\LOAD~combout  & (\PARALLEL~combout [17])) # (!\LOAD~combout  & ((\inst3|inst1|inst~1_combout  $ (\inst3|inst1|inst~_emulated_regout ))))

	.dataa(\PARALLEL~combout [17]),
	.datab(\LOAD~combout ),
	.datac(\inst3|inst1|inst~1_combout ),
	.datad(\inst3|inst1|inst~_emulated_regout ),
	.cin(gnd),
	.combout(\inst3|inst1|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|inst~2 .lut_mask = 16'h8BB8;
defparam \inst3|inst1|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[16]));
// synopsys translate_off
defparam \PARALLEL[16]~I .input_async_reset = "none";
defparam \PARALLEL[16]~I .input_power_up = "low";
defparam \PARALLEL[16]~I .input_register_mode = "none";
defparam \PARALLEL[16]~I .input_sync_reset = "none";
defparam \PARALLEL[16]~I .oe_async_reset = "none";
defparam \PARALLEL[16]~I .oe_power_up = "low";
defparam \PARALLEL[16]~I .oe_register_mode = "none";
defparam \PARALLEL[16]~I .oe_sync_reset = "none";
defparam \PARALLEL[16]~I .operation_mode = "input";
defparam \PARALLEL[16]~I .output_async_reset = "none";
defparam \PARALLEL[16]~I .output_power_up = "low";
defparam \PARALLEL[16]~I .output_register_mode = "none";
defparam \PARALLEL[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N6
cycloneii_lcell_comb \inst3|inst|inst~1 (
// Equation(s):
// \inst3|inst|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [16]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst3|inst|inst~1_combout ))

	.dataa(\inst3|inst|inst~1_combout ),
	.datab(vcc),
	.datac(\PARALLEL~combout [16]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst3|inst|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst|inst~1 .lut_mask = 16'hF0AA;
defparam \inst3|inst|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[16]));
// synopsys translate_off
defparam \INPUT_A[16]~I .input_async_reset = "none";
defparam \INPUT_A[16]~I .input_power_up = "low";
defparam \INPUT_A[16]~I .input_register_mode = "none";
defparam \INPUT_A[16]~I .input_sync_reset = "none";
defparam \INPUT_A[16]~I .oe_async_reset = "none";
defparam \INPUT_A[16]~I .oe_power_up = "low";
defparam \INPUT_A[16]~I .oe_register_mode = "none";
defparam \INPUT_A[16]~I .oe_sync_reset = "none";
defparam \INPUT_A[16]~I .operation_mode = "input";
defparam \INPUT_A[16]~I .output_async_reset = "none";
defparam \INPUT_A[16]~I .output_power_up = "low";
defparam \INPUT_A[16]~I .output_register_mode = "none";
defparam \INPUT_A[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[16]));
// synopsys translate_off
defparam \INPUT_B[16]~I .input_async_reset = "none";
defparam \INPUT_B[16]~I .input_power_up = "low";
defparam \INPUT_B[16]~I .input_register_mode = "none";
defparam \INPUT_B[16]~I .input_sync_reset = "none";
defparam \INPUT_B[16]~I .oe_async_reset = "none";
defparam \INPUT_B[16]~I .oe_power_up = "low";
defparam \INPUT_B[16]~I .oe_register_mode = "none";
defparam \INPUT_B[16]~I .oe_sync_reset = "none";
defparam \INPUT_B[16]~I .operation_mode = "input";
defparam \INPUT_B[16]~I .output_async_reset = "none";
defparam \INPUT_B[16]~I .output_power_up = "low";
defparam \INPUT_B[16]~I .output_register_mode = "none";
defparam \INPUT_B[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N4
cycloneii_lcell_comb \inst3|inst|inst~3 (
// Equation(s):
// \inst3|inst|inst~3_combout  = \inst3|inst|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_A~combout [16])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [16])))))

	.dataa(\inst3|inst|inst~1_combout ),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_A~combout [16]),
	.datad(\INPUT_B~combout [16]),
	.cin(gnd),
	.combout(\inst3|inst|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst|inst~3 .lut_mask = 16'h596A;
defparam \inst3|inst|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y4_N5
cycloneii_lcell_ff \inst3|inst|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst3|inst|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst|inst~_emulated_regout ));

// Location: LCCOMB_X49_Y4_N22
cycloneii_lcell_comb \inst3|inst|inst~2 (
// Equation(s):
// \inst3|inst|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [16])))) # (!\LOAD~combout  & (\inst3|inst|inst~1_combout  $ ((\inst3|inst|inst~_emulated_regout ))))

	.dataa(\inst3|inst|inst~1_combout ),
	.datab(\inst3|inst|inst~_emulated_regout ),
	.datac(\PARALLEL~combout [16]),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst3|inst|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst|inst~2 .lut_mask = 16'hF066;
defparam \inst3|inst|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[15]));
// synopsys translate_off
defparam \INPUT_B[15]~I .input_async_reset = "none";
defparam \INPUT_B[15]~I .input_power_up = "low";
defparam \INPUT_B[15]~I .input_register_mode = "none";
defparam \INPUT_B[15]~I .input_sync_reset = "none";
defparam \INPUT_B[15]~I .oe_async_reset = "none";
defparam \INPUT_B[15]~I .oe_power_up = "low";
defparam \INPUT_B[15]~I .oe_register_mode = "none";
defparam \INPUT_B[15]~I .oe_sync_reset = "none";
defparam \INPUT_B[15]~I .operation_mode = "input";
defparam \INPUT_B[15]~I .output_async_reset = "none";
defparam \INPUT_B[15]~I .output_power_up = "low";
defparam \INPUT_B[15]~I .output_register_mode = "none";
defparam \INPUT_B[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[15]));
// synopsys translate_off
defparam \INPUT_A[15]~I .input_async_reset = "none";
defparam \INPUT_A[15]~I .input_power_up = "low";
defparam \INPUT_A[15]~I .input_register_mode = "none";
defparam \INPUT_A[15]~I .input_sync_reset = "none";
defparam \INPUT_A[15]~I .oe_async_reset = "none";
defparam \INPUT_A[15]~I .oe_power_up = "low";
defparam \INPUT_A[15]~I .oe_register_mode = "none";
defparam \INPUT_A[15]~I .oe_sync_reset = "none";
defparam \INPUT_A[15]~I .operation_mode = "input";
defparam \INPUT_A[15]~I .output_async_reset = "none";
defparam \INPUT_A[15]~I .output_power_up = "low";
defparam \INPUT_A[15]~I .output_register_mode = "none";
defparam \INPUT_A[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N16
cycloneii_lcell_comb \inst2|inst7|inst~3 (
// Equation(s):
// \inst2|inst7|inst~3_combout  = \inst2|inst7|inst~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_A~combout [15]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [15]))))

	.dataa(\inst2|inst7|inst~1_combout ),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_B~combout [15]),
	.datad(\INPUT_A~combout [15]),
	.cin(gnd),
	.combout(\inst2|inst7|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst7|inst~3 .lut_mask = 16'h569A;
defparam \inst2|inst7|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y4_N17
cycloneii_lcell_ff \inst2|inst7|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst2|inst7|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst7|inst~_emulated_regout ));

// Location: LCCOMB_X49_Y4_N24
cycloneii_lcell_comb \inst2|inst7|inst~1 (
// Equation(s):
// \inst2|inst7|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [15])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst2|inst7|inst~1_combout )))

	.dataa(\PARALLEL~combout [15]),
	.datab(vcc),
	.datac(\inst2|inst7|inst~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|inst7|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst7|inst~1 .lut_mask = 16'hAAF0;
defparam \inst2|inst7|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[15]));
// synopsys translate_off
defparam \PARALLEL[15]~I .input_async_reset = "none";
defparam \PARALLEL[15]~I .input_power_up = "low";
defparam \PARALLEL[15]~I .input_register_mode = "none";
defparam \PARALLEL[15]~I .input_sync_reset = "none";
defparam \PARALLEL[15]~I .oe_async_reset = "none";
defparam \PARALLEL[15]~I .oe_power_up = "low";
defparam \PARALLEL[15]~I .oe_register_mode = "none";
defparam \PARALLEL[15]~I .oe_sync_reset = "none";
defparam \PARALLEL[15]~I .operation_mode = "input";
defparam \PARALLEL[15]~I .output_async_reset = "none";
defparam \PARALLEL[15]~I .output_power_up = "low";
defparam \PARALLEL[15]~I .output_register_mode = "none";
defparam \PARALLEL[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N18
cycloneii_lcell_comb \inst2|inst7|inst~2 (
// Equation(s):
// \inst2|inst7|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [15])))) # (!\LOAD~combout  & (\inst2|inst7|inst~_emulated_regout  $ ((\inst2|inst7|inst~1_combout ))))

	.dataa(\inst2|inst7|inst~_emulated_regout ),
	.datab(\LOAD~combout ),
	.datac(\inst2|inst7|inst~1_combout ),
	.datad(\PARALLEL~combout [15]),
	.cin(gnd),
	.combout(\inst2|inst7|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst7|inst~2 .lut_mask = 16'hDE12;
defparam \inst2|inst7|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N20
cycloneii_lcell_comb \inst2|inst6|inst~1 (
// Equation(s):
// \inst2|inst6|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [14])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst2|inst6|inst~1_combout )))

	.dataa(\PARALLEL~combout [14]),
	.datab(vcc),
	.datac(\inst2|inst6|inst~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|inst6|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst6|inst~1 .lut_mask = 16'hAAF0;
defparam \inst2|inst6|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[14]));
// synopsys translate_off
defparam \INPUT_A[14]~I .input_async_reset = "none";
defparam \INPUT_A[14]~I .input_power_up = "low";
defparam \INPUT_A[14]~I .input_register_mode = "none";
defparam \INPUT_A[14]~I .input_sync_reset = "none";
defparam \INPUT_A[14]~I .oe_async_reset = "none";
defparam \INPUT_A[14]~I .oe_power_up = "low";
defparam \INPUT_A[14]~I .oe_register_mode = "none";
defparam \INPUT_A[14]~I .oe_sync_reset = "none";
defparam \INPUT_A[14]~I .operation_mode = "input";
defparam \INPUT_A[14]~I .output_async_reset = "none";
defparam \INPUT_A[14]~I .output_power_up = "low";
defparam \INPUT_A[14]~I .output_register_mode = "none";
defparam \INPUT_A[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[14]));
// synopsys translate_off
defparam \INPUT_B[14]~I .input_async_reset = "none";
defparam \INPUT_B[14]~I .input_power_up = "low";
defparam \INPUT_B[14]~I .input_register_mode = "none";
defparam \INPUT_B[14]~I .input_sync_reset = "none";
defparam \INPUT_B[14]~I .oe_async_reset = "none";
defparam \INPUT_B[14]~I .oe_power_up = "low";
defparam \INPUT_B[14]~I .oe_register_mode = "none";
defparam \INPUT_B[14]~I .oe_sync_reset = "none";
defparam \INPUT_B[14]~I .operation_mode = "input";
defparam \INPUT_B[14]~I .output_async_reset = "none";
defparam \INPUT_B[14]~I .output_power_up = "low";
defparam \INPUT_B[14]~I .output_register_mode = "none";
defparam \INPUT_B[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N8
cycloneii_lcell_comb \inst2|inst6|inst~3 (
// Equation(s):
// \inst2|inst6|inst~3_combout  = \inst2|inst6|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_A~combout [14])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [14])))))

	.dataa(\INPUT_SELECT~combout ),
	.datab(\INPUT_A~combout [14]),
	.datac(\inst2|inst6|inst~1_combout ),
	.datad(\INPUT_B~combout [14]),
	.cin(gnd),
	.combout(\inst2|inst6|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst6|inst~3 .lut_mask = 16'h2D78;
defparam \inst2|inst6|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y26_N9
cycloneii_lcell_ff \inst2|inst6|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst2|inst6|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst6|inst~_emulated_regout ));

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[14]));
// synopsys translate_off
defparam \PARALLEL[14]~I .input_async_reset = "none";
defparam \PARALLEL[14]~I .input_power_up = "low";
defparam \PARALLEL[14]~I .input_register_mode = "none";
defparam \PARALLEL[14]~I .input_sync_reset = "none";
defparam \PARALLEL[14]~I .oe_async_reset = "none";
defparam \PARALLEL[14]~I .oe_power_up = "low";
defparam \PARALLEL[14]~I .oe_register_mode = "none";
defparam \PARALLEL[14]~I .oe_sync_reset = "none";
defparam \PARALLEL[14]~I .operation_mode = "input";
defparam \PARALLEL[14]~I .output_async_reset = "none";
defparam \PARALLEL[14]~I .output_power_up = "low";
defparam \PARALLEL[14]~I .output_register_mode = "none";
defparam \PARALLEL[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N18
cycloneii_lcell_comb \inst2|inst6|inst~2 (
// Equation(s):
// \inst2|inst6|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [14])))) # (!\LOAD~combout  & (\inst2|inst6|inst~1_combout  $ ((\inst2|inst6|inst~_emulated_regout ))))

	.dataa(\inst2|inst6|inst~1_combout ),
	.datab(\inst2|inst6|inst~_emulated_regout ),
	.datac(\LOAD~combout ),
	.datad(\PARALLEL~combout [14]),
	.cin(gnd),
	.combout(\inst2|inst6|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst6|inst~2 .lut_mask = 16'hF606;
defparam \inst2|inst6|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[13]));
// synopsys translate_off
defparam \INPUT_B[13]~I .input_async_reset = "none";
defparam \INPUT_B[13]~I .input_power_up = "low";
defparam \INPUT_B[13]~I .input_register_mode = "none";
defparam \INPUT_B[13]~I .input_sync_reset = "none";
defparam \INPUT_B[13]~I .oe_async_reset = "none";
defparam \INPUT_B[13]~I .oe_power_up = "low";
defparam \INPUT_B[13]~I .oe_register_mode = "none";
defparam \INPUT_B[13]~I .oe_sync_reset = "none";
defparam \INPUT_B[13]~I .operation_mode = "input";
defparam \INPUT_B[13]~I .output_async_reset = "none";
defparam \INPUT_B[13]~I .output_power_up = "low";
defparam \INPUT_B[13]~I .output_register_mode = "none";
defparam \INPUT_B[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[13]));
// synopsys translate_off
defparam \INPUT_A[13]~I .input_async_reset = "none";
defparam \INPUT_A[13]~I .input_power_up = "low";
defparam \INPUT_A[13]~I .input_register_mode = "none";
defparam \INPUT_A[13]~I .input_sync_reset = "none";
defparam \INPUT_A[13]~I .oe_async_reset = "none";
defparam \INPUT_A[13]~I .oe_power_up = "low";
defparam \INPUT_A[13]~I .oe_register_mode = "none";
defparam \INPUT_A[13]~I .oe_sync_reset = "none";
defparam \INPUT_A[13]~I .operation_mode = "input";
defparam \INPUT_A[13]~I .output_async_reset = "none";
defparam \INPUT_A[13]~I .output_power_up = "low";
defparam \INPUT_A[13]~I .output_register_mode = "none";
defparam \INPUT_A[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cycloneii_lcell_comb \inst2|inst5|inst~3 (
// Equation(s):
// \inst2|inst5|inst~3_combout  = \inst2|inst5|inst~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_A~combout [13]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [13]))))

	.dataa(\inst2|inst5|inst~1_combout ),
	.datab(\INPUT_B~combout [13]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_A~combout [13]),
	.cin(gnd),
	.combout(\inst2|inst5|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst5|inst~3 .lut_mask = 16'h56A6;
defparam \inst2|inst5|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y26_N13
cycloneii_lcell_ff \inst2|inst5|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst2|inst5|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst5|inst~_emulated_regout ));

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[13]));
// synopsys translate_off
defparam \PARALLEL[13]~I .input_async_reset = "none";
defparam \PARALLEL[13]~I .input_power_up = "low";
defparam \PARALLEL[13]~I .input_register_mode = "none";
defparam \PARALLEL[13]~I .input_sync_reset = "none";
defparam \PARALLEL[13]~I .oe_async_reset = "none";
defparam \PARALLEL[13]~I .oe_power_up = "low";
defparam \PARALLEL[13]~I .oe_register_mode = "none";
defparam \PARALLEL[13]~I .oe_sync_reset = "none";
defparam \PARALLEL[13]~I .operation_mode = "input";
defparam \PARALLEL[13]~I .output_async_reset = "none";
defparam \PARALLEL[13]~I .output_power_up = "low";
defparam \PARALLEL[13]~I .output_register_mode = "none";
defparam \PARALLEL[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cycloneii_lcell_comb \inst2|inst5|inst~1 (
// Equation(s):
// \inst2|inst5|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [13]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst2|inst5|inst~1_combout ))

	.dataa(vcc),
	.datab(\inst2|inst5|inst~1_combout ),
	.datac(\PARALLEL~combout [13]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|inst5|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst5|inst~1 .lut_mask = 16'hF0CC;
defparam \inst2|inst5|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
cycloneii_lcell_comb \inst2|inst5|inst~2 (
// Equation(s):
// \inst2|inst5|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [13])))) # (!\LOAD~combout  & (\inst2|inst5|inst~_emulated_regout  $ ((\inst2|inst5|inst~1_combout ))))

	.dataa(\inst2|inst5|inst~_emulated_regout ),
	.datab(\inst2|inst5|inst~1_combout ),
	.datac(\PARALLEL~combout [13]),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst2|inst5|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst5|inst~2 .lut_mask = 16'hF066;
defparam \inst2|inst5|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[12]));
// synopsys translate_off
defparam \INPUT_A[12]~I .input_async_reset = "none";
defparam \INPUT_A[12]~I .input_power_up = "low";
defparam \INPUT_A[12]~I .input_register_mode = "none";
defparam \INPUT_A[12]~I .input_sync_reset = "none";
defparam \INPUT_A[12]~I .oe_async_reset = "none";
defparam \INPUT_A[12]~I .oe_power_up = "low";
defparam \INPUT_A[12]~I .oe_register_mode = "none";
defparam \INPUT_A[12]~I .oe_sync_reset = "none";
defparam \INPUT_A[12]~I .operation_mode = "input";
defparam \INPUT_A[12]~I .output_async_reset = "none";
defparam \INPUT_A[12]~I .output_power_up = "low";
defparam \INPUT_A[12]~I .output_register_mode = "none";
defparam \INPUT_A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[12]));
// synopsys translate_off
defparam \PARALLEL[12]~I .input_async_reset = "none";
defparam \PARALLEL[12]~I .input_power_up = "low";
defparam \PARALLEL[12]~I .input_register_mode = "none";
defparam \PARALLEL[12]~I .input_sync_reset = "none";
defparam \PARALLEL[12]~I .oe_async_reset = "none";
defparam \PARALLEL[12]~I .oe_power_up = "low";
defparam \PARALLEL[12]~I .oe_register_mode = "none";
defparam \PARALLEL[12]~I .oe_sync_reset = "none";
defparam \PARALLEL[12]~I .operation_mode = "input";
defparam \PARALLEL[12]~I .output_async_reset = "none";
defparam \PARALLEL[12]~I .output_power_up = "low";
defparam \PARALLEL[12]~I .output_register_mode = "none";
defparam \PARALLEL[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N26
cycloneii_lcell_comb \inst2|inst4|inst~1 (
// Equation(s):
// \inst2|inst4|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [12]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst2|inst4|inst~1_combout ))

	.dataa(vcc),
	.datab(\inst2|inst4|inst~1_combout ),
	.datac(\PARALLEL~combout [12]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|inst4|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst4|inst~1 .lut_mask = 16'hF0CC;
defparam \inst2|inst4|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N28
cycloneii_lcell_comb \inst2|inst4|inst~3 (
// Equation(s):
// \inst2|inst4|inst~3_combout  = \inst2|inst4|inst~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_A~combout [12]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [12]))))

	.dataa(\INPUT_B~combout [12]),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_A~combout [12]),
	.datad(\inst2|inst4|inst~1_combout ),
	.cin(gnd),
	.combout(\inst2|inst4|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst4|inst~3 .lut_mask = 16'h1DE2;
defparam \inst2|inst4|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y4_N29
cycloneii_lcell_ff \inst2|inst4|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst2|inst4|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst4|inst~_emulated_regout ));

// Location: LCCOMB_X49_Y4_N30
cycloneii_lcell_comb \inst2|inst4|inst~2 (
// Equation(s):
// \inst2|inst4|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [12])))) # (!\LOAD~combout  & (\inst2|inst4|inst~_emulated_regout  $ ((\inst2|inst4|inst~1_combout ))))

	.dataa(\inst2|inst4|inst~_emulated_regout ),
	.datab(\inst2|inst4|inst~1_combout ),
	.datac(\PARALLEL~combout [12]),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst2|inst4|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst4|inst~2 .lut_mask = 16'hF066;
defparam \inst2|inst4|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[11]));
// synopsys translate_off
defparam \PARALLEL[11]~I .input_async_reset = "none";
defparam \PARALLEL[11]~I .input_power_up = "low";
defparam \PARALLEL[11]~I .input_register_mode = "none";
defparam \PARALLEL[11]~I .input_sync_reset = "none";
defparam \PARALLEL[11]~I .oe_async_reset = "none";
defparam \PARALLEL[11]~I .oe_power_up = "low";
defparam \PARALLEL[11]~I .oe_register_mode = "none";
defparam \PARALLEL[11]~I .oe_sync_reset = "none";
defparam \PARALLEL[11]~I .operation_mode = "input";
defparam \PARALLEL[11]~I .output_async_reset = "none";
defparam \PARALLEL[11]~I .output_power_up = "low";
defparam \PARALLEL[11]~I .output_register_mode = "none";
defparam \PARALLEL[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N24
cycloneii_lcell_comb \inst2|inst3|inst~1 (
// Equation(s):
// \inst2|inst3|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [11])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst2|inst3|inst~1_combout )))

	.dataa(vcc),
	.datab(\PARALLEL~combout [11]),
	.datac(\inst2|inst3|inst~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|inst3|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst3|inst~1 .lut_mask = 16'hCCF0;
defparam \inst2|inst3|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[11]));
// synopsys translate_off
defparam \INPUT_B[11]~I .input_async_reset = "none";
defparam \INPUT_B[11]~I .input_power_up = "low";
defparam \INPUT_B[11]~I .input_register_mode = "none";
defparam \INPUT_B[11]~I .input_sync_reset = "none";
defparam \INPUT_B[11]~I .oe_async_reset = "none";
defparam \INPUT_B[11]~I .oe_power_up = "low";
defparam \INPUT_B[11]~I .oe_register_mode = "none";
defparam \INPUT_B[11]~I .oe_sync_reset = "none";
defparam \INPUT_B[11]~I .operation_mode = "input";
defparam \INPUT_B[11]~I .output_async_reset = "none";
defparam \INPUT_B[11]~I .output_power_up = "low";
defparam \INPUT_B[11]~I .output_register_mode = "none";
defparam \INPUT_B[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N16
cycloneii_lcell_comb \inst2|inst3|inst~3 (
// Equation(s):
// \inst2|inst3|inst~3_combout  = \inst2|inst3|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_A~combout [11])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [11])))))

	.dataa(\INPUT_A~combout [11]),
	.datab(\INPUT_SELECT~combout ),
	.datac(\inst2|inst3|inst~1_combout ),
	.datad(\INPUT_B~combout [11]),
	.cin(gnd),
	.combout(\inst2|inst3|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst3|inst~3 .lut_mask = 16'h4B78;
defparam \inst2|inst3|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N17
cycloneii_lcell_ff \inst2|inst3|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst2|inst3|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst3|inst~_emulated_regout ));

// Location: LCCOMB_X49_Y25_N2
cycloneii_lcell_comb \inst2|inst3|inst~2 (
// Equation(s):
// \inst2|inst3|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [11])))) # (!\LOAD~combout  & (\inst2|inst3|inst~1_combout  $ (((\inst2|inst3|inst~_emulated_regout )))))

	.dataa(\inst2|inst3|inst~1_combout ),
	.datab(\PARALLEL~combout [11]),
	.datac(\LOAD~combout ),
	.datad(\inst2|inst3|inst~_emulated_regout ),
	.cin(gnd),
	.combout(\inst2|inst3|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst3|inst~2 .lut_mask = 16'hC5CA;
defparam \inst2|inst3|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y15_N24
cycloneii_lcell_comb \inst2|inst2|inst~1 (
// Equation(s):
// \inst2|inst2|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [10])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst2|inst2|inst~1_combout )))

	.dataa(\PARALLEL~combout [10]),
	.datab(vcc),
	.datac(\inst2|inst2|inst~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|inst2|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst~1 .lut_mask = 16'hAAF0;
defparam \inst2|inst2|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[10]));
// synopsys translate_off
defparam \INPUT_B[10]~I .input_async_reset = "none";
defparam \INPUT_B[10]~I .input_power_up = "low";
defparam \INPUT_B[10]~I .input_register_mode = "none";
defparam \INPUT_B[10]~I .input_sync_reset = "none";
defparam \INPUT_B[10]~I .oe_async_reset = "none";
defparam \INPUT_B[10]~I .oe_power_up = "low";
defparam \INPUT_B[10]~I .oe_register_mode = "none";
defparam \INPUT_B[10]~I .oe_sync_reset = "none";
defparam \INPUT_B[10]~I .operation_mode = "input";
defparam \INPUT_B[10]~I .output_async_reset = "none";
defparam \INPUT_B[10]~I .output_power_up = "low";
defparam \INPUT_B[10]~I .output_register_mode = "none";
defparam \INPUT_B[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[10]));
// synopsys translate_off
defparam \INPUT_A[10]~I .input_async_reset = "none";
defparam \INPUT_A[10]~I .input_power_up = "low";
defparam \INPUT_A[10]~I .input_register_mode = "none";
defparam \INPUT_A[10]~I .input_sync_reset = "none";
defparam \INPUT_A[10]~I .oe_async_reset = "none";
defparam \INPUT_A[10]~I .oe_power_up = "low";
defparam \INPUT_A[10]~I .oe_register_mode = "none";
defparam \INPUT_A[10]~I .oe_sync_reset = "none";
defparam \INPUT_A[10]~I .operation_mode = "input";
defparam \INPUT_A[10]~I .output_async_reset = "none";
defparam \INPUT_A[10]~I .output_power_up = "low";
defparam \INPUT_A[10]~I .output_register_mode = "none";
defparam \INPUT_A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y15_N16
cycloneii_lcell_comb \inst2|inst2|inst~3 (
// Equation(s):
// \inst2|inst2|inst~3_combout  = \inst2|inst2|inst~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_A~combout [10]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [10]))))

	.dataa(\inst2|inst2|inst~1_combout ),
	.datab(\INPUT_B~combout [10]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_A~combout [10]),
	.cin(gnd),
	.combout(\inst2|inst2|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst~3 .lut_mask = 16'h56A6;
defparam \inst2|inst2|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y15_N17
cycloneii_lcell_ff \inst2|inst2|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst2|inst2|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst2|inst~_emulated_regout ));

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[10]));
// synopsys translate_off
defparam \PARALLEL[10]~I .input_async_reset = "none";
defparam \PARALLEL[10]~I .input_power_up = "low";
defparam \PARALLEL[10]~I .input_register_mode = "none";
defparam \PARALLEL[10]~I .input_sync_reset = "none";
defparam \PARALLEL[10]~I .oe_async_reset = "none";
defparam \PARALLEL[10]~I .oe_power_up = "low";
defparam \PARALLEL[10]~I .oe_register_mode = "none";
defparam \PARALLEL[10]~I .oe_sync_reset = "none";
defparam \PARALLEL[10]~I .operation_mode = "input";
defparam \PARALLEL[10]~I .output_async_reset = "none";
defparam \PARALLEL[10]~I .output_power_up = "low";
defparam \PARALLEL[10]~I .output_register_mode = "none";
defparam \PARALLEL[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y15_N26
cycloneii_lcell_comb \inst2|inst2|inst~2 (
// Equation(s):
// \inst2|inst2|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [10])))) # (!\LOAD~combout  & (\inst2|inst2|inst~1_combout  $ ((\inst2|inst2|inst~_emulated_regout ))))

	.dataa(\inst2|inst2|inst~1_combout ),
	.datab(\LOAD~combout ),
	.datac(\inst2|inst2|inst~_emulated_regout ),
	.datad(\PARALLEL~combout [10]),
	.cin(gnd),
	.combout(\inst2|inst2|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst~2 .lut_mask = 16'hDE12;
defparam \inst2|inst2|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[9]));
// synopsys translate_off
defparam \PARALLEL[9]~I .input_async_reset = "none";
defparam \PARALLEL[9]~I .input_power_up = "low";
defparam \PARALLEL[9]~I .input_register_mode = "none";
defparam \PARALLEL[9]~I .input_sync_reset = "none";
defparam \PARALLEL[9]~I .oe_async_reset = "none";
defparam \PARALLEL[9]~I .oe_power_up = "low";
defparam \PARALLEL[9]~I .oe_register_mode = "none";
defparam \PARALLEL[9]~I .oe_sync_reset = "none";
defparam \PARALLEL[9]~I .operation_mode = "input";
defparam \PARALLEL[9]~I .output_async_reset = "none";
defparam \PARALLEL[9]~I .output_power_up = "low";
defparam \PARALLEL[9]~I .output_register_mode = "none";
defparam \PARALLEL[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N12
cycloneii_lcell_comb \inst2|inst1|inst~1 (
// Equation(s):
// \inst2|inst1|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [9]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst2|inst1|inst~1_combout ))

	.dataa(\inst2|inst1|inst~1_combout ),
	.datab(vcc),
	.datac(\PARALLEL~combout [9]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|inst1|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst1|inst~1 .lut_mask = 16'hF0AA;
defparam \inst2|inst1|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[9]));
// synopsys translate_off
defparam \INPUT_A[9]~I .input_async_reset = "none";
defparam \INPUT_A[9]~I .input_power_up = "low";
defparam \INPUT_A[9]~I .input_register_mode = "none";
defparam \INPUT_A[9]~I .input_sync_reset = "none";
defparam \INPUT_A[9]~I .oe_async_reset = "none";
defparam \INPUT_A[9]~I .oe_power_up = "low";
defparam \INPUT_A[9]~I .oe_register_mode = "none";
defparam \INPUT_A[9]~I .oe_sync_reset = "none";
defparam \INPUT_A[9]~I .operation_mode = "input";
defparam \INPUT_A[9]~I .output_async_reset = "none";
defparam \INPUT_A[9]~I .output_power_up = "low";
defparam \INPUT_A[9]~I .output_register_mode = "none";
defparam \INPUT_A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[9]));
// synopsys translate_off
defparam \INPUT_B[9]~I .input_async_reset = "none";
defparam \INPUT_B[9]~I .input_power_up = "low";
defparam \INPUT_B[9]~I .input_register_mode = "none";
defparam \INPUT_B[9]~I .input_sync_reset = "none";
defparam \INPUT_B[9]~I .oe_async_reset = "none";
defparam \INPUT_B[9]~I .oe_power_up = "low";
defparam \INPUT_B[9]~I .oe_register_mode = "none";
defparam \INPUT_B[9]~I .oe_sync_reset = "none";
defparam \INPUT_B[9]~I .operation_mode = "input";
defparam \INPUT_B[9]~I .output_async_reset = "none";
defparam \INPUT_B[9]~I .output_power_up = "low";
defparam \INPUT_B[9]~I .output_register_mode = "none";
defparam \INPUT_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N8
cycloneii_lcell_comb \inst2|inst1|inst~3 (
// Equation(s):
// \inst2|inst1|inst~3_combout  = \inst2|inst1|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_A~combout [9])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [9])))))

	.dataa(\inst2|inst1|inst~1_combout ),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_A~combout [9]),
	.datad(\INPUT_B~combout [9]),
	.cin(gnd),
	.combout(\inst2|inst1|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst1|inst~3 .lut_mask = 16'h596A;
defparam \inst2|inst1|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y4_N9
cycloneii_lcell_ff \inst2|inst1|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst2|inst1|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst~_emulated_regout ));

// Location: LCCOMB_X49_Y4_N10
cycloneii_lcell_comb \inst2|inst1|inst~2 (
// Equation(s):
// \inst2|inst1|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [9])))) # (!\LOAD~combout  & (\inst2|inst1|inst~1_combout  $ ((\inst2|inst1|inst~_emulated_regout ))))

	.dataa(\inst2|inst1|inst~1_combout ),
	.datab(\inst2|inst1|inst~_emulated_regout ),
	.datac(\PARALLEL~combout [9]),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst2|inst1|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst1|inst~2 .lut_mask = 16'hF066;
defparam \inst2|inst1|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[8]));
// synopsys translate_off
defparam \PARALLEL[8]~I .input_async_reset = "none";
defparam \PARALLEL[8]~I .input_power_up = "low";
defparam \PARALLEL[8]~I .input_register_mode = "none";
defparam \PARALLEL[8]~I .input_sync_reset = "none";
defparam \PARALLEL[8]~I .oe_async_reset = "none";
defparam \PARALLEL[8]~I .oe_power_up = "low";
defparam \PARALLEL[8]~I .oe_register_mode = "none";
defparam \PARALLEL[8]~I .oe_sync_reset = "none";
defparam \PARALLEL[8]~I .operation_mode = "input";
defparam \PARALLEL[8]~I .output_async_reset = "none";
defparam \PARALLEL[8]~I .output_power_up = "low";
defparam \PARALLEL[8]~I .output_register_mode = "none";
defparam \PARALLEL[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y15_N10
cycloneii_lcell_comb \inst2|inst|inst~1 (
// Equation(s):
// \inst2|inst|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [8]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst2|inst|inst~1_combout ))

	.dataa(\inst2|inst|inst~1_combout ),
	.datab(vcc),
	.datac(\PARALLEL~combout [8]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|inst|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst~1 .lut_mask = 16'hF0AA;
defparam \inst2|inst|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[8]));
// synopsys translate_off
defparam \INPUT_B[8]~I .input_async_reset = "none";
defparam \INPUT_B[8]~I .input_power_up = "low";
defparam \INPUT_B[8]~I .input_register_mode = "none";
defparam \INPUT_B[8]~I .input_sync_reset = "none";
defparam \INPUT_B[8]~I .oe_async_reset = "none";
defparam \INPUT_B[8]~I .oe_power_up = "low";
defparam \INPUT_B[8]~I .oe_register_mode = "none";
defparam \INPUT_B[8]~I .oe_sync_reset = "none";
defparam \INPUT_B[8]~I .operation_mode = "input";
defparam \INPUT_B[8]~I .output_async_reset = "none";
defparam \INPUT_B[8]~I .output_power_up = "low";
defparam \INPUT_B[8]~I .output_register_mode = "none";
defparam \INPUT_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[8]));
// synopsys translate_off
defparam \INPUT_A[8]~I .input_async_reset = "none";
defparam \INPUT_A[8]~I .input_power_up = "low";
defparam \INPUT_A[8]~I .input_register_mode = "none";
defparam \INPUT_A[8]~I .input_sync_reset = "none";
defparam \INPUT_A[8]~I .oe_async_reset = "none";
defparam \INPUT_A[8]~I .oe_power_up = "low";
defparam \INPUT_A[8]~I .oe_register_mode = "none";
defparam \INPUT_A[8]~I .oe_sync_reset = "none";
defparam \INPUT_A[8]~I .operation_mode = "input";
defparam \INPUT_A[8]~I .output_async_reset = "none";
defparam \INPUT_A[8]~I .output_power_up = "low";
defparam \INPUT_A[8]~I .output_register_mode = "none";
defparam \INPUT_A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y15_N28
cycloneii_lcell_comb \inst2|inst|inst~3 (
// Equation(s):
// \inst2|inst|inst~3_combout  = \inst2|inst|inst~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_A~combout [8]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [8]))))

	.dataa(\inst2|inst|inst~1_combout ),
	.datab(\INPUT_B~combout [8]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_A~combout [8]),
	.cin(gnd),
	.combout(\inst2|inst|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst~3 .lut_mask = 16'h56A6;
defparam \inst2|inst|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y15_N29
cycloneii_lcell_ff \inst2|inst|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst2|inst|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|inst~_emulated_regout ));

// Location: LCCOMB_X49_Y15_N14
cycloneii_lcell_comb \inst2|inst|inst~2 (
// Equation(s):
// \inst2|inst|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [8])))) # (!\LOAD~combout  & (\inst2|inst|inst~1_combout  $ (((\inst2|inst|inst~_emulated_regout )))))

	.dataa(\inst2|inst|inst~1_combout ),
	.datab(\LOAD~combout ),
	.datac(\PARALLEL~combout [8]),
	.datad(\inst2|inst|inst~_emulated_regout ),
	.cin(gnd),
	.combout(\inst2|inst|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|inst~2 .lut_mask = 16'hD1E2;
defparam \inst2|inst|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[7]));
// synopsys translate_off
defparam \PARALLEL[7]~I .input_async_reset = "none";
defparam \PARALLEL[7]~I .input_power_up = "low";
defparam \PARALLEL[7]~I .input_register_mode = "none";
defparam \PARALLEL[7]~I .input_sync_reset = "none";
defparam \PARALLEL[7]~I .oe_async_reset = "none";
defparam \PARALLEL[7]~I .oe_power_up = "low";
defparam \PARALLEL[7]~I .oe_register_mode = "none";
defparam \PARALLEL[7]~I .oe_sync_reset = "none";
defparam \PARALLEL[7]~I .operation_mode = "input";
defparam \PARALLEL[7]~I .output_async_reset = "none";
defparam \PARALLEL[7]~I .output_power_up = "low";
defparam \PARALLEL[7]~I .output_register_mode = "none";
defparam \PARALLEL[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N10
cycloneii_lcell_comb \inst|inst7|inst~1 (
// Equation(s):
// \inst|inst7|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [7])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst7|inst~1_combout )))

	.dataa(\PARALLEL~combout [7]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst|inst7|inst~1_combout ),
	.cin(gnd),
	.combout(\inst|inst7|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|inst~1 .lut_mask = 16'hAFA0;
defparam \inst|inst7|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[7]));
// synopsys translate_off
defparam \INPUT_A[7]~I .input_async_reset = "none";
defparam \INPUT_A[7]~I .input_power_up = "low";
defparam \INPUT_A[7]~I .input_register_mode = "none";
defparam \INPUT_A[7]~I .input_sync_reset = "none";
defparam \INPUT_A[7]~I .oe_async_reset = "none";
defparam \INPUT_A[7]~I .oe_power_up = "low";
defparam \INPUT_A[7]~I .oe_register_mode = "none";
defparam \INPUT_A[7]~I .oe_sync_reset = "none";
defparam \INPUT_A[7]~I .operation_mode = "input";
defparam \INPUT_A[7]~I .output_async_reset = "none";
defparam \INPUT_A[7]~I .output_power_up = "low";
defparam \INPUT_A[7]~I .output_register_mode = "none";
defparam \INPUT_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[7]));
// synopsys translate_off
defparam \INPUT_B[7]~I .input_async_reset = "none";
defparam \INPUT_B[7]~I .input_power_up = "low";
defparam \INPUT_B[7]~I .input_register_mode = "none";
defparam \INPUT_B[7]~I .input_sync_reset = "none";
defparam \INPUT_B[7]~I .oe_async_reset = "none";
defparam \INPUT_B[7]~I .oe_power_up = "low";
defparam \INPUT_B[7]~I .oe_register_mode = "none";
defparam \INPUT_B[7]~I .oe_sync_reset = "none";
defparam \INPUT_B[7]~I .operation_mode = "input";
defparam \INPUT_B[7]~I .output_async_reset = "none";
defparam \INPUT_B[7]~I .output_power_up = "low";
defparam \INPUT_B[7]~I .output_register_mode = "none";
defparam \INPUT_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N12
cycloneii_lcell_comb \inst|inst7|inst~3 (
// Equation(s):
// \inst|inst7|inst~3_combout  = \inst|inst7|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_A~combout [7])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [7])))))

	.dataa(\inst|inst7|inst~1_combout ),
	.datab(\INPUT_A~combout [7]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_B~combout [7]),
	.cin(gnd),
	.combout(\inst|inst7|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|inst~3 .lut_mask = 16'h656A;
defparam \inst|inst7|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y23_N13
cycloneii_lcell_ff \inst|inst7|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst|inst7|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|inst~_emulated_regout ));

// Location: LCCOMB_X1_Y23_N22
cycloneii_lcell_comb \inst|inst7|inst~2 (
// Equation(s):
// \inst|inst7|inst~2_combout  = (\LOAD~combout  & (\PARALLEL~combout [7])) # (!\LOAD~combout  & ((\inst|inst7|inst~1_combout  $ (\inst|inst7|inst~_emulated_regout ))))

	.dataa(\PARALLEL~combout [7]),
	.datab(\LOAD~combout ),
	.datac(\inst|inst7|inst~1_combout ),
	.datad(\inst|inst7|inst~_emulated_regout ),
	.cin(gnd),
	.combout(\inst|inst7|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|inst~2 .lut_mask = 16'h8BB8;
defparam \inst|inst7|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[6]));
// synopsys translate_off
defparam \PARALLEL[6]~I .input_async_reset = "none";
defparam \PARALLEL[6]~I .input_power_up = "low";
defparam \PARALLEL[6]~I .input_register_mode = "none";
defparam \PARALLEL[6]~I .input_sync_reset = "none";
defparam \PARALLEL[6]~I .oe_async_reset = "none";
defparam \PARALLEL[6]~I .oe_power_up = "low";
defparam \PARALLEL[6]~I .oe_register_mode = "none";
defparam \PARALLEL[6]~I .oe_sync_reset = "none";
defparam \PARALLEL[6]~I .operation_mode = "input";
defparam \PARALLEL[6]~I .output_async_reset = "none";
defparam \PARALLEL[6]~I .output_power_up = "low";
defparam \PARALLEL[6]~I .output_register_mode = "none";
defparam \PARALLEL[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N28
cycloneii_lcell_comb \inst|inst6|inst~1 (
// Equation(s):
// \inst|inst6|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [6]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst|inst6|inst~1_combout ))

	.dataa(vcc),
	.datab(\inst|inst6|inst~1_combout ),
	.datac(\PARALLEL~combout [6]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst6|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst6|inst~1 .lut_mask = 16'hF0CC;
defparam \inst|inst6|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[6]));
// synopsys translate_off
defparam \INPUT_B[6]~I .input_async_reset = "none";
defparam \INPUT_B[6]~I .input_power_up = "low";
defparam \INPUT_B[6]~I .input_register_mode = "none";
defparam \INPUT_B[6]~I .input_sync_reset = "none";
defparam \INPUT_B[6]~I .oe_async_reset = "none";
defparam \INPUT_B[6]~I .oe_power_up = "low";
defparam \INPUT_B[6]~I .oe_register_mode = "none";
defparam \INPUT_B[6]~I .oe_sync_reset = "none";
defparam \INPUT_B[6]~I .operation_mode = "input";
defparam \INPUT_B[6]~I .output_async_reset = "none";
defparam \INPUT_B[6]~I .output_power_up = "low";
defparam \INPUT_B[6]~I .output_register_mode = "none";
defparam \INPUT_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N16
cycloneii_lcell_comb \inst|inst6|inst~3 (
// Equation(s):
// \inst|inst6|inst~3_combout  = \inst|inst6|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_A~combout [6])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [6])))))

	.dataa(\INPUT_A~combout [6]),
	.datab(\inst|inst6|inst~1_combout ),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_B~combout [6]),
	.cin(gnd),
	.combout(\inst|inst6|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst6|inst~3 .lut_mask = 16'h636C;
defparam \inst|inst6|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y23_N17
cycloneii_lcell_ff \inst|inst6|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst|inst6|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst6|inst~_emulated_regout ));

// Location: LCCOMB_X1_Y23_N18
cycloneii_lcell_comb \inst|inst6|inst~2 (
// Equation(s):
// \inst|inst6|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [6])))) # (!\LOAD~combout  & (\inst|inst6|inst~_emulated_regout  $ ((\inst|inst6|inst~1_combout ))))

	.dataa(\inst|inst6|inst~_emulated_regout ),
	.datab(\inst|inst6|inst~1_combout ),
	.datac(\PARALLEL~combout [6]),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst|inst6|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst6|inst~2 .lut_mask = 16'hF066;
defparam \inst|inst6|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[5]));
// synopsys translate_off
defparam \INPUT_B[5]~I .input_async_reset = "none";
defparam \INPUT_B[5]~I .input_power_up = "low";
defparam \INPUT_B[5]~I .input_register_mode = "none";
defparam \INPUT_B[5]~I .input_sync_reset = "none";
defparam \INPUT_B[5]~I .oe_async_reset = "none";
defparam \INPUT_B[5]~I .oe_power_up = "low";
defparam \INPUT_B[5]~I .oe_register_mode = "none";
defparam \INPUT_B[5]~I .oe_sync_reset = "none";
defparam \INPUT_B[5]~I .operation_mode = "input";
defparam \INPUT_B[5]~I .output_async_reset = "none";
defparam \INPUT_B[5]~I .output_power_up = "low";
defparam \INPUT_B[5]~I .output_register_mode = "none";
defparam \INPUT_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[5]));
// synopsys translate_off
defparam \INPUT_A[5]~I .input_async_reset = "none";
defparam \INPUT_A[5]~I .input_power_up = "low";
defparam \INPUT_A[5]~I .input_register_mode = "none";
defparam \INPUT_A[5]~I .input_sync_reset = "none";
defparam \INPUT_A[5]~I .oe_async_reset = "none";
defparam \INPUT_A[5]~I .oe_power_up = "low";
defparam \INPUT_A[5]~I .oe_register_mode = "none";
defparam \INPUT_A[5]~I .oe_sync_reset = "none";
defparam \INPUT_A[5]~I .operation_mode = "input";
defparam \INPUT_A[5]~I .output_async_reset = "none";
defparam \INPUT_A[5]~I .output_power_up = "low";
defparam \INPUT_A[5]~I .output_register_mode = "none";
defparam \INPUT_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[5]));
// synopsys translate_off
defparam \PARALLEL[5]~I .input_async_reset = "none";
defparam \PARALLEL[5]~I .input_power_up = "low";
defparam \PARALLEL[5]~I .input_register_mode = "none";
defparam \PARALLEL[5]~I .input_sync_reset = "none";
defparam \PARALLEL[5]~I .oe_async_reset = "none";
defparam \PARALLEL[5]~I .oe_power_up = "low";
defparam \PARALLEL[5]~I .oe_register_mode = "none";
defparam \PARALLEL[5]~I .oe_sync_reset = "none";
defparam \PARALLEL[5]~I .operation_mode = "input";
defparam \PARALLEL[5]~I .output_async_reset = "none";
defparam \PARALLEL[5]~I .output_power_up = "low";
defparam \PARALLEL[5]~I .output_register_mode = "none";
defparam \PARALLEL[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N24
cycloneii_lcell_comb \inst|inst5|inst~1 (
// Equation(s):
// \inst|inst5|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [5])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst5|inst~1_combout )))

	.dataa(vcc),
	.datab(\PARALLEL~combout [5]),
	.datac(\inst|inst5|inst~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst5|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|inst~1 .lut_mask = 16'hCCF0;
defparam \inst|inst5|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N0
cycloneii_lcell_comb \inst|inst5|inst~3 (
// Equation(s):
// \inst|inst5|inst~3_combout  = \inst|inst5|inst~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_A~combout [5]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [5]))))

	.dataa(\INPUT_SELECT~combout ),
	.datab(\INPUT_B~combout [5]),
	.datac(\INPUT_A~combout [5]),
	.datad(\inst|inst5|inst~1_combout ),
	.cin(gnd),
	.combout(\inst|inst5|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|inst~3 .lut_mask = 16'h1BE4;
defparam \inst|inst5|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y3_N1
cycloneii_lcell_ff \inst|inst5|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst|inst5|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|inst~_emulated_regout ));

// Location: LCCOMB_X32_Y3_N2
cycloneii_lcell_comb \inst|inst5|inst~2 (
// Equation(s):
// \inst|inst5|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [5])))) # (!\LOAD~combout  & (\inst|inst5|inst~_emulated_regout  $ ((\inst|inst5|inst~1_combout ))))

	.dataa(\LOAD~combout ),
	.datab(\inst|inst5|inst~_emulated_regout ),
	.datac(\inst|inst5|inst~1_combout ),
	.datad(\PARALLEL~combout [5]),
	.cin(gnd),
	.combout(\inst|inst5|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|inst~2 .lut_mask = 16'hBE14;
defparam \inst|inst5|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[4]));
// synopsys translate_off
defparam \PARALLEL[4]~I .input_async_reset = "none";
defparam \PARALLEL[4]~I .input_power_up = "low";
defparam \PARALLEL[4]~I .input_register_mode = "none";
defparam \PARALLEL[4]~I .input_sync_reset = "none";
defparam \PARALLEL[4]~I .oe_async_reset = "none";
defparam \PARALLEL[4]~I .oe_power_up = "low";
defparam \PARALLEL[4]~I .oe_register_mode = "none";
defparam \PARALLEL[4]~I .oe_sync_reset = "none";
defparam \PARALLEL[4]~I .operation_mode = "input";
defparam \PARALLEL[4]~I .output_async_reset = "none";
defparam \PARALLEL[4]~I .output_power_up = "low";
defparam \PARALLEL[4]~I .output_register_mode = "none";
defparam \PARALLEL[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N26
cycloneii_lcell_comb \inst|inst4|inst~1 (
// Equation(s):
// \inst|inst4|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [4])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst4|inst~1_combout )))

	.dataa(\PARALLEL~combout [4]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst|inst4|inst~1_combout ),
	.cin(gnd),
	.combout(\inst|inst4|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|inst~1 .lut_mask = 16'hAFA0;
defparam \inst|inst4|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[4]));
// synopsys translate_off
defparam \INPUT_B[4]~I .input_async_reset = "none";
defparam \INPUT_B[4]~I .input_power_up = "low";
defparam \INPUT_B[4]~I .input_register_mode = "none";
defparam \INPUT_B[4]~I .input_sync_reset = "none";
defparam \INPUT_B[4]~I .oe_async_reset = "none";
defparam \INPUT_B[4]~I .oe_power_up = "low";
defparam \INPUT_B[4]~I .oe_register_mode = "none";
defparam \INPUT_B[4]~I .oe_sync_reset = "none";
defparam \INPUT_B[4]~I .operation_mode = "input";
defparam \INPUT_B[4]~I .output_async_reset = "none";
defparam \INPUT_B[4]~I .output_power_up = "low";
defparam \INPUT_B[4]~I .output_register_mode = "none";
defparam \INPUT_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N28
cycloneii_lcell_comb \inst|inst4|inst~3 (
// Equation(s):
// \inst|inst4|inst~3_combout  = \inst|inst4|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_A~combout [4])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [4])))))

	.dataa(\INPUT_A~combout [4]),
	.datab(\inst|inst4|inst~1_combout ),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_B~combout [4]),
	.cin(gnd),
	.combout(\inst|inst4|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|inst~3 .lut_mask = 16'h636C;
defparam \inst|inst4|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N29
cycloneii_lcell_ff \inst|inst4|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst|inst4|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|inst~_emulated_regout ));

// Location: LCCOMB_X49_Y25_N6
cycloneii_lcell_comb \inst|inst4|inst~2 (
// Equation(s):
// \inst|inst4|inst~2_combout  = (\LOAD~combout  & (\PARALLEL~combout [4])) # (!\LOAD~combout  & ((\inst|inst4|inst~1_combout  $ (\inst|inst4|inst~_emulated_regout ))))

	.dataa(\PARALLEL~combout [4]),
	.datab(\inst|inst4|inst~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst|inst4|inst~_emulated_regout ),
	.cin(gnd),
	.combout(\inst|inst4|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|inst~2 .lut_mask = 16'hA3AC;
defparam \inst|inst4|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N12
cycloneii_lcell_comb \inst|inst3|inst~1 (
// Equation(s):
// \inst|inst3|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\PARALLEL~combout [3])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst3|inst~1_combout )))

	.dataa(\PARALLEL~combout [3]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst|inst3|inst~1_combout ),
	.cin(gnd),
	.combout(\inst|inst3|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|inst~1 .lut_mask = 16'hAFA0;
defparam \inst|inst3|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[3]));
// synopsys translate_off
defparam \INPUT_A[3]~I .input_async_reset = "none";
defparam \INPUT_A[3]~I .input_power_up = "low";
defparam \INPUT_A[3]~I .input_register_mode = "none";
defparam \INPUT_A[3]~I .input_sync_reset = "none";
defparam \INPUT_A[3]~I .oe_async_reset = "none";
defparam \INPUT_A[3]~I .oe_power_up = "low";
defparam \INPUT_A[3]~I .oe_register_mode = "none";
defparam \INPUT_A[3]~I .oe_sync_reset = "none";
defparam \INPUT_A[3]~I .operation_mode = "input";
defparam \INPUT_A[3]~I .output_async_reset = "none";
defparam \INPUT_A[3]~I .output_power_up = "low";
defparam \INPUT_A[3]~I .output_register_mode = "none";
defparam \INPUT_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[3]));
// synopsys translate_off
defparam \INPUT_B[3]~I .input_async_reset = "none";
defparam \INPUT_B[3]~I .input_power_up = "low";
defparam \INPUT_B[3]~I .input_register_mode = "none";
defparam \INPUT_B[3]~I .input_sync_reset = "none";
defparam \INPUT_B[3]~I .oe_async_reset = "none";
defparam \INPUT_B[3]~I .oe_power_up = "low";
defparam \INPUT_B[3]~I .oe_register_mode = "none";
defparam \INPUT_B[3]~I .oe_sync_reset = "none";
defparam \INPUT_B[3]~I .operation_mode = "input";
defparam \INPUT_B[3]~I .output_async_reset = "none";
defparam \INPUT_B[3]~I .output_power_up = "low";
defparam \INPUT_B[3]~I .output_register_mode = "none";
defparam \INPUT_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N8
cycloneii_lcell_comb \inst|inst3|inst~3 (
// Equation(s):
// \inst|inst3|inst~3_combout  = \inst|inst3|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_A~combout [3])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [3])))))

	.dataa(\inst|inst3|inst~1_combout ),
	.datab(\INPUT_A~combout [3]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_B~combout [3]),
	.cin(gnd),
	.combout(\inst|inst3|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|inst~3 .lut_mask = 16'h656A;
defparam \inst|inst3|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N9
cycloneii_lcell_ff \inst|inst3|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst|inst3|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst~_emulated_regout ));

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[3]));
// synopsys translate_off
defparam \PARALLEL[3]~I .input_async_reset = "none";
defparam \PARALLEL[3]~I .input_power_up = "low";
defparam \PARALLEL[3]~I .input_register_mode = "none";
defparam \PARALLEL[3]~I .input_sync_reset = "none";
defparam \PARALLEL[3]~I .oe_async_reset = "none";
defparam \PARALLEL[3]~I .oe_power_up = "low";
defparam \PARALLEL[3]~I .oe_register_mode = "none";
defparam \PARALLEL[3]~I .oe_sync_reset = "none";
defparam \PARALLEL[3]~I .operation_mode = "input";
defparam \PARALLEL[3]~I .output_async_reset = "none";
defparam \PARALLEL[3]~I .output_power_up = "low";
defparam \PARALLEL[3]~I .output_register_mode = "none";
defparam \PARALLEL[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N10
cycloneii_lcell_comb \inst|inst3|inst~2 (
// Equation(s):
// \inst|inst3|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [3])))) # (!\LOAD~combout  & (\inst|inst3|inst~1_combout  $ ((\inst|inst3|inst~_emulated_regout ))))

	.dataa(\inst|inst3|inst~1_combout ),
	.datab(\inst|inst3|inst~_emulated_regout ),
	.datac(\LOAD~combout ),
	.datad(\PARALLEL~combout [3]),
	.cin(gnd),
	.combout(\inst|inst3|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|inst~2 .lut_mask = 16'hF606;
defparam \inst|inst3|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[2]));
// synopsys translate_off
defparam \PARALLEL[2]~I .input_async_reset = "none";
defparam \PARALLEL[2]~I .input_power_up = "low";
defparam \PARALLEL[2]~I .input_register_mode = "none";
defparam \PARALLEL[2]~I .input_sync_reset = "none";
defparam \PARALLEL[2]~I .oe_async_reset = "none";
defparam \PARALLEL[2]~I .oe_power_up = "low";
defparam \PARALLEL[2]~I .oe_register_mode = "none";
defparam \PARALLEL[2]~I .oe_sync_reset = "none";
defparam \PARALLEL[2]~I .operation_mode = "input";
defparam \PARALLEL[2]~I .output_async_reset = "none";
defparam \PARALLEL[2]~I .output_power_up = "low";
defparam \PARALLEL[2]~I .output_register_mode = "none";
defparam \PARALLEL[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y15_N12
cycloneii_lcell_comb \inst|inst2|inst~1 (
// Equation(s):
// \inst|inst2|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [2]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst|inst2|inst~1_combout ))

	.dataa(\inst|inst2|inst~1_combout ),
	.datab(vcc),
	.datac(\PARALLEL~combout [2]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst2|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst~1 .lut_mask = 16'hF0AA;
defparam \inst|inst2|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[2]));
// synopsys translate_off
defparam \INPUT_A[2]~I .input_async_reset = "none";
defparam \INPUT_A[2]~I .input_power_up = "low";
defparam \INPUT_A[2]~I .input_register_mode = "none";
defparam \INPUT_A[2]~I .input_sync_reset = "none";
defparam \INPUT_A[2]~I .oe_async_reset = "none";
defparam \INPUT_A[2]~I .oe_power_up = "low";
defparam \INPUT_A[2]~I .oe_register_mode = "none";
defparam \INPUT_A[2]~I .oe_sync_reset = "none";
defparam \INPUT_A[2]~I .operation_mode = "input";
defparam \INPUT_A[2]~I .output_async_reset = "none";
defparam \INPUT_A[2]~I .output_power_up = "low";
defparam \INPUT_A[2]~I .output_register_mode = "none";
defparam \INPUT_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[2]));
// synopsys translate_off
defparam \INPUT_B[2]~I .input_async_reset = "none";
defparam \INPUT_B[2]~I .input_power_up = "low";
defparam \INPUT_B[2]~I .input_register_mode = "none";
defparam \INPUT_B[2]~I .input_sync_reset = "none";
defparam \INPUT_B[2]~I .oe_async_reset = "none";
defparam \INPUT_B[2]~I .oe_power_up = "low";
defparam \INPUT_B[2]~I .oe_register_mode = "none";
defparam \INPUT_B[2]~I .oe_sync_reset = "none";
defparam \INPUT_B[2]~I .operation_mode = "input";
defparam \INPUT_B[2]~I .output_async_reset = "none";
defparam \INPUT_B[2]~I .output_power_up = "low";
defparam \INPUT_B[2]~I .output_register_mode = "none";
defparam \INPUT_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y15_N8
cycloneii_lcell_comb \inst|inst2|inst~3 (
// Equation(s):
// \inst|inst2|inst~3_combout  = \inst|inst2|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_A~combout [2])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [2])))))

	.dataa(\inst|inst2|inst~1_combout ),
	.datab(\INPUT_A~combout [2]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_B~combout [2]),
	.cin(gnd),
	.combout(\inst|inst2|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst~3 .lut_mask = 16'h656A;
defparam \inst|inst2|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y15_N9
cycloneii_lcell_ff \inst|inst2|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst|inst2|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst~_emulated_regout ));

// Location: LCCOMB_X49_Y15_N18
cycloneii_lcell_comb \inst|inst2|inst~2 (
// Equation(s):
// \inst|inst2|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [2])))) # (!\LOAD~combout  & (\inst|inst2|inst~1_combout  $ ((\inst|inst2|inst~_emulated_regout ))))

	.dataa(\inst|inst2|inst~1_combout ),
	.datab(\inst|inst2|inst~_emulated_regout ),
	.datac(\PARALLEL~combout [2]),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst|inst2|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst~2 .lut_mask = 16'hF066;
defparam \inst|inst2|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[1]));
// synopsys translate_off
defparam \PARALLEL[1]~I .input_async_reset = "none";
defparam \PARALLEL[1]~I .input_power_up = "low";
defparam \PARALLEL[1]~I .input_register_mode = "none";
defparam \PARALLEL[1]~I .input_sync_reset = "none";
defparam \PARALLEL[1]~I .oe_async_reset = "none";
defparam \PARALLEL[1]~I .oe_power_up = "low";
defparam \PARALLEL[1]~I .oe_register_mode = "none";
defparam \PARALLEL[1]~I .oe_sync_reset = "none";
defparam \PARALLEL[1]~I .operation_mode = "input";
defparam \PARALLEL[1]~I .output_async_reset = "none";
defparam \PARALLEL[1]~I .output_power_up = "low";
defparam \PARALLEL[1]~I .output_register_mode = "none";
defparam \PARALLEL[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N26
cycloneii_lcell_comb \inst|inst1|inst~1 (
// Equation(s):
// \inst|inst1|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [1]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst|inst1|inst~1_combout ))

	.dataa(vcc),
	.datab(\inst|inst1|inst~1_combout ),
	.datac(\PARALLEL~combout [1]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst1|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst~1 .lut_mask = 16'hF0CC;
defparam \inst|inst1|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[1]));
// synopsys translate_off
defparam \INPUT_A[1]~I .input_async_reset = "none";
defparam \INPUT_A[1]~I .input_power_up = "low";
defparam \INPUT_A[1]~I .input_register_mode = "none";
defparam \INPUT_A[1]~I .input_sync_reset = "none";
defparam \INPUT_A[1]~I .oe_async_reset = "none";
defparam \INPUT_A[1]~I .oe_power_up = "low";
defparam \INPUT_A[1]~I .oe_register_mode = "none";
defparam \INPUT_A[1]~I .oe_sync_reset = "none";
defparam \INPUT_A[1]~I .operation_mode = "input";
defparam \INPUT_A[1]~I .output_async_reset = "none";
defparam \INPUT_A[1]~I .output_power_up = "low";
defparam \INPUT_A[1]~I .output_register_mode = "none";
defparam \INPUT_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N4
cycloneii_lcell_comb \inst|inst1|inst~3 (
// Equation(s):
// \inst|inst1|inst~3_combout  = \inst|inst1|inst~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_A~combout [1]))) # (!\INPUT_SELECT~combout  & (\INPUT_B~combout [1]))))

	.dataa(\INPUT_B~combout [1]),
	.datab(\inst|inst1|inst~1_combout ),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_A~combout [1]),
	.cin(gnd),
	.combout(\inst|inst1|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst~3 .lut_mask = 16'h36C6;
defparam \inst|inst1|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y3_N5
cycloneii_lcell_ff \inst|inst1|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst|inst1|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst~_emulated_regout ));

// Location: LCCOMB_X32_Y3_N22
cycloneii_lcell_comb \inst|inst1|inst~2 (
// Equation(s):
// \inst|inst1|inst~2_combout  = (\LOAD~combout  & (\PARALLEL~combout [1])) # (!\LOAD~combout  & ((\inst|inst1|inst~_emulated_regout  $ (\inst|inst1|inst~1_combout ))))

	.dataa(\LOAD~combout ),
	.datab(\PARALLEL~combout [1]),
	.datac(\inst|inst1|inst~_emulated_regout ),
	.datad(\inst|inst1|inst~1_combout ),
	.cin(gnd),
	.combout(\inst|inst1|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst~2 .lut_mask = 16'h8DD8;
defparam \inst|inst1|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PARALLEL~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[0]));
// synopsys translate_off
defparam \PARALLEL[0]~I .input_async_reset = "none";
defparam \PARALLEL[0]~I .input_power_up = "low";
defparam \PARALLEL[0]~I .input_register_mode = "none";
defparam \PARALLEL[0]~I .input_sync_reset = "none";
defparam \PARALLEL[0]~I .oe_async_reset = "none";
defparam \PARALLEL[0]~I .oe_power_up = "low";
defparam \PARALLEL[0]~I .oe_register_mode = "none";
defparam \PARALLEL[0]~I .oe_sync_reset = "none";
defparam \PARALLEL[0]~I .operation_mode = "input";
defparam \PARALLEL[0]~I .output_async_reset = "none";
defparam \PARALLEL[0]~I .output_power_up = "low";
defparam \PARALLEL[0]~I .output_register_mode = "none";
defparam \PARALLEL[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N12
cycloneii_lcell_comb \inst|inst|inst~1 (
// Equation(s):
// \inst|inst|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\PARALLEL~combout [0]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst|inst|inst~1_combout ))

	.dataa(\inst|inst|inst~1_combout ),
	.datab(vcc),
	.datac(\PARALLEL~combout [0]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst~1 .lut_mask = 16'hF0AA;
defparam \inst|inst|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[0]));
// synopsys translate_off
defparam \INPUT_A[0]~I .input_async_reset = "none";
defparam \INPUT_A[0]~I .input_power_up = "low";
defparam \INPUT_A[0]~I .input_register_mode = "none";
defparam \INPUT_A[0]~I .input_sync_reset = "none";
defparam \INPUT_A[0]~I .oe_async_reset = "none";
defparam \INPUT_A[0]~I .oe_power_up = "low";
defparam \INPUT_A[0]~I .oe_register_mode = "none";
defparam \INPUT_A[0]~I .oe_sync_reset = "none";
defparam \INPUT_A[0]~I .operation_mode = "input";
defparam \INPUT_A[0]~I .output_async_reset = "none";
defparam \INPUT_A[0]~I .output_power_up = "low";
defparam \INPUT_A[0]~I .output_register_mode = "none";
defparam \INPUT_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[0]));
// synopsys translate_off
defparam \INPUT_B[0]~I .input_async_reset = "none";
defparam \INPUT_B[0]~I .input_power_up = "low";
defparam \INPUT_B[0]~I .input_register_mode = "none";
defparam \INPUT_B[0]~I .input_sync_reset = "none";
defparam \INPUT_B[0]~I .oe_async_reset = "none";
defparam \INPUT_B[0]~I .oe_power_up = "low";
defparam \INPUT_B[0]~I .oe_register_mode = "none";
defparam \INPUT_B[0]~I .oe_sync_reset = "none";
defparam \INPUT_B[0]~I .operation_mode = "input";
defparam \INPUT_B[0]~I .output_async_reset = "none";
defparam \INPUT_B[0]~I .output_power_up = "low";
defparam \INPUT_B[0]~I .output_register_mode = "none";
defparam \INPUT_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N16
cycloneii_lcell_comb \inst|inst|inst~3 (
// Equation(s):
// \inst|inst|inst~3_combout  = \inst|inst|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_A~combout [0])) # (!\INPUT_SELECT~combout  & ((\INPUT_B~combout [0])))))

	.dataa(\inst|inst|inst~1_combout ),
	.datab(\INPUT_A~combout [0]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_B~combout [0]),
	.cin(gnd),
	.combout(\inst|inst|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst~3 .lut_mask = 16'h656A;
defparam \inst|inst|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y3_N17
cycloneii_lcell_ff \inst|inst|inst~_emulated (
	.clk(\inst8~clkctrl_outclk ),
	.datain(\inst|inst|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst~_emulated_regout ));

// Location: LCCOMB_X32_Y3_N10
cycloneii_lcell_comb \inst|inst|inst~2 (
// Equation(s):
// \inst|inst|inst~2_combout  = (\LOAD~combout  & (((\PARALLEL~combout [0])))) # (!\LOAD~combout  & (\inst|inst|inst~1_combout  $ (((\inst|inst|inst~_emulated_regout )))))

	.dataa(\inst|inst|inst~1_combout ),
	.datab(\PARALLEL~combout [0]),
	.datac(\inst|inst|inst~_emulated_regout ),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst|inst|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst~2 .lut_mask = 16'hCC5A;
defparam \inst|inst|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OUT_B_EN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OUT_B_EN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B_EN));
// synopsys translate_off
defparam \OUT_B_EN~I .input_async_reset = "none";
defparam \OUT_B_EN~I .input_power_up = "low";
defparam \OUT_B_EN~I .input_register_mode = "none";
defparam \OUT_B_EN~I .input_sync_reset = "none";
defparam \OUT_B_EN~I .oe_async_reset = "none";
defparam \OUT_B_EN~I .oe_power_up = "low";
defparam \OUT_B_EN~I .oe_register_mode = "none";
defparam \OUT_B_EN~I .oe_sync_reset = "none";
defparam \OUT_B_EN~I .operation_mode = "input";
defparam \OUT_B_EN~I .output_async_reset = "none";
defparam \OUT_B_EN~I .output_power_up = "low";
defparam \OUT_B_EN~I .output_register_mode = "none";
defparam \OUT_B_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[31]~I (
	.datain(\inst4|inst7|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[31]));
// synopsys translate_off
defparam \OUTPUT_A[31]~I .input_async_reset = "none";
defparam \OUTPUT_A[31]~I .input_power_up = "low";
defparam \OUTPUT_A[31]~I .input_register_mode = "none";
defparam \OUTPUT_A[31]~I .input_sync_reset = "none";
defparam \OUTPUT_A[31]~I .oe_async_reset = "none";
defparam \OUTPUT_A[31]~I .oe_power_up = "low";
defparam \OUTPUT_A[31]~I .oe_register_mode = "none";
defparam \OUTPUT_A[31]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[31]~I .operation_mode = "output";
defparam \OUTPUT_A[31]~I .output_async_reset = "none";
defparam \OUTPUT_A[31]~I .output_power_up = "low";
defparam \OUTPUT_A[31]~I .output_register_mode = "none";
defparam \OUTPUT_A[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[30]~I (
	.datain(\inst4|inst6|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[30]));
// synopsys translate_off
defparam \OUTPUT_A[30]~I .input_async_reset = "none";
defparam \OUTPUT_A[30]~I .input_power_up = "low";
defparam \OUTPUT_A[30]~I .input_register_mode = "none";
defparam \OUTPUT_A[30]~I .input_sync_reset = "none";
defparam \OUTPUT_A[30]~I .oe_async_reset = "none";
defparam \OUTPUT_A[30]~I .oe_power_up = "low";
defparam \OUTPUT_A[30]~I .oe_register_mode = "none";
defparam \OUTPUT_A[30]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[30]~I .operation_mode = "output";
defparam \OUTPUT_A[30]~I .output_async_reset = "none";
defparam \OUTPUT_A[30]~I .output_power_up = "low";
defparam \OUTPUT_A[30]~I .output_register_mode = "none";
defparam \OUTPUT_A[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[29]~I (
	.datain(\inst4|inst5|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[29]));
// synopsys translate_off
defparam \OUTPUT_A[29]~I .input_async_reset = "none";
defparam \OUTPUT_A[29]~I .input_power_up = "low";
defparam \OUTPUT_A[29]~I .input_register_mode = "none";
defparam \OUTPUT_A[29]~I .input_sync_reset = "none";
defparam \OUTPUT_A[29]~I .oe_async_reset = "none";
defparam \OUTPUT_A[29]~I .oe_power_up = "low";
defparam \OUTPUT_A[29]~I .oe_register_mode = "none";
defparam \OUTPUT_A[29]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[29]~I .operation_mode = "output";
defparam \OUTPUT_A[29]~I .output_async_reset = "none";
defparam \OUTPUT_A[29]~I .output_power_up = "low";
defparam \OUTPUT_A[29]~I .output_register_mode = "none";
defparam \OUTPUT_A[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[28]~I (
	.datain(\inst4|inst4|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[28]));
// synopsys translate_off
defparam \OUTPUT_A[28]~I .input_async_reset = "none";
defparam \OUTPUT_A[28]~I .input_power_up = "low";
defparam \OUTPUT_A[28]~I .input_register_mode = "none";
defparam \OUTPUT_A[28]~I .input_sync_reset = "none";
defparam \OUTPUT_A[28]~I .oe_async_reset = "none";
defparam \OUTPUT_A[28]~I .oe_power_up = "low";
defparam \OUTPUT_A[28]~I .oe_register_mode = "none";
defparam \OUTPUT_A[28]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[28]~I .operation_mode = "output";
defparam \OUTPUT_A[28]~I .output_async_reset = "none";
defparam \OUTPUT_A[28]~I .output_power_up = "low";
defparam \OUTPUT_A[28]~I .output_register_mode = "none";
defparam \OUTPUT_A[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[27]~I (
	.datain(\inst4|inst3|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[27]));
// synopsys translate_off
defparam \OUTPUT_A[27]~I .input_async_reset = "none";
defparam \OUTPUT_A[27]~I .input_power_up = "low";
defparam \OUTPUT_A[27]~I .input_register_mode = "none";
defparam \OUTPUT_A[27]~I .input_sync_reset = "none";
defparam \OUTPUT_A[27]~I .oe_async_reset = "none";
defparam \OUTPUT_A[27]~I .oe_power_up = "low";
defparam \OUTPUT_A[27]~I .oe_register_mode = "none";
defparam \OUTPUT_A[27]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[27]~I .operation_mode = "output";
defparam \OUTPUT_A[27]~I .output_async_reset = "none";
defparam \OUTPUT_A[27]~I .output_power_up = "low";
defparam \OUTPUT_A[27]~I .output_register_mode = "none";
defparam \OUTPUT_A[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[26]~I (
	.datain(\inst4|inst2|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[26]));
// synopsys translate_off
defparam \OUTPUT_A[26]~I .input_async_reset = "none";
defparam \OUTPUT_A[26]~I .input_power_up = "low";
defparam \OUTPUT_A[26]~I .input_register_mode = "none";
defparam \OUTPUT_A[26]~I .input_sync_reset = "none";
defparam \OUTPUT_A[26]~I .oe_async_reset = "none";
defparam \OUTPUT_A[26]~I .oe_power_up = "low";
defparam \OUTPUT_A[26]~I .oe_register_mode = "none";
defparam \OUTPUT_A[26]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[26]~I .operation_mode = "output";
defparam \OUTPUT_A[26]~I .output_async_reset = "none";
defparam \OUTPUT_A[26]~I .output_power_up = "low";
defparam \OUTPUT_A[26]~I .output_register_mode = "none";
defparam \OUTPUT_A[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[25]~I (
	.datain(\inst4|inst1|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[25]));
// synopsys translate_off
defparam \OUTPUT_A[25]~I .input_async_reset = "none";
defparam \OUTPUT_A[25]~I .input_power_up = "low";
defparam \OUTPUT_A[25]~I .input_register_mode = "none";
defparam \OUTPUT_A[25]~I .input_sync_reset = "none";
defparam \OUTPUT_A[25]~I .oe_async_reset = "none";
defparam \OUTPUT_A[25]~I .oe_power_up = "low";
defparam \OUTPUT_A[25]~I .oe_register_mode = "none";
defparam \OUTPUT_A[25]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[25]~I .operation_mode = "output";
defparam \OUTPUT_A[25]~I .output_async_reset = "none";
defparam \OUTPUT_A[25]~I .output_power_up = "low";
defparam \OUTPUT_A[25]~I .output_register_mode = "none";
defparam \OUTPUT_A[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[24]~I (
	.datain(\inst4|inst|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[24]));
// synopsys translate_off
defparam \OUTPUT_A[24]~I .input_async_reset = "none";
defparam \OUTPUT_A[24]~I .input_power_up = "low";
defparam \OUTPUT_A[24]~I .input_register_mode = "none";
defparam \OUTPUT_A[24]~I .input_sync_reset = "none";
defparam \OUTPUT_A[24]~I .oe_async_reset = "none";
defparam \OUTPUT_A[24]~I .oe_power_up = "low";
defparam \OUTPUT_A[24]~I .oe_register_mode = "none";
defparam \OUTPUT_A[24]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[24]~I .operation_mode = "output";
defparam \OUTPUT_A[24]~I .output_async_reset = "none";
defparam \OUTPUT_A[24]~I .output_power_up = "low";
defparam \OUTPUT_A[24]~I .output_register_mode = "none";
defparam \OUTPUT_A[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[23]~I (
	.datain(\inst3|inst7|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[23]));
// synopsys translate_off
defparam \OUTPUT_A[23]~I .input_async_reset = "none";
defparam \OUTPUT_A[23]~I .input_power_up = "low";
defparam \OUTPUT_A[23]~I .input_register_mode = "none";
defparam \OUTPUT_A[23]~I .input_sync_reset = "none";
defparam \OUTPUT_A[23]~I .oe_async_reset = "none";
defparam \OUTPUT_A[23]~I .oe_power_up = "low";
defparam \OUTPUT_A[23]~I .oe_register_mode = "none";
defparam \OUTPUT_A[23]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[23]~I .operation_mode = "output";
defparam \OUTPUT_A[23]~I .output_async_reset = "none";
defparam \OUTPUT_A[23]~I .output_power_up = "low";
defparam \OUTPUT_A[23]~I .output_register_mode = "none";
defparam \OUTPUT_A[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[22]~I (
	.datain(\inst3|inst6|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[22]));
// synopsys translate_off
defparam \OUTPUT_A[22]~I .input_async_reset = "none";
defparam \OUTPUT_A[22]~I .input_power_up = "low";
defparam \OUTPUT_A[22]~I .input_register_mode = "none";
defparam \OUTPUT_A[22]~I .input_sync_reset = "none";
defparam \OUTPUT_A[22]~I .oe_async_reset = "none";
defparam \OUTPUT_A[22]~I .oe_power_up = "low";
defparam \OUTPUT_A[22]~I .oe_register_mode = "none";
defparam \OUTPUT_A[22]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[22]~I .operation_mode = "output";
defparam \OUTPUT_A[22]~I .output_async_reset = "none";
defparam \OUTPUT_A[22]~I .output_power_up = "low";
defparam \OUTPUT_A[22]~I .output_register_mode = "none";
defparam \OUTPUT_A[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[21]~I (
	.datain(\inst3|inst5|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[21]));
// synopsys translate_off
defparam \OUTPUT_A[21]~I .input_async_reset = "none";
defparam \OUTPUT_A[21]~I .input_power_up = "low";
defparam \OUTPUT_A[21]~I .input_register_mode = "none";
defparam \OUTPUT_A[21]~I .input_sync_reset = "none";
defparam \OUTPUT_A[21]~I .oe_async_reset = "none";
defparam \OUTPUT_A[21]~I .oe_power_up = "low";
defparam \OUTPUT_A[21]~I .oe_register_mode = "none";
defparam \OUTPUT_A[21]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[21]~I .operation_mode = "output";
defparam \OUTPUT_A[21]~I .output_async_reset = "none";
defparam \OUTPUT_A[21]~I .output_power_up = "low";
defparam \OUTPUT_A[21]~I .output_register_mode = "none";
defparam \OUTPUT_A[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[20]~I (
	.datain(\inst3|inst4|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[20]));
// synopsys translate_off
defparam \OUTPUT_A[20]~I .input_async_reset = "none";
defparam \OUTPUT_A[20]~I .input_power_up = "low";
defparam \OUTPUT_A[20]~I .input_register_mode = "none";
defparam \OUTPUT_A[20]~I .input_sync_reset = "none";
defparam \OUTPUT_A[20]~I .oe_async_reset = "none";
defparam \OUTPUT_A[20]~I .oe_power_up = "low";
defparam \OUTPUT_A[20]~I .oe_register_mode = "none";
defparam \OUTPUT_A[20]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[20]~I .operation_mode = "output";
defparam \OUTPUT_A[20]~I .output_async_reset = "none";
defparam \OUTPUT_A[20]~I .output_power_up = "low";
defparam \OUTPUT_A[20]~I .output_register_mode = "none";
defparam \OUTPUT_A[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[19]~I (
	.datain(\inst3|inst3|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[19]));
// synopsys translate_off
defparam \OUTPUT_A[19]~I .input_async_reset = "none";
defparam \OUTPUT_A[19]~I .input_power_up = "low";
defparam \OUTPUT_A[19]~I .input_register_mode = "none";
defparam \OUTPUT_A[19]~I .input_sync_reset = "none";
defparam \OUTPUT_A[19]~I .oe_async_reset = "none";
defparam \OUTPUT_A[19]~I .oe_power_up = "low";
defparam \OUTPUT_A[19]~I .oe_register_mode = "none";
defparam \OUTPUT_A[19]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[19]~I .operation_mode = "output";
defparam \OUTPUT_A[19]~I .output_async_reset = "none";
defparam \OUTPUT_A[19]~I .output_power_up = "low";
defparam \OUTPUT_A[19]~I .output_register_mode = "none";
defparam \OUTPUT_A[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[18]~I (
	.datain(\inst3|inst2|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[18]));
// synopsys translate_off
defparam \OUTPUT_A[18]~I .input_async_reset = "none";
defparam \OUTPUT_A[18]~I .input_power_up = "low";
defparam \OUTPUT_A[18]~I .input_register_mode = "none";
defparam \OUTPUT_A[18]~I .input_sync_reset = "none";
defparam \OUTPUT_A[18]~I .oe_async_reset = "none";
defparam \OUTPUT_A[18]~I .oe_power_up = "low";
defparam \OUTPUT_A[18]~I .oe_register_mode = "none";
defparam \OUTPUT_A[18]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[18]~I .operation_mode = "output";
defparam \OUTPUT_A[18]~I .output_async_reset = "none";
defparam \OUTPUT_A[18]~I .output_power_up = "low";
defparam \OUTPUT_A[18]~I .output_register_mode = "none";
defparam \OUTPUT_A[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[17]~I (
	.datain(\inst3|inst1|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[17]));
// synopsys translate_off
defparam \OUTPUT_A[17]~I .input_async_reset = "none";
defparam \OUTPUT_A[17]~I .input_power_up = "low";
defparam \OUTPUT_A[17]~I .input_register_mode = "none";
defparam \OUTPUT_A[17]~I .input_sync_reset = "none";
defparam \OUTPUT_A[17]~I .oe_async_reset = "none";
defparam \OUTPUT_A[17]~I .oe_power_up = "low";
defparam \OUTPUT_A[17]~I .oe_register_mode = "none";
defparam \OUTPUT_A[17]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[17]~I .operation_mode = "output";
defparam \OUTPUT_A[17]~I .output_async_reset = "none";
defparam \OUTPUT_A[17]~I .output_power_up = "low";
defparam \OUTPUT_A[17]~I .output_register_mode = "none";
defparam \OUTPUT_A[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[16]~I (
	.datain(\inst3|inst|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[16]));
// synopsys translate_off
defparam \OUTPUT_A[16]~I .input_async_reset = "none";
defparam \OUTPUT_A[16]~I .input_power_up = "low";
defparam \OUTPUT_A[16]~I .input_register_mode = "none";
defparam \OUTPUT_A[16]~I .input_sync_reset = "none";
defparam \OUTPUT_A[16]~I .oe_async_reset = "none";
defparam \OUTPUT_A[16]~I .oe_power_up = "low";
defparam \OUTPUT_A[16]~I .oe_register_mode = "none";
defparam \OUTPUT_A[16]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[16]~I .operation_mode = "output";
defparam \OUTPUT_A[16]~I .output_async_reset = "none";
defparam \OUTPUT_A[16]~I .output_power_up = "low";
defparam \OUTPUT_A[16]~I .output_register_mode = "none";
defparam \OUTPUT_A[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[15]~I (
	.datain(\inst2|inst7|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[15]));
// synopsys translate_off
defparam \OUTPUT_A[15]~I .input_async_reset = "none";
defparam \OUTPUT_A[15]~I .input_power_up = "low";
defparam \OUTPUT_A[15]~I .input_register_mode = "none";
defparam \OUTPUT_A[15]~I .input_sync_reset = "none";
defparam \OUTPUT_A[15]~I .oe_async_reset = "none";
defparam \OUTPUT_A[15]~I .oe_power_up = "low";
defparam \OUTPUT_A[15]~I .oe_register_mode = "none";
defparam \OUTPUT_A[15]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[15]~I .operation_mode = "output";
defparam \OUTPUT_A[15]~I .output_async_reset = "none";
defparam \OUTPUT_A[15]~I .output_power_up = "low";
defparam \OUTPUT_A[15]~I .output_register_mode = "none";
defparam \OUTPUT_A[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[14]~I (
	.datain(\inst2|inst6|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[14]));
// synopsys translate_off
defparam \OUTPUT_A[14]~I .input_async_reset = "none";
defparam \OUTPUT_A[14]~I .input_power_up = "low";
defparam \OUTPUT_A[14]~I .input_register_mode = "none";
defparam \OUTPUT_A[14]~I .input_sync_reset = "none";
defparam \OUTPUT_A[14]~I .oe_async_reset = "none";
defparam \OUTPUT_A[14]~I .oe_power_up = "low";
defparam \OUTPUT_A[14]~I .oe_register_mode = "none";
defparam \OUTPUT_A[14]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[14]~I .operation_mode = "output";
defparam \OUTPUT_A[14]~I .output_async_reset = "none";
defparam \OUTPUT_A[14]~I .output_power_up = "low";
defparam \OUTPUT_A[14]~I .output_register_mode = "none";
defparam \OUTPUT_A[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[13]~I (
	.datain(\inst2|inst5|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[13]));
// synopsys translate_off
defparam \OUTPUT_A[13]~I .input_async_reset = "none";
defparam \OUTPUT_A[13]~I .input_power_up = "low";
defparam \OUTPUT_A[13]~I .input_register_mode = "none";
defparam \OUTPUT_A[13]~I .input_sync_reset = "none";
defparam \OUTPUT_A[13]~I .oe_async_reset = "none";
defparam \OUTPUT_A[13]~I .oe_power_up = "low";
defparam \OUTPUT_A[13]~I .oe_register_mode = "none";
defparam \OUTPUT_A[13]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[13]~I .operation_mode = "output";
defparam \OUTPUT_A[13]~I .output_async_reset = "none";
defparam \OUTPUT_A[13]~I .output_power_up = "low";
defparam \OUTPUT_A[13]~I .output_register_mode = "none";
defparam \OUTPUT_A[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[12]~I (
	.datain(\inst2|inst4|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[12]));
// synopsys translate_off
defparam \OUTPUT_A[12]~I .input_async_reset = "none";
defparam \OUTPUT_A[12]~I .input_power_up = "low";
defparam \OUTPUT_A[12]~I .input_register_mode = "none";
defparam \OUTPUT_A[12]~I .input_sync_reset = "none";
defparam \OUTPUT_A[12]~I .oe_async_reset = "none";
defparam \OUTPUT_A[12]~I .oe_power_up = "low";
defparam \OUTPUT_A[12]~I .oe_register_mode = "none";
defparam \OUTPUT_A[12]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[12]~I .operation_mode = "output";
defparam \OUTPUT_A[12]~I .output_async_reset = "none";
defparam \OUTPUT_A[12]~I .output_power_up = "low";
defparam \OUTPUT_A[12]~I .output_register_mode = "none";
defparam \OUTPUT_A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[11]~I (
	.datain(\inst2|inst3|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[11]));
// synopsys translate_off
defparam \OUTPUT_A[11]~I .input_async_reset = "none";
defparam \OUTPUT_A[11]~I .input_power_up = "low";
defparam \OUTPUT_A[11]~I .input_register_mode = "none";
defparam \OUTPUT_A[11]~I .input_sync_reset = "none";
defparam \OUTPUT_A[11]~I .oe_async_reset = "none";
defparam \OUTPUT_A[11]~I .oe_power_up = "low";
defparam \OUTPUT_A[11]~I .oe_register_mode = "none";
defparam \OUTPUT_A[11]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[11]~I .operation_mode = "output";
defparam \OUTPUT_A[11]~I .output_async_reset = "none";
defparam \OUTPUT_A[11]~I .output_power_up = "low";
defparam \OUTPUT_A[11]~I .output_register_mode = "none";
defparam \OUTPUT_A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[10]~I (
	.datain(\inst2|inst2|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[10]));
// synopsys translate_off
defparam \OUTPUT_A[10]~I .input_async_reset = "none";
defparam \OUTPUT_A[10]~I .input_power_up = "low";
defparam \OUTPUT_A[10]~I .input_register_mode = "none";
defparam \OUTPUT_A[10]~I .input_sync_reset = "none";
defparam \OUTPUT_A[10]~I .oe_async_reset = "none";
defparam \OUTPUT_A[10]~I .oe_power_up = "low";
defparam \OUTPUT_A[10]~I .oe_register_mode = "none";
defparam \OUTPUT_A[10]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[10]~I .operation_mode = "output";
defparam \OUTPUT_A[10]~I .output_async_reset = "none";
defparam \OUTPUT_A[10]~I .output_power_up = "low";
defparam \OUTPUT_A[10]~I .output_register_mode = "none";
defparam \OUTPUT_A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[9]~I (
	.datain(\inst2|inst1|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[9]));
// synopsys translate_off
defparam \OUTPUT_A[9]~I .input_async_reset = "none";
defparam \OUTPUT_A[9]~I .input_power_up = "low";
defparam \OUTPUT_A[9]~I .input_register_mode = "none";
defparam \OUTPUT_A[9]~I .input_sync_reset = "none";
defparam \OUTPUT_A[9]~I .oe_async_reset = "none";
defparam \OUTPUT_A[9]~I .oe_power_up = "low";
defparam \OUTPUT_A[9]~I .oe_register_mode = "none";
defparam \OUTPUT_A[9]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[9]~I .operation_mode = "output";
defparam \OUTPUT_A[9]~I .output_async_reset = "none";
defparam \OUTPUT_A[9]~I .output_power_up = "low";
defparam \OUTPUT_A[9]~I .output_register_mode = "none";
defparam \OUTPUT_A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[8]~I (
	.datain(\inst2|inst|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[8]));
// synopsys translate_off
defparam \OUTPUT_A[8]~I .input_async_reset = "none";
defparam \OUTPUT_A[8]~I .input_power_up = "low";
defparam \OUTPUT_A[8]~I .input_register_mode = "none";
defparam \OUTPUT_A[8]~I .input_sync_reset = "none";
defparam \OUTPUT_A[8]~I .oe_async_reset = "none";
defparam \OUTPUT_A[8]~I .oe_power_up = "low";
defparam \OUTPUT_A[8]~I .oe_register_mode = "none";
defparam \OUTPUT_A[8]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[8]~I .operation_mode = "output";
defparam \OUTPUT_A[8]~I .output_async_reset = "none";
defparam \OUTPUT_A[8]~I .output_power_up = "low";
defparam \OUTPUT_A[8]~I .output_register_mode = "none";
defparam \OUTPUT_A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[7]~I (
	.datain(\inst|inst7|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[7]));
// synopsys translate_off
defparam \OUTPUT_A[7]~I .input_async_reset = "none";
defparam \OUTPUT_A[7]~I .input_power_up = "low";
defparam \OUTPUT_A[7]~I .input_register_mode = "none";
defparam \OUTPUT_A[7]~I .input_sync_reset = "none";
defparam \OUTPUT_A[7]~I .oe_async_reset = "none";
defparam \OUTPUT_A[7]~I .oe_power_up = "low";
defparam \OUTPUT_A[7]~I .oe_register_mode = "none";
defparam \OUTPUT_A[7]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[7]~I .operation_mode = "output";
defparam \OUTPUT_A[7]~I .output_async_reset = "none";
defparam \OUTPUT_A[7]~I .output_power_up = "low";
defparam \OUTPUT_A[7]~I .output_register_mode = "none";
defparam \OUTPUT_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[6]~I (
	.datain(\inst|inst6|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[6]));
// synopsys translate_off
defparam \OUTPUT_A[6]~I .input_async_reset = "none";
defparam \OUTPUT_A[6]~I .input_power_up = "low";
defparam \OUTPUT_A[6]~I .input_register_mode = "none";
defparam \OUTPUT_A[6]~I .input_sync_reset = "none";
defparam \OUTPUT_A[6]~I .oe_async_reset = "none";
defparam \OUTPUT_A[6]~I .oe_power_up = "low";
defparam \OUTPUT_A[6]~I .oe_register_mode = "none";
defparam \OUTPUT_A[6]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[6]~I .operation_mode = "output";
defparam \OUTPUT_A[6]~I .output_async_reset = "none";
defparam \OUTPUT_A[6]~I .output_power_up = "low";
defparam \OUTPUT_A[6]~I .output_register_mode = "none";
defparam \OUTPUT_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[5]~I (
	.datain(\inst|inst5|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[5]));
// synopsys translate_off
defparam \OUTPUT_A[5]~I .input_async_reset = "none";
defparam \OUTPUT_A[5]~I .input_power_up = "low";
defparam \OUTPUT_A[5]~I .input_register_mode = "none";
defparam \OUTPUT_A[5]~I .input_sync_reset = "none";
defparam \OUTPUT_A[5]~I .oe_async_reset = "none";
defparam \OUTPUT_A[5]~I .oe_power_up = "low";
defparam \OUTPUT_A[5]~I .oe_register_mode = "none";
defparam \OUTPUT_A[5]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[5]~I .operation_mode = "output";
defparam \OUTPUT_A[5]~I .output_async_reset = "none";
defparam \OUTPUT_A[5]~I .output_power_up = "low";
defparam \OUTPUT_A[5]~I .output_register_mode = "none";
defparam \OUTPUT_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[4]~I (
	.datain(\inst|inst4|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[4]));
// synopsys translate_off
defparam \OUTPUT_A[4]~I .input_async_reset = "none";
defparam \OUTPUT_A[4]~I .input_power_up = "low";
defparam \OUTPUT_A[4]~I .input_register_mode = "none";
defparam \OUTPUT_A[4]~I .input_sync_reset = "none";
defparam \OUTPUT_A[4]~I .oe_async_reset = "none";
defparam \OUTPUT_A[4]~I .oe_power_up = "low";
defparam \OUTPUT_A[4]~I .oe_register_mode = "none";
defparam \OUTPUT_A[4]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[4]~I .operation_mode = "output";
defparam \OUTPUT_A[4]~I .output_async_reset = "none";
defparam \OUTPUT_A[4]~I .output_power_up = "low";
defparam \OUTPUT_A[4]~I .output_register_mode = "none";
defparam \OUTPUT_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[3]~I (
	.datain(\inst|inst3|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[3]));
// synopsys translate_off
defparam \OUTPUT_A[3]~I .input_async_reset = "none";
defparam \OUTPUT_A[3]~I .input_power_up = "low";
defparam \OUTPUT_A[3]~I .input_register_mode = "none";
defparam \OUTPUT_A[3]~I .input_sync_reset = "none";
defparam \OUTPUT_A[3]~I .oe_async_reset = "none";
defparam \OUTPUT_A[3]~I .oe_power_up = "low";
defparam \OUTPUT_A[3]~I .oe_register_mode = "none";
defparam \OUTPUT_A[3]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[3]~I .operation_mode = "output";
defparam \OUTPUT_A[3]~I .output_async_reset = "none";
defparam \OUTPUT_A[3]~I .output_power_up = "low";
defparam \OUTPUT_A[3]~I .output_register_mode = "none";
defparam \OUTPUT_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[2]~I (
	.datain(\inst|inst2|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[2]));
// synopsys translate_off
defparam \OUTPUT_A[2]~I .input_async_reset = "none";
defparam \OUTPUT_A[2]~I .input_power_up = "low";
defparam \OUTPUT_A[2]~I .input_register_mode = "none";
defparam \OUTPUT_A[2]~I .input_sync_reset = "none";
defparam \OUTPUT_A[2]~I .oe_async_reset = "none";
defparam \OUTPUT_A[2]~I .oe_power_up = "low";
defparam \OUTPUT_A[2]~I .oe_register_mode = "none";
defparam \OUTPUT_A[2]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[2]~I .operation_mode = "output";
defparam \OUTPUT_A[2]~I .output_async_reset = "none";
defparam \OUTPUT_A[2]~I .output_power_up = "low";
defparam \OUTPUT_A[2]~I .output_register_mode = "none";
defparam \OUTPUT_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[1]~I (
	.datain(\inst|inst1|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[1]));
// synopsys translate_off
defparam \OUTPUT_A[1]~I .input_async_reset = "none";
defparam \OUTPUT_A[1]~I .input_power_up = "low";
defparam \OUTPUT_A[1]~I .input_register_mode = "none";
defparam \OUTPUT_A[1]~I .input_sync_reset = "none";
defparam \OUTPUT_A[1]~I .oe_async_reset = "none";
defparam \OUTPUT_A[1]~I .oe_power_up = "low";
defparam \OUTPUT_A[1]~I .oe_register_mode = "none";
defparam \OUTPUT_A[1]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[1]~I .operation_mode = "output";
defparam \OUTPUT_A[1]~I .output_async_reset = "none";
defparam \OUTPUT_A[1]~I .output_power_up = "low";
defparam \OUTPUT_A[1]~I .output_register_mode = "none";
defparam \OUTPUT_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[0]~I (
	.datain(\inst|inst|inst~2_combout ),
	.oe(\OUT_A_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[0]));
// synopsys translate_off
defparam \OUTPUT_A[0]~I .input_async_reset = "none";
defparam \OUTPUT_A[0]~I .input_power_up = "low";
defparam \OUTPUT_A[0]~I .input_register_mode = "none";
defparam \OUTPUT_A[0]~I .input_sync_reset = "none";
defparam \OUTPUT_A[0]~I .oe_async_reset = "none";
defparam \OUTPUT_A[0]~I .oe_power_up = "low";
defparam \OUTPUT_A[0]~I .oe_register_mode = "none";
defparam \OUTPUT_A[0]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[0]~I .operation_mode = "output";
defparam \OUTPUT_A[0]~I .output_async_reset = "none";
defparam \OUTPUT_A[0]~I .output_power_up = "low";
defparam \OUTPUT_A[0]~I .output_register_mode = "none";
defparam \OUTPUT_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[31]~I (
	.datain(\inst4|inst7|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[31]));
// synopsys translate_off
defparam \OUTPUT_B[31]~I .input_async_reset = "none";
defparam \OUTPUT_B[31]~I .input_power_up = "low";
defparam \OUTPUT_B[31]~I .input_register_mode = "none";
defparam \OUTPUT_B[31]~I .input_sync_reset = "none";
defparam \OUTPUT_B[31]~I .oe_async_reset = "none";
defparam \OUTPUT_B[31]~I .oe_power_up = "low";
defparam \OUTPUT_B[31]~I .oe_register_mode = "none";
defparam \OUTPUT_B[31]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[31]~I .operation_mode = "output";
defparam \OUTPUT_B[31]~I .output_async_reset = "none";
defparam \OUTPUT_B[31]~I .output_power_up = "low";
defparam \OUTPUT_B[31]~I .output_register_mode = "none";
defparam \OUTPUT_B[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[30]~I (
	.datain(\inst4|inst6|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[30]));
// synopsys translate_off
defparam \OUTPUT_B[30]~I .input_async_reset = "none";
defparam \OUTPUT_B[30]~I .input_power_up = "low";
defparam \OUTPUT_B[30]~I .input_register_mode = "none";
defparam \OUTPUT_B[30]~I .input_sync_reset = "none";
defparam \OUTPUT_B[30]~I .oe_async_reset = "none";
defparam \OUTPUT_B[30]~I .oe_power_up = "low";
defparam \OUTPUT_B[30]~I .oe_register_mode = "none";
defparam \OUTPUT_B[30]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[30]~I .operation_mode = "output";
defparam \OUTPUT_B[30]~I .output_async_reset = "none";
defparam \OUTPUT_B[30]~I .output_power_up = "low";
defparam \OUTPUT_B[30]~I .output_register_mode = "none";
defparam \OUTPUT_B[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[29]~I (
	.datain(\inst4|inst5|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[29]));
// synopsys translate_off
defparam \OUTPUT_B[29]~I .input_async_reset = "none";
defparam \OUTPUT_B[29]~I .input_power_up = "low";
defparam \OUTPUT_B[29]~I .input_register_mode = "none";
defparam \OUTPUT_B[29]~I .input_sync_reset = "none";
defparam \OUTPUT_B[29]~I .oe_async_reset = "none";
defparam \OUTPUT_B[29]~I .oe_power_up = "low";
defparam \OUTPUT_B[29]~I .oe_register_mode = "none";
defparam \OUTPUT_B[29]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[29]~I .operation_mode = "output";
defparam \OUTPUT_B[29]~I .output_async_reset = "none";
defparam \OUTPUT_B[29]~I .output_power_up = "low";
defparam \OUTPUT_B[29]~I .output_register_mode = "none";
defparam \OUTPUT_B[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[28]~I (
	.datain(\inst4|inst4|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[28]));
// synopsys translate_off
defparam \OUTPUT_B[28]~I .input_async_reset = "none";
defparam \OUTPUT_B[28]~I .input_power_up = "low";
defparam \OUTPUT_B[28]~I .input_register_mode = "none";
defparam \OUTPUT_B[28]~I .input_sync_reset = "none";
defparam \OUTPUT_B[28]~I .oe_async_reset = "none";
defparam \OUTPUT_B[28]~I .oe_power_up = "low";
defparam \OUTPUT_B[28]~I .oe_register_mode = "none";
defparam \OUTPUT_B[28]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[28]~I .operation_mode = "output";
defparam \OUTPUT_B[28]~I .output_async_reset = "none";
defparam \OUTPUT_B[28]~I .output_power_up = "low";
defparam \OUTPUT_B[28]~I .output_register_mode = "none";
defparam \OUTPUT_B[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[27]~I (
	.datain(\inst4|inst3|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[27]));
// synopsys translate_off
defparam \OUTPUT_B[27]~I .input_async_reset = "none";
defparam \OUTPUT_B[27]~I .input_power_up = "low";
defparam \OUTPUT_B[27]~I .input_register_mode = "none";
defparam \OUTPUT_B[27]~I .input_sync_reset = "none";
defparam \OUTPUT_B[27]~I .oe_async_reset = "none";
defparam \OUTPUT_B[27]~I .oe_power_up = "low";
defparam \OUTPUT_B[27]~I .oe_register_mode = "none";
defparam \OUTPUT_B[27]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[27]~I .operation_mode = "output";
defparam \OUTPUT_B[27]~I .output_async_reset = "none";
defparam \OUTPUT_B[27]~I .output_power_up = "low";
defparam \OUTPUT_B[27]~I .output_register_mode = "none";
defparam \OUTPUT_B[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[26]~I (
	.datain(\inst4|inst2|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[26]));
// synopsys translate_off
defparam \OUTPUT_B[26]~I .input_async_reset = "none";
defparam \OUTPUT_B[26]~I .input_power_up = "low";
defparam \OUTPUT_B[26]~I .input_register_mode = "none";
defparam \OUTPUT_B[26]~I .input_sync_reset = "none";
defparam \OUTPUT_B[26]~I .oe_async_reset = "none";
defparam \OUTPUT_B[26]~I .oe_power_up = "low";
defparam \OUTPUT_B[26]~I .oe_register_mode = "none";
defparam \OUTPUT_B[26]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[26]~I .operation_mode = "output";
defparam \OUTPUT_B[26]~I .output_async_reset = "none";
defparam \OUTPUT_B[26]~I .output_power_up = "low";
defparam \OUTPUT_B[26]~I .output_register_mode = "none";
defparam \OUTPUT_B[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[25]~I (
	.datain(\inst4|inst1|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[25]));
// synopsys translate_off
defparam \OUTPUT_B[25]~I .input_async_reset = "none";
defparam \OUTPUT_B[25]~I .input_power_up = "low";
defparam \OUTPUT_B[25]~I .input_register_mode = "none";
defparam \OUTPUT_B[25]~I .input_sync_reset = "none";
defparam \OUTPUT_B[25]~I .oe_async_reset = "none";
defparam \OUTPUT_B[25]~I .oe_power_up = "low";
defparam \OUTPUT_B[25]~I .oe_register_mode = "none";
defparam \OUTPUT_B[25]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[25]~I .operation_mode = "output";
defparam \OUTPUT_B[25]~I .output_async_reset = "none";
defparam \OUTPUT_B[25]~I .output_power_up = "low";
defparam \OUTPUT_B[25]~I .output_register_mode = "none";
defparam \OUTPUT_B[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[24]~I (
	.datain(\inst4|inst|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[24]));
// synopsys translate_off
defparam \OUTPUT_B[24]~I .input_async_reset = "none";
defparam \OUTPUT_B[24]~I .input_power_up = "low";
defparam \OUTPUT_B[24]~I .input_register_mode = "none";
defparam \OUTPUT_B[24]~I .input_sync_reset = "none";
defparam \OUTPUT_B[24]~I .oe_async_reset = "none";
defparam \OUTPUT_B[24]~I .oe_power_up = "low";
defparam \OUTPUT_B[24]~I .oe_register_mode = "none";
defparam \OUTPUT_B[24]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[24]~I .operation_mode = "output";
defparam \OUTPUT_B[24]~I .output_async_reset = "none";
defparam \OUTPUT_B[24]~I .output_power_up = "low";
defparam \OUTPUT_B[24]~I .output_register_mode = "none";
defparam \OUTPUT_B[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[23]~I (
	.datain(\inst3|inst7|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[23]));
// synopsys translate_off
defparam \OUTPUT_B[23]~I .input_async_reset = "none";
defparam \OUTPUT_B[23]~I .input_power_up = "low";
defparam \OUTPUT_B[23]~I .input_register_mode = "none";
defparam \OUTPUT_B[23]~I .input_sync_reset = "none";
defparam \OUTPUT_B[23]~I .oe_async_reset = "none";
defparam \OUTPUT_B[23]~I .oe_power_up = "low";
defparam \OUTPUT_B[23]~I .oe_register_mode = "none";
defparam \OUTPUT_B[23]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[23]~I .operation_mode = "output";
defparam \OUTPUT_B[23]~I .output_async_reset = "none";
defparam \OUTPUT_B[23]~I .output_power_up = "low";
defparam \OUTPUT_B[23]~I .output_register_mode = "none";
defparam \OUTPUT_B[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[22]~I (
	.datain(\inst3|inst6|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[22]));
// synopsys translate_off
defparam \OUTPUT_B[22]~I .input_async_reset = "none";
defparam \OUTPUT_B[22]~I .input_power_up = "low";
defparam \OUTPUT_B[22]~I .input_register_mode = "none";
defparam \OUTPUT_B[22]~I .input_sync_reset = "none";
defparam \OUTPUT_B[22]~I .oe_async_reset = "none";
defparam \OUTPUT_B[22]~I .oe_power_up = "low";
defparam \OUTPUT_B[22]~I .oe_register_mode = "none";
defparam \OUTPUT_B[22]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[22]~I .operation_mode = "output";
defparam \OUTPUT_B[22]~I .output_async_reset = "none";
defparam \OUTPUT_B[22]~I .output_power_up = "low";
defparam \OUTPUT_B[22]~I .output_register_mode = "none";
defparam \OUTPUT_B[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[21]~I (
	.datain(\inst3|inst5|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[21]));
// synopsys translate_off
defparam \OUTPUT_B[21]~I .input_async_reset = "none";
defparam \OUTPUT_B[21]~I .input_power_up = "low";
defparam \OUTPUT_B[21]~I .input_register_mode = "none";
defparam \OUTPUT_B[21]~I .input_sync_reset = "none";
defparam \OUTPUT_B[21]~I .oe_async_reset = "none";
defparam \OUTPUT_B[21]~I .oe_power_up = "low";
defparam \OUTPUT_B[21]~I .oe_register_mode = "none";
defparam \OUTPUT_B[21]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[21]~I .operation_mode = "output";
defparam \OUTPUT_B[21]~I .output_async_reset = "none";
defparam \OUTPUT_B[21]~I .output_power_up = "low";
defparam \OUTPUT_B[21]~I .output_register_mode = "none";
defparam \OUTPUT_B[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[20]~I (
	.datain(\inst3|inst4|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[20]));
// synopsys translate_off
defparam \OUTPUT_B[20]~I .input_async_reset = "none";
defparam \OUTPUT_B[20]~I .input_power_up = "low";
defparam \OUTPUT_B[20]~I .input_register_mode = "none";
defparam \OUTPUT_B[20]~I .input_sync_reset = "none";
defparam \OUTPUT_B[20]~I .oe_async_reset = "none";
defparam \OUTPUT_B[20]~I .oe_power_up = "low";
defparam \OUTPUT_B[20]~I .oe_register_mode = "none";
defparam \OUTPUT_B[20]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[20]~I .operation_mode = "output";
defparam \OUTPUT_B[20]~I .output_async_reset = "none";
defparam \OUTPUT_B[20]~I .output_power_up = "low";
defparam \OUTPUT_B[20]~I .output_register_mode = "none";
defparam \OUTPUT_B[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[19]~I (
	.datain(\inst3|inst3|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[19]));
// synopsys translate_off
defparam \OUTPUT_B[19]~I .input_async_reset = "none";
defparam \OUTPUT_B[19]~I .input_power_up = "low";
defparam \OUTPUT_B[19]~I .input_register_mode = "none";
defparam \OUTPUT_B[19]~I .input_sync_reset = "none";
defparam \OUTPUT_B[19]~I .oe_async_reset = "none";
defparam \OUTPUT_B[19]~I .oe_power_up = "low";
defparam \OUTPUT_B[19]~I .oe_register_mode = "none";
defparam \OUTPUT_B[19]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[19]~I .operation_mode = "output";
defparam \OUTPUT_B[19]~I .output_async_reset = "none";
defparam \OUTPUT_B[19]~I .output_power_up = "low";
defparam \OUTPUT_B[19]~I .output_register_mode = "none";
defparam \OUTPUT_B[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[18]~I (
	.datain(\inst3|inst2|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[18]));
// synopsys translate_off
defparam \OUTPUT_B[18]~I .input_async_reset = "none";
defparam \OUTPUT_B[18]~I .input_power_up = "low";
defparam \OUTPUT_B[18]~I .input_register_mode = "none";
defparam \OUTPUT_B[18]~I .input_sync_reset = "none";
defparam \OUTPUT_B[18]~I .oe_async_reset = "none";
defparam \OUTPUT_B[18]~I .oe_power_up = "low";
defparam \OUTPUT_B[18]~I .oe_register_mode = "none";
defparam \OUTPUT_B[18]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[18]~I .operation_mode = "output";
defparam \OUTPUT_B[18]~I .output_async_reset = "none";
defparam \OUTPUT_B[18]~I .output_power_up = "low";
defparam \OUTPUT_B[18]~I .output_register_mode = "none";
defparam \OUTPUT_B[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[17]~I (
	.datain(\inst3|inst1|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[17]));
// synopsys translate_off
defparam \OUTPUT_B[17]~I .input_async_reset = "none";
defparam \OUTPUT_B[17]~I .input_power_up = "low";
defparam \OUTPUT_B[17]~I .input_register_mode = "none";
defparam \OUTPUT_B[17]~I .input_sync_reset = "none";
defparam \OUTPUT_B[17]~I .oe_async_reset = "none";
defparam \OUTPUT_B[17]~I .oe_power_up = "low";
defparam \OUTPUT_B[17]~I .oe_register_mode = "none";
defparam \OUTPUT_B[17]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[17]~I .operation_mode = "output";
defparam \OUTPUT_B[17]~I .output_async_reset = "none";
defparam \OUTPUT_B[17]~I .output_power_up = "low";
defparam \OUTPUT_B[17]~I .output_register_mode = "none";
defparam \OUTPUT_B[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[16]~I (
	.datain(\inst3|inst|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[16]));
// synopsys translate_off
defparam \OUTPUT_B[16]~I .input_async_reset = "none";
defparam \OUTPUT_B[16]~I .input_power_up = "low";
defparam \OUTPUT_B[16]~I .input_register_mode = "none";
defparam \OUTPUT_B[16]~I .input_sync_reset = "none";
defparam \OUTPUT_B[16]~I .oe_async_reset = "none";
defparam \OUTPUT_B[16]~I .oe_power_up = "low";
defparam \OUTPUT_B[16]~I .oe_register_mode = "none";
defparam \OUTPUT_B[16]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[16]~I .operation_mode = "output";
defparam \OUTPUT_B[16]~I .output_async_reset = "none";
defparam \OUTPUT_B[16]~I .output_power_up = "low";
defparam \OUTPUT_B[16]~I .output_register_mode = "none";
defparam \OUTPUT_B[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[15]~I (
	.datain(\inst2|inst7|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[15]));
// synopsys translate_off
defparam \OUTPUT_B[15]~I .input_async_reset = "none";
defparam \OUTPUT_B[15]~I .input_power_up = "low";
defparam \OUTPUT_B[15]~I .input_register_mode = "none";
defparam \OUTPUT_B[15]~I .input_sync_reset = "none";
defparam \OUTPUT_B[15]~I .oe_async_reset = "none";
defparam \OUTPUT_B[15]~I .oe_power_up = "low";
defparam \OUTPUT_B[15]~I .oe_register_mode = "none";
defparam \OUTPUT_B[15]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[15]~I .operation_mode = "output";
defparam \OUTPUT_B[15]~I .output_async_reset = "none";
defparam \OUTPUT_B[15]~I .output_power_up = "low";
defparam \OUTPUT_B[15]~I .output_register_mode = "none";
defparam \OUTPUT_B[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[14]~I (
	.datain(\inst2|inst6|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[14]));
// synopsys translate_off
defparam \OUTPUT_B[14]~I .input_async_reset = "none";
defparam \OUTPUT_B[14]~I .input_power_up = "low";
defparam \OUTPUT_B[14]~I .input_register_mode = "none";
defparam \OUTPUT_B[14]~I .input_sync_reset = "none";
defparam \OUTPUT_B[14]~I .oe_async_reset = "none";
defparam \OUTPUT_B[14]~I .oe_power_up = "low";
defparam \OUTPUT_B[14]~I .oe_register_mode = "none";
defparam \OUTPUT_B[14]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[14]~I .operation_mode = "output";
defparam \OUTPUT_B[14]~I .output_async_reset = "none";
defparam \OUTPUT_B[14]~I .output_power_up = "low";
defparam \OUTPUT_B[14]~I .output_register_mode = "none";
defparam \OUTPUT_B[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[13]~I (
	.datain(\inst2|inst5|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[13]));
// synopsys translate_off
defparam \OUTPUT_B[13]~I .input_async_reset = "none";
defparam \OUTPUT_B[13]~I .input_power_up = "low";
defparam \OUTPUT_B[13]~I .input_register_mode = "none";
defparam \OUTPUT_B[13]~I .input_sync_reset = "none";
defparam \OUTPUT_B[13]~I .oe_async_reset = "none";
defparam \OUTPUT_B[13]~I .oe_power_up = "low";
defparam \OUTPUT_B[13]~I .oe_register_mode = "none";
defparam \OUTPUT_B[13]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[13]~I .operation_mode = "output";
defparam \OUTPUT_B[13]~I .output_async_reset = "none";
defparam \OUTPUT_B[13]~I .output_power_up = "low";
defparam \OUTPUT_B[13]~I .output_register_mode = "none";
defparam \OUTPUT_B[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[12]~I (
	.datain(\inst2|inst4|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[12]));
// synopsys translate_off
defparam \OUTPUT_B[12]~I .input_async_reset = "none";
defparam \OUTPUT_B[12]~I .input_power_up = "low";
defparam \OUTPUT_B[12]~I .input_register_mode = "none";
defparam \OUTPUT_B[12]~I .input_sync_reset = "none";
defparam \OUTPUT_B[12]~I .oe_async_reset = "none";
defparam \OUTPUT_B[12]~I .oe_power_up = "low";
defparam \OUTPUT_B[12]~I .oe_register_mode = "none";
defparam \OUTPUT_B[12]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[12]~I .operation_mode = "output";
defparam \OUTPUT_B[12]~I .output_async_reset = "none";
defparam \OUTPUT_B[12]~I .output_power_up = "low";
defparam \OUTPUT_B[12]~I .output_register_mode = "none";
defparam \OUTPUT_B[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[11]~I (
	.datain(\inst2|inst3|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[11]));
// synopsys translate_off
defparam \OUTPUT_B[11]~I .input_async_reset = "none";
defparam \OUTPUT_B[11]~I .input_power_up = "low";
defparam \OUTPUT_B[11]~I .input_register_mode = "none";
defparam \OUTPUT_B[11]~I .input_sync_reset = "none";
defparam \OUTPUT_B[11]~I .oe_async_reset = "none";
defparam \OUTPUT_B[11]~I .oe_power_up = "low";
defparam \OUTPUT_B[11]~I .oe_register_mode = "none";
defparam \OUTPUT_B[11]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[11]~I .operation_mode = "output";
defparam \OUTPUT_B[11]~I .output_async_reset = "none";
defparam \OUTPUT_B[11]~I .output_power_up = "low";
defparam \OUTPUT_B[11]~I .output_register_mode = "none";
defparam \OUTPUT_B[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[10]~I (
	.datain(\inst2|inst2|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[10]));
// synopsys translate_off
defparam \OUTPUT_B[10]~I .input_async_reset = "none";
defparam \OUTPUT_B[10]~I .input_power_up = "low";
defparam \OUTPUT_B[10]~I .input_register_mode = "none";
defparam \OUTPUT_B[10]~I .input_sync_reset = "none";
defparam \OUTPUT_B[10]~I .oe_async_reset = "none";
defparam \OUTPUT_B[10]~I .oe_power_up = "low";
defparam \OUTPUT_B[10]~I .oe_register_mode = "none";
defparam \OUTPUT_B[10]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[10]~I .operation_mode = "output";
defparam \OUTPUT_B[10]~I .output_async_reset = "none";
defparam \OUTPUT_B[10]~I .output_power_up = "low";
defparam \OUTPUT_B[10]~I .output_register_mode = "none";
defparam \OUTPUT_B[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[9]~I (
	.datain(\inst2|inst1|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[9]));
// synopsys translate_off
defparam \OUTPUT_B[9]~I .input_async_reset = "none";
defparam \OUTPUT_B[9]~I .input_power_up = "low";
defparam \OUTPUT_B[9]~I .input_register_mode = "none";
defparam \OUTPUT_B[9]~I .input_sync_reset = "none";
defparam \OUTPUT_B[9]~I .oe_async_reset = "none";
defparam \OUTPUT_B[9]~I .oe_power_up = "low";
defparam \OUTPUT_B[9]~I .oe_register_mode = "none";
defparam \OUTPUT_B[9]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[9]~I .operation_mode = "output";
defparam \OUTPUT_B[9]~I .output_async_reset = "none";
defparam \OUTPUT_B[9]~I .output_power_up = "low";
defparam \OUTPUT_B[9]~I .output_register_mode = "none";
defparam \OUTPUT_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[8]~I (
	.datain(\inst2|inst|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[8]));
// synopsys translate_off
defparam \OUTPUT_B[8]~I .input_async_reset = "none";
defparam \OUTPUT_B[8]~I .input_power_up = "low";
defparam \OUTPUT_B[8]~I .input_register_mode = "none";
defparam \OUTPUT_B[8]~I .input_sync_reset = "none";
defparam \OUTPUT_B[8]~I .oe_async_reset = "none";
defparam \OUTPUT_B[8]~I .oe_power_up = "low";
defparam \OUTPUT_B[8]~I .oe_register_mode = "none";
defparam \OUTPUT_B[8]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[8]~I .operation_mode = "output";
defparam \OUTPUT_B[8]~I .output_async_reset = "none";
defparam \OUTPUT_B[8]~I .output_power_up = "low";
defparam \OUTPUT_B[8]~I .output_register_mode = "none";
defparam \OUTPUT_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[7]~I (
	.datain(\inst|inst7|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[7]));
// synopsys translate_off
defparam \OUTPUT_B[7]~I .input_async_reset = "none";
defparam \OUTPUT_B[7]~I .input_power_up = "low";
defparam \OUTPUT_B[7]~I .input_register_mode = "none";
defparam \OUTPUT_B[7]~I .input_sync_reset = "none";
defparam \OUTPUT_B[7]~I .oe_async_reset = "none";
defparam \OUTPUT_B[7]~I .oe_power_up = "low";
defparam \OUTPUT_B[7]~I .oe_register_mode = "none";
defparam \OUTPUT_B[7]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[7]~I .operation_mode = "output";
defparam \OUTPUT_B[7]~I .output_async_reset = "none";
defparam \OUTPUT_B[7]~I .output_power_up = "low";
defparam \OUTPUT_B[7]~I .output_register_mode = "none";
defparam \OUTPUT_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[6]~I (
	.datain(\inst|inst6|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[6]));
// synopsys translate_off
defparam \OUTPUT_B[6]~I .input_async_reset = "none";
defparam \OUTPUT_B[6]~I .input_power_up = "low";
defparam \OUTPUT_B[6]~I .input_register_mode = "none";
defparam \OUTPUT_B[6]~I .input_sync_reset = "none";
defparam \OUTPUT_B[6]~I .oe_async_reset = "none";
defparam \OUTPUT_B[6]~I .oe_power_up = "low";
defparam \OUTPUT_B[6]~I .oe_register_mode = "none";
defparam \OUTPUT_B[6]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[6]~I .operation_mode = "output";
defparam \OUTPUT_B[6]~I .output_async_reset = "none";
defparam \OUTPUT_B[6]~I .output_power_up = "low";
defparam \OUTPUT_B[6]~I .output_register_mode = "none";
defparam \OUTPUT_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[5]~I (
	.datain(\inst|inst5|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[5]));
// synopsys translate_off
defparam \OUTPUT_B[5]~I .input_async_reset = "none";
defparam \OUTPUT_B[5]~I .input_power_up = "low";
defparam \OUTPUT_B[5]~I .input_register_mode = "none";
defparam \OUTPUT_B[5]~I .input_sync_reset = "none";
defparam \OUTPUT_B[5]~I .oe_async_reset = "none";
defparam \OUTPUT_B[5]~I .oe_power_up = "low";
defparam \OUTPUT_B[5]~I .oe_register_mode = "none";
defparam \OUTPUT_B[5]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[5]~I .operation_mode = "output";
defparam \OUTPUT_B[5]~I .output_async_reset = "none";
defparam \OUTPUT_B[5]~I .output_power_up = "low";
defparam \OUTPUT_B[5]~I .output_register_mode = "none";
defparam \OUTPUT_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[4]~I (
	.datain(\inst|inst4|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[4]));
// synopsys translate_off
defparam \OUTPUT_B[4]~I .input_async_reset = "none";
defparam \OUTPUT_B[4]~I .input_power_up = "low";
defparam \OUTPUT_B[4]~I .input_register_mode = "none";
defparam \OUTPUT_B[4]~I .input_sync_reset = "none";
defparam \OUTPUT_B[4]~I .oe_async_reset = "none";
defparam \OUTPUT_B[4]~I .oe_power_up = "low";
defparam \OUTPUT_B[4]~I .oe_register_mode = "none";
defparam \OUTPUT_B[4]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[4]~I .operation_mode = "output";
defparam \OUTPUT_B[4]~I .output_async_reset = "none";
defparam \OUTPUT_B[4]~I .output_power_up = "low";
defparam \OUTPUT_B[4]~I .output_register_mode = "none";
defparam \OUTPUT_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[3]~I (
	.datain(\inst|inst3|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[3]));
// synopsys translate_off
defparam \OUTPUT_B[3]~I .input_async_reset = "none";
defparam \OUTPUT_B[3]~I .input_power_up = "low";
defparam \OUTPUT_B[3]~I .input_register_mode = "none";
defparam \OUTPUT_B[3]~I .input_sync_reset = "none";
defparam \OUTPUT_B[3]~I .oe_async_reset = "none";
defparam \OUTPUT_B[3]~I .oe_power_up = "low";
defparam \OUTPUT_B[3]~I .oe_register_mode = "none";
defparam \OUTPUT_B[3]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[3]~I .operation_mode = "output";
defparam \OUTPUT_B[3]~I .output_async_reset = "none";
defparam \OUTPUT_B[3]~I .output_power_up = "low";
defparam \OUTPUT_B[3]~I .output_register_mode = "none";
defparam \OUTPUT_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[2]~I (
	.datain(\inst|inst2|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[2]));
// synopsys translate_off
defparam \OUTPUT_B[2]~I .input_async_reset = "none";
defparam \OUTPUT_B[2]~I .input_power_up = "low";
defparam \OUTPUT_B[2]~I .input_register_mode = "none";
defparam \OUTPUT_B[2]~I .input_sync_reset = "none";
defparam \OUTPUT_B[2]~I .oe_async_reset = "none";
defparam \OUTPUT_B[2]~I .oe_power_up = "low";
defparam \OUTPUT_B[2]~I .oe_register_mode = "none";
defparam \OUTPUT_B[2]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[2]~I .operation_mode = "output";
defparam \OUTPUT_B[2]~I .output_async_reset = "none";
defparam \OUTPUT_B[2]~I .output_power_up = "low";
defparam \OUTPUT_B[2]~I .output_register_mode = "none";
defparam \OUTPUT_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[1]~I (
	.datain(\inst|inst1|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[1]));
// synopsys translate_off
defparam \OUTPUT_B[1]~I .input_async_reset = "none";
defparam \OUTPUT_B[1]~I .input_power_up = "low";
defparam \OUTPUT_B[1]~I .input_register_mode = "none";
defparam \OUTPUT_B[1]~I .input_sync_reset = "none";
defparam \OUTPUT_B[1]~I .oe_async_reset = "none";
defparam \OUTPUT_B[1]~I .oe_power_up = "low";
defparam \OUTPUT_B[1]~I .oe_register_mode = "none";
defparam \OUTPUT_B[1]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[1]~I .operation_mode = "output";
defparam \OUTPUT_B[1]~I .output_async_reset = "none";
defparam \OUTPUT_B[1]~I .output_power_up = "low";
defparam \OUTPUT_B[1]~I .output_register_mode = "none";
defparam \OUTPUT_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[0]~I (
	.datain(\inst|inst|inst~2_combout ),
	.oe(\OUT_B_EN~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[0]));
// synopsys translate_off
defparam \OUTPUT_B[0]~I .input_async_reset = "none";
defparam \OUTPUT_B[0]~I .input_power_up = "low";
defparam \OUTPUT_B[0]~I .input_register_mode = "none";
defparam \OUTPUT_B[0]~I .input_sync_reset = "none";
defparam \OUTPUT_B[0]~I .oe_async_reset = "none";
defparam \OUTPUT_B[0]~I .oe_power_up = "low";
defparam \OUTPUT_B[0]~I .oe_register_mode = "none";
defparam \OUTPUT_B[0]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[0]~I .operation_mode = "output";
defparam \OUTPUT_B[0]~I .output_async_reset = "none";
defparam \OUTPUT_B[0]~I .output_power_up = "low";
defparam \OUTPUT_B[0]~I .output_register_mode = "none";
defparam \OUTPUT_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
