

================================================================
== Vivado HLS Report for 'image_filter_Loop_1_proc'
================================================================
* Date:           Fri Sep 11 21:52:20 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|      5.66|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    7|  2079001|    7|  2079001|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |    6|  2079000| 6 ~ 1925 |          -|          -| 1 ~ 1080 |    no    |
        | + Loop 1.1  |    3|     1922|         4|          1|          1| 1 ~ 1920 |    yes   |
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    179|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|     212|      2|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     212|    205|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |col_1_fu_209_p2                       |     +    |      0|  0|  11|          11|           1|
    |row_1_fu_194_p2                       |     +    |      0|  0|  11|          11|           1|
    |buffer_val_0_1_1_scl_val_0_fu_331_p3  |  Select  |      0|  0|   8|           1|           8|
    |buffer_val_1_1_1_scl_val_1_fu_370_p3  |  Select  |      0|  0|   8|           1|           8|
    |buffer_val_2_1_1_p_val_2_fu_438_p3    |  Select  |      0|  0|   8|           1|           8|
    |img_1_data_stream_0_V_din             |  Select  |      0|  0|   8|           1|           8|
    |img_1_data_stream_1_V_din             |  Select  |      0|  0|   8|           1|           8|
    |img_1_data_stream_2_V_din             |  Select  |      0|  0|   8|           1|           8|
    |p_val_0_2_fu_443_p3                   |  Select  |      0|  0|   8|           1|           8|
    |p_val_0_fu_337_p3                     |  Select  |      0|  0|   8|           1|           8|
    |p_val_1_2_fu_460_p3                   |  Select  |      0|  0|   8|           1|           8|
    |p_val_1_fu_376_p3                     |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp9_fu_473_p3                    |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp2_fu_448_p2                    |    and   |      0|  0|   1|           1|           1|
    |c_1_fu_261_p2                         |   icmp   |      0|  0|   3|           8|           8|
    |c_2_fu_383_p2                         |   icmp   |      0|  0|   3|           8|           8|
    |c_fu_243_p2                           |   icmp   |      0|  0|   3|           8|           8|
    |exitcond1_fu_204_p2                   |   icmp   |      0|  0|   5|          12|          12|
    |exitcond2_fu_189_p2                   |   icmp   |      0|  0|   5|          12|          12|
    |icmp_fu_225_p2                        |   icmp   |      0|  0|   4|          10|           1|
    |ult1_fu_255_p2                        |   icmp   |      0|  0|   3|           8|           8|
    |ult2_fu_267_p2                        |   icmp   |      0|  0|   3|           8|           8|
    |ult3_fu_273_p2                        |   icmp   |      0|  0|   3|           8|           8|
    |ult4_fu_388_p2                        |   icmp   |      0|  0|   3|           8|           8|
    |ult5_fu_412_p2                        |   icmp   |      0|  0|   3|           8|           8|
    |ult_fu_249_p2                         |   icmp   |      0|  0|   3|           8|           8|
    |ap_sig_bdd_100                        |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_116                        |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_63                         |    or    |      0|  0|   1|           1|           1|
    |brmerge1_1_fu_365_p2                  |    or    |      0|  0|   1|           1|           1|
    |brmerge1_2_fu_423_p2                  |    or    |      0|  0|   1|           1|           1|
    |brmerge1_fu_326_p2                    |    or    |      0|  0|   1|           1|           1|
    |brmerge_1_fu_354_p2                   |    or    |      0|  0|   1|           1|           1|
    |brmerge_2_fu_406_p2                   |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_315_p2                     |    or    |      0|  0|   1|           1|           1|
    |c_0_not_1_fu_349_p2                   |    xor   |      0|  0|   2|           1|           2|
    |c_0_not_2_fu_400_p2                   |    xor   |      0|  0|   2|           1|           2|
    |c_0_not_fu_310_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev1_fu_321_p2                        |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_344_p2                        |    xor   |      0|  0|   2|           1|           2|
    |rev3_fu_360_p2                        |    xor   |      0|  0|   2|           1|           2|
    |rev4_fu_394_p2                        |    xor   |      0|  0|   2|           1|           2|
    |rev5_fu_417_p2                        |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_305_p2                         |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 179|         158|         215|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          5|    1|          5|
    |ap_reg_ppiten_pp0_it3  |   1|          2|    1|          2|
    |col_reg_166            |  11|          2|   11|         22|
    |row_reg_155            |  11|          2|   11|         22|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  24|         11|   24|         51|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   4|   0|    4|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                   |   1|   0|    1|          0|
    |ap_reg_ppstg_p_val_2_reg_591_pp0_it2    |   8|   0|    8|          0|
    |ap_reg_ppstg_scl_val_0_reg_579_pp0_it2  |   8|   0|    8|          0|
    |ap_reg_ppstg_scl_val_1_reg_585_pp0_it2  |   8|   0|    8|          0|
    |brmerge1_2_reg_659                      |   1|   0|    1|          0|
    |brmerge_2_reg_654                       |   1|   0|    1|          0|
    |buffer_val_0_1_1_fu_84                  |   8|   0|    8|          0|
    |buffer_val_0_1_1_load_reg_564           |   8|   0|    8|          0|
    |buffer_val_0_1_fu_80                    |   8|   0|    8|          0|
    |buffer_val_0_1_load_reg_559             |   8|   0|    8|          0|
    |buffer_val_1_1_1_fu_92                  |   8|   0|    8|          0|
    |buffer_val_1_1_1_load_reg_574           |   8|   0|    8|          0|
    |buffer_val_1_1_fu_88                    |   8|   0|    8|          0|
    |buffer_val_1_1_load_reg_569             |   8|   0|    8|          0|
    |buffer_val_2_1_1_fu_100                 |   8|   0|    8|          0|
    |buffer_val_2_1_1_load_reg_637           |   8|   0|    8|          0|
    |buffer_val_2_1_fu_96                    |   8|   0|    8|          0|
    |buffer_val_2_1_load_reg_632             |   8|   0|    8|          0|
    |c_1_reg_616                             |   1|   0|    1|          0|
    |c_reg_600                               |   1|   0|    1|          0|
    |col_reg_166                             |  11|   0|   11|          0|
    |exitcond1_reg_542                       |   1|   0|    1|          0|
    |icmp_reg_551                            |   1|   0|    1|          0|
    |p_val_0_reg_642                         |   8|   0|    8|          0|
    |p_val_1_reg_648                         |   8|   0|    8|          0|
    |p_val_2_reg_591                         |   8|   0|    8|          0|
    |row_1_reg_537                           |  11|   0|   11|          0|
    |row_reg_155                             |  11|   0|   11|          0|
    |scl_val_0_reg_579                       |   8|   0|    8|          0|
    |scl_val_1_reg_585                       |   8|   0|    8|          0|
    |ult1_reg_611                            |   1|   0|    1|          0|
    |ult2_reg_622                            |   1|   0|    1|          0|
    |ult3_reg_627                            |   1|   0|    1|          0|
    |ult_reg_606                             |   1|   0|    1|          0|
    |exitcond1_reg_542                       |   0|   1|    1|          0|
    |icmp_reg_551                            |   0|   1|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 212|   2|  214|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+--------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | image_filter_Loop_1_proc | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | image_filter_Loop_1_proc | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | image_filter_Loop_1_proc | return value |
|ap_done                        | out |    1| ap_ctrl_hs | image_filter_Loop_1_proc | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs | image_filter_Loop_1_proc | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | image_filter_Loop_1_proc | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | image_filter_Loop_1_proc | return value |
|rows                           |  in |   32|  ap_stable |           rows           |    scalar    |
|cols                           |  in |   32|  ap_stable |           cols           |    scalar    |
|img_1_data_stream_0_V_din      | out |    8|   ap_fifo  |   img_1_data_stream_0_V  |    pointer   |
|img_1_data_stream_0_V_full_n   |  in |    1|   ap_fifo  |   img_1_data_stream_0_V  |    pointer   |
|img_1_data_stream_0_V_write    | out |    1|   ap_fifo  |   img_1_data_stream_0_V  |    pointer   |
|img_1_data_stream_1_V_din      | out |    8|   ap_fifo  |   img_1_data_stream_1_V  |    pointer   |
|img_1_data_stream_1_V_full_n   |  in |    1|   ap_fifo  |   img_1_data_stream_1_V  |    pointer   |
|img_1_data_stream_1_V_write    | out |    1|   ap_fifo  |   img_1_data_stream_1_V  |    pointer   |
|img_1_data_stream_2_V_din      | out |    8|   ap_fifo  |   img_1_data_stream_2_V  |    pointer   |
|img_1_data_stream_2_V_full_n   |  in |    1|   ap_fifo  |   img_1_data_stream_2_V  |    pointer   |
|img_1_data_stream_2_V_write    | out |    1|   ap_fifo  |   img_1_data_stream_2_V  |    pointer   |
|img_0_data_stream_0_V_dout     |  in |    8|   ap_fifo  |   img_0_data_stream_0_V  |    pointer   |
|img_0_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  |   img_0_data_stream_0_V  |    pointer   |
|img_0_data_stream_0_V_read     | out |    1|   ap_fifo  |   img_0_data_stream_0_V  |    pointer   |
|img_0_data_stream_1_V_dout     |  in |    8|   ap_fifo  |   img_0_data_stream_1_V  |    pointer   |
|img_0_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  |   img_0_data_stream_1_V  |    pointer   |
|img_0_data_stream_1_V_read     | out |    1|   ap_fifo  |   img_0_data_stream_1_V  |    pointer   |
|img_0_data_stream_2_V_dout     |  in |    8|   ap_fifo  |   img_0_data_stream_2_V  |    pointer   |
|img_0_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  |   img_0_data_stream_2_V  |    pointer   |
|img_0_data_stream_2_V_read     | out |    1|   ap_fifo  |   img_0_data_stream_2_V  |    pointer   |
+-------------------------------+-----+-----+------------+--------------------------+--------------+

