<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html>
<meta http-equiv='Content-Type' content='text/html; charset=UTF-8' /><style type='text/css'>
BODY { color: #00008B;
       font-family: Arial, sans-serif;
       font-size: 11px;
     }
P { margin-left: 20px; margin-top: 0.3em; margin-bottom: 0.3em;  }
H1 { margin-left: 0px; }
TABLE { margin-left: 20px; }
TABLE.noborder TD { padding: 0px 4px 0px 4px; }
TABLE.noborder TH { padding: 0px 4px 0px 4px; }
</style>
<title> Timing Report - Final &mdash; project_top</title>
<body>
<H1> Timing Report - Final</H1>

<p>
ACE -- Achronix CAD Environment -- Version 9.0.1 -- Build  405518 -- Date 2023-03-01 00:42<br>
Design: vp_project - impl_1 - project_top
<br>
Device: AC7t1500 C2 0.85V 0C
<br>
Generated on Mon May 15 11:11:16 PDT 2023
<br>
Host: simtool-5

</p>
<p> Timing Analysis at: 125C <br clear=all></p>
<p> Time unit: 1 ns <br clear=all></p>

<br><hr><br>
<ul> 
<li> <A href='#summaryTable'>Current Results Summary</A> </li>
<li> <A href='#details'>Current Results Details</A> </li></ul> 
<br><hr><br>
<A name='summaryTable'></A><h2> Summary </h2>
<ul> 
<li> <A href='#summaryTableSetupSlow'>Critical Timing Paths - Slow Corner - Setup (max)</A> </li>
<li> <A href='#summaryTableHoldSlow'>Critical Timing Paths - Slow Corner - Hold (min)</A> </li>
<li> <A href='#summaryTableSetupFast'>Critical Timing Paths - Fast Corner - Setup (max)</A> </li>
<li> <A href='#summaryTableHoldFast'>Critical Timing Paths - Fast Corner - Hold (min)</A> </li>
<li> <A href='#summaryFrqTable'>Clock Frequencies</A> </li></ul> <A name='summaryTableSetupSlow'></A><table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th colspan='7'> Critical Timing Paths - Slow Corner - Setup (max) </th></tr></thead>
<thead><tr>
<th colspan='4'> Path </th><th colspan='3'> Delay (ns) </th></tr></thead>
<thead><tr>
<th> Path Id </th><th> From </th><th> To </th><th> Clock / Group </th><th> Required </th><th> Arrival </th><th> Slack </th></tr></thead>
<tr>
<td> <A href='#staDetail_0'>sc_s0</A> </td><td> sender_object.counter_0_mod_22_ </td><td> sender_object.counter_0_mod_ns_24_ </td><td> i_clk </td><td> 11.768 </td><td> 4.507 </td><td bgcolor="#77FF77"> +7.244 </td></tr>
<tr>
<td> <A href='#staDetail_10'>sc_s10</A> </td><td> debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr </td><td> debugger.x_snapshot.x_status.genblk1_s_16_ </td><td> tck </td><td> 21.710 </td><td> 4.699 </td><td bgcolor="#77FF77"> +16.995 </td></tr>
</table>

<br>

<br>
<A name='summaryTableHoldSlow'></A><table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th colspan='7'> Critical Timing Paths - Slow Corner - Hold (min) </th></tr></thead>
<thead><tr>
<th colspan='4'> Path </th><th colspan='3'> Delay (ns) </th></tr></thead>
<thead><tr>
<th> Path Id </th><th> From </th><th> To </th><th> Clock / Group </th><th> Required </th><th> Arrival </th><th> Slack </th></tr></thead>
<tr>
<td> <A href='#staDetail_20'>sc_h0</A> </td><td> debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_ </td><td> debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_ </td><td> i_clk </td><td> 1.839 </td><td> 1.879 </td><td bgcolor="#77FF77"> +0.034 </td></tr>
<tr>
<td> <A href='#staDetail_30'>sc_h10</A> </td><td> debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram </td><td> debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram </td><td> tck </td><td> 1.972 </td><td> 2.000 </td><td bgcolor="#77FF77"> +0.023 </td></tr>
</table>

<br>

<br>
<A name='summaryTableSetupFast'></A><table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th colspan='7'> Critical Timing Paths - Fast Corner - Setup (max) </th></tr></thead>
<thead><tr>
<th colspan='4'> Path </th><th colspan='3'> Delay (ns) </th></tr></thead>
<thead><tr>
<th> Path Id </th><th> From </th><th> To </th><th> Clock / Group </th><th> Required </th><th> Arrival </th><th> Slack </th></tr></thead>
<tr>
<td> <A href='#staDetail_40'>fc_s0</A> </td><td> sender_object.counter_0_mod_22_ </td><td> sender_object.counter_0_mod_ns_24_ </td><td> i_clk </td><td> 11.239 </td><td> 3.143 </td><td bgcolor="#77FF77"> +8.085 </td></tr>
<tr>
<td> <A href='#staDetail_50'>fc_s10</A> </td><td> debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr </td><td> debugger.x_snapshot.x_status.genblk1_s_17_ </td><td> tck </td><td> 21.230 </td><td> 3.298 </td><td bgcolor="#77FF77"> +17.921 </td></tr>
</table>

<br>

<br>
<A name='summaryTableHoldFast'></A><table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th colspan='7'> Critical Timing Paths - Fast Corner - Hold (min) </th></tr></thead>
<thead><tr>
<th colspan='4'> Path </th><th colspan='3'> Delay (ns) </th></tr></thead>
<thead><tr>
<th> Path Id </th><th> From </th><th> To </th><th> Clock / Group </th><th> Required </th><th> Arrival </th><th> Slack </th></tr></thead>
<tr>
<td> <A href='#staDetail_60'>fc_h0</A> </td><td> debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_ </td><td> debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_ </td><td> i_clk </td><td> 1.329 </td><td> 1.343 </td><td bgcolor="#77FF77"> +0.012 </td></tr>
<tr>
<td> <A href='#staDetail_70'>fc_h10</A> </td><td> debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram </td><td> debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram </td><td> tck </td><td> 1.424 </td><td> 1.431 </td><td bgcolor="#77FF77"> +0.004 </td></tr>
</table>

<br>

<br>
<A name='summaryFrqTable'></A><table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th colspan='6'> Collective Summary of All Corners </th></tr></thead>
<thead><tr>
<th> &nbsp; </th><th colspan='2'> Slack (ns) </th><th colspan='2'> Frequency (MHz) </th><th> &nbsp; </th></tr></thead>
<thead><tr>
<th> Clock / Group </th><th> setup </th><th> hold </th><th> Target </th><th> Upper Limit </th><th> Comment </th></tr></thead>
<tr>
<td> i_clk </td><td bgcolor="#77FF77"> 7.244 </td><td bgcolor="#77FF77"> 0.012 </td><td> 100.0 </td><td> 362.8 </td><td> --- </td></tr>
<tr>
<td> tck </td><td bgcolor="#77FF77"> 16.995 </td><td bgcolor="#77FF77"> 0.004 </td><td> 25.0 </td><td> 166.4 </td><td> --- </td></tr>
</table>
<p>  <br clear=all></p>
<p> Upper limit of frequency on a clock may be bound by the upper limit of frequency on some other clocks which are generated from a common source clock. These clocks, if present, are labeled as 'limiting clocks' in comments below. <br clear=all></p>
<p> The 'Slack' column corresponds to the worst setup or hold slack values over all corners. <br clear=all></p>

<br>

<br><hr><br>
<A name='details'></A><h2> Details </h2>
<p> Paths are ordered by clock groups and then by slack within each clock group <br clear=all></p>
<h3> Critical Timing Paths - Slow Corner - Setup (max) </h3>
<A name='staDetail_0'></A><h4>  </h4>
<h5> Path Id: sc_s0 </h5>
<p> <pre>Startpoint: sender_object.counter_0_mod_22_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: sender_object.counter_0_mod_ns_24_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.554
Net Delay: 2.064
Clock Skew: -0.013
Logic Levels: 6
Fast-connects: 2

Fanout  Delay   Time   Description                                        Placement
-----------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                           
        1.905  1.905   clock network delay (propagated)                  
        0.000  1.905 ^ sender_object.counter_0_mod_22_/ck (DFFR)          x_core.L[10][13].rlb.lg[1].ls[1].smux_seq_omux.seq[2]:clk
        0.042  1.947 ^ sender_object.counter_0_mod_22_/q                 
     2                 sender_object.counter_0_mod[22] (net)             
        0.424  2.371 ^ sender_object.counter7_3_or_i/din4 (LUT6)          x_core.L[10][14].rlb.lg[2].ls[1].lut[1]:in0
        0.129  2.500 v sender_object.counter7_3_or_i/dout                
     1                 sender_object.counter7_3_or_i_0 (net)             
        0.360  2.860 v sender_object.counter7_0_0/a[3] (ALU8i)            x_core.L[10][12].rlb.lg[0].alu.add:x[3]
        0.116  2.976 ^ sender_object.counter7_0_0/s[5]                   
     3                 sender_object.counter7_0_0403.sum[5] (net)        
        0.282  3.258 ^ sender_object.counter_6_0_axb_0_lofx/din0 (LUT2)   x_core.L[10][11].rlb.lg[2].ls[1].lut[1]:in4
        0.049  3.307 ^ sender_object.counter_6_0_axb_0_lofx/dout         
    27                 sender_object.counter_6_0_axb_0_lofx_Z (net)      
        0.729  4.036 ^ sender_object.counter_6_0_cry_16_0/a[5] (ALU8i)    x_core.L[10][13].rlb.lg[1].alu.add:x[5]
        0.120  4.156 ^ sender_object.counter_6_0_cry_16_0/cout           
     1                 sender_object.counter_6_0_cry_23 (net)            
        0.000  4.156 ^ sender_object.counter_6_0_cry_24_0/cin (ALU8i)     x_core.L[10][14].rlb.lg[1].alu.add:ci
        0.050  4.206 v sender_object.counter_6_0_cry_24_0/s[0]           
     1                 sender_object.counter_6_0_cry_24_0402.sum[0] (net)
        0.240  4.446 v sender_object.counter_0_mod_ns_0_24_/din2 (LUT4)   x_core.L[10][14].rlb.lg[0].ls[0].lut[0]:in5
        0.032  4.478 ^ sender_object.counter_0_mod_ns_0_24_/dout         
     1                 sender_object.counter_6_ns[24] (net)              
        0.029  4.507 ^ sender_object.counter_0_mod_ns_24_/d (DFFR)        x_core.L[10][14].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:d
               4.507   data arrival time                                 

       10.000 10.000   clock i_clk (rise edge)                           
        1.815 11.815   clock network delay (propagated)                  
       -0.108 11.707   clock uncertainty                                 
        0.077 11.784   clock reconvergence pessimism                     
              11.784 ^ sender_object.counter_0_mod_ns_24_/ck (DFFR)       x_core.L[10][14].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.016 11.768   library setup time                                
              11.768   data required time                                
-----------------------------------------------------------------------------------------------------------------------------------
              11.768   data required time                                
              -4.507   data arrival time                                 
-----------------------------------------------------------------------------------------------------------------------------------
       -0.017  7.244   statistical adjustment                            
               7.244   slack (MET)                                       

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_1'></A><h4>  </h4>
<h5> Path Id: sc_s1 </h5>
<p> <pre>Startpoint: sender_object.counter_0_mod_22_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: sender_object.counter_0_mod_ns_20_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.526
Net Delay: 2.057
Clock Skew: -0.010
Logic Levels: 5
Fast-connects: 1

Fanout  Delay   Time   Description                                        Placement
-----------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                           
        1.905  1.905   clock network delay (propagated)                  
        0.000  1.905 ^ sender_object.counter_0_mod_22_/ck (DFFR)          x_core.L[10][13].rlb.lg[1].ls[1].smux_seq_omux.seq[2]:clk
        0.042  1.947 ^ sender_object.counter_0_mod_22_/q                 
     2                 sender_object.counter_0_mod[22] (net)             
        0.424  2.371 ^ sender_object.counter7_3_or_i/din4 (LUT6)          x_core.L[10][14].rlb.lg[2].ls[1].lut[1]:in0
        0.129  2.500 v sender_object.counter7_3_or_i/dout                
     1                 sender_object.counter7_3_or_i_0 (net)             
        0.360  2.860 v sender_object.counter7_0_0/a[3] (ALU8i)            x_core.L[10][12].rlb.lg[0].alu.add:x[3]
        0.116  2.976 ^ sender_object.counter7_0_0/s[5]                   
     3                 sender_object.counter7_0_0403.sum[5] (net)        
        0.282  3.258 ^ sender_object.counter_6_0_axb_0_lofx/din0 (LUT2)   x_core.L[10][11].rlb.lg[2].ls[1].lut[1]:in4
        0.049  3.307 ^ sender_object.counter_6_0_axb_0_lofx/dout         
    27                 sender_object.counter_6_0_axb_0_lofx_Z (net)      
        0.692  3.999 ^ sender_object.counter_6_0_cry_16_0/a[4] (ALU8i)    x_core.L[10][13].rlb.lg[1].alu.add:x[4]
        0.057  4.056 ^ sender_object.counter_6_0_cry_16_0/s[4]           
     1                 sender_object.counter_6_0_cry_16_0401.sum[4] (net)
        0.264  4.320 ^ sender_object.counter_0_mod_ns_0_20_/din2 (LUT4)   x_core.L[10][13].rlb.lg[0].ls[0].lut[1]:in1
        0.117  4.437 ^ sender_object.counter_0_mod_ns_0_20_/dout         
     1                 sender_object.counter_6_ns[20] (net)              
        0.035  4.472 ^ sender_object.counter_0_mod_ns_20_/d (DFFR)        x_core.L[10][13].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:d
               4.472   data arrival time                                 

       10.000 10.000   clock i_clk (rise edge)                           
        1.818 11.818   clock network delay (propagated)                  
       -0.108 11.710   clock uncertainty                                 
        0.077 11.787   clock reconvergence pessimism                     
              11.787 ^ sender_object.counter_0_mod_ns_20_/ck (DFFR)       x_core.L[10][13].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.016 11.771   library setup time                                
              11.771   data required time                                
-----------------------------------------------------------------------------------------------------------------------------------
              11.771   data required time                                
              -4.472   data arrival time                                 
-----------------------------------------------------------------------------------------------------------------------------------
       -0.016  7.283   statistical adjustment                            
               7.283   slack (MET)                                       

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_2'></A><h4>  </h4>
<h5> Path Id: sc_s2 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_0_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.493
Net Delay: 1.976
Clock Skew: -0.035
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.738  1.738   clock network delay (propagated)                                    
        0.000  1.738 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.360  2.098 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.356  3.454 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.049  3.503 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.620  4.123 ^ recvr_object.led_bits_0_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[3]:ce
               4.123   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.686 11.686   clock network delay (propagated)                                    
       -0.107 11.579   clock uncertainty                                                   
        0.017 11.596   clock reconvergence pessimism                                       
              11.596 ^ recvr_object.led_bits_0_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[3]:clk
       -0.084 11.512   library setup time                                                  
              11.512   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.512   data required time                                                  
              -4.123   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.014  7.403   statistical adjustment                                              
               7.403   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_3'></A><h4>  </h4>
<h5> Path Id: sc_s3 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_1_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.493
Net Delay: 1.976
Clock Skew: -0.035
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.738  1.738   clock network delay (propagated)                                    
        0.000  1.738 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.360  2.098 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.356  3.454 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.049  3.503 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.620  4.123 ^ recvr_object.led_bits_1_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:ce
               4.123   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.686 11.686   clock network delay (propagated)                                    
       -0.107 11.579   clock uncertainty                                                   
        0.017 11.596   clock reconvergence pessimism                                       
              11.596 ^ recvr_object.led_bits_1_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:clk
       -0.084 11.512   library setup time                                                  
              11.512   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.512   data required time                                                  
              -4.123   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.015  7.404   statistical adjustment                                              
               7.404   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_4'></A><h4>  </h4>
<h5> Path Id: sc_s4 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_4_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.493
Net Delay: 1.976
Clock Skew: -0.035
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.738  1.738   clock network delay (propagated)                                    
        0.000  1.738 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.360  2.098 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.356  3.454 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.049  3.503 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.620  4.123 ^ recvr_object.led_bits_4_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:ce
               4.123   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.686 11.686   clock network delay (propagated)                                    
       -0.107 11.579   clock uncertainty                                                   
        0.017 11.596   clock reconvergence pessimism                                       
              11.596 ^ recvr_object.led_bits_4_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:clk
       -0.084 11.512   library setup time                                                  
              11.512   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.512   data required time                                                  
              -4.123   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.015  7.404   statistical adjustment                                              
               7.404   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_5'></A><h4>  </h4>
<h5> Path Id: sc_s5 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_5_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.493
Net Delay: 1.976
Clock Skew: -0.035
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.738  1.738   clock network delay (propagated)                                    
        0.000  1.738 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.360  2.098 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.356  3.454 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.049  3.503 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.620  4.123 ^ recvr_object.led_bits_5_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:ce
               4.123   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.686 11.686   clock network delay (propagated)                                    
       -0.107 11.579   clock uncertainty                                                   
        0.017 11.596   clock reconvergence pessimism                                       
              11.596 ^ recvr_object.led_bits_5_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.084 11.512   library setup time                                                  
              11.512   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.512   data required time                                                  
              -4.123   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.015  7.404   statistical adjustment                                              
               7.404   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_6'></A><h4>  </h4>
<h5> Path Id: sc_s6 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_3_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.493
Net Delay: 1.976
Clock Skew: -0.035
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.738  1.738   clock network delay (propagated)                                    
        0.000  1.738 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.360  2.098 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.356  3.454 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.049  3.503 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.620  4.123 ^ recvr_object.led_bits_3_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:ce
               4.123   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.686 11.686   clock network delay (propagated)                                    
       -0.107 11.579   clock uncertainty                                                   
        0.017 11.596   clock reconvergence pessimism                                       
              11.596 ^ recvr_object.led_bits_3_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:clk
       -0.084 11.512   library setup time                                                  
              11.512   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.512   data required time                                                  
              -4.123   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.015  7.404   statistical adjustment                                              
               7.404   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_7'></A><h4>  </h4>
<h5> Path Id: sc_s7 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_7_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.493
Net Delay: 1.976
Clock Skew: -0.035
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.738  1.738   clock network delay (propagated)                                    
        0.000  1.738 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.360  2.098 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.356  3.454 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.049  3.503 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.620  4.123 ^ recvr_object.led_bits_7_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               4.123   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.686 11.686   clock network delay (propagated)                                    
       -0.107 11.579   clock uncertainty                                                   
        0.017 11.596   clock reconvergence pessimism                                       
              11.596 ^ recvr_object.led_bits_7_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.084 11.512   library setup time                                                  
              11.512   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.512   data required time                                                  
              -4.123   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.015  7.404   statistical adjustment                                              
               7.404   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_8'></A><h4>  </h4>
<h5> Path Id: sc_s8 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.490
Net Delay: 1.976
Clock Skew: -0.035
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.738  1.738   clock network delay (propagated)                                    
        0.000  1.738 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.360  2.098 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.356  3.454 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.049  3.503 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.620  4.123 ^ recvr_object.led_bits_2_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[1]:ce
               4.123   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.686 11.686   clock network delay (propagated)                                    
       -0.107 11.579   clock uncertainty                                                   
        0.017 11.596   clock reconvergence pessimism                                       
              11.596 ^ recvr_object.led_bits_2_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[1]:clk
       -0.081 11.515   library setup time                                                  
              11.515   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.515   data required time                                                  
              -4.123   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.014  7.406   statistical adjustment                                              
               7.406   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_9'></A><h4>  </h4>
<h5> Path Id: sc_s9 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_6_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.490
Net Delay: 1.976
Clock Skew: -0.035
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.738  1.738   clock network delay (propagated)                                    
        0.000  1.738 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.360  2.098 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.356  3.454 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.049  3.503 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.620  4.123 ^ recvr_object.led_bits_6_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[1]:ce
               4.123   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.686 11.686   clock network delay (propagated)                                    
       -0.107 11.579   clock uncertainty                                                   
        0.017 11.596   clock reconvergence pessimism                                       
              11.596 ^ recvr_object.led_bits_6_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[1]:clk
       -0.081 11.515   library setup time                                                  
              11.515   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.515   data required time                                                  
              -4.123   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.015  7.407   statistical adjustment                                              
               7.407   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_10'></A><h4>  </h4>
<h5> Path Id: sc_s10 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_16_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.170
Net Delay: 2.650
Clock Skew: -0.129 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.962  1.962   clock network delay (propagated)                                      
        0.000  1.962 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.040  2.002 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.712  3.714 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.047  3.761 ^ debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.938  4.699 ^ debugger.x_snapshot.x_status.genblk1_s_16_/ce (DFFNE)                  x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:ce
               4.699   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.766 21.766   clock network delay (propagated)                                      
       -0.040 21.726   clock uncertainty                                                     
        0.067 21.793   clock reconvergence pessimism                                         
              21.793 ^ debugger.x_snapshot.x_status.genblk1_s_16_/ckn (DFFNE)                 x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.083 21.710   library setup time                                                    
              21.710   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.710   data required time                                                    
              -4.699   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.016 16.995   statistical adjustment                                                
              16.995   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_11'></A><h4>  </h4>
<h5> Path Id: sc_s11 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_17_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.170
Net Delay: 2.650
Clock Skew: -0.129 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.962  1.962   clock network delay (propagated)                                      
        0.000  1.962 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.040  2.002 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.712  3.714 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.047  3.761 ^ debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.938  4.699 ^ debugger.x_snapshot.x_status.genblk1_s_17_/ce (DFFNE)                  x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               4.699   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.766 21.766   clock network delay (propagated)                                      
       -0.040 21.726   clock uncertainty                                                     
        0.067 21.793   clock reconvergence pessimism                                         
              21.793 ^ debugger.x_snapshot.x_status.genblk1_s_17_/ckn (DFFNE)                 x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.083 21.710   library setup time                                                    
              21.710   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.710   data required time                                                    
              -4.699   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.016 16.995   statistical adjustment                                                
              16.995   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_12'></A><h4>  </h4>
<h5> Path Id: sc_s12 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_0_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.170
Net Delay: 2.589
Clock Skew: -0.127 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.962  1.962   clock network delay (propagated)                                      
        0.000  1.962 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.040  2.002 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.712  3.714 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.047  3.761 ^ debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.877  4.638 ^ debugger.x_snapshot.x_status.genblk1_s_0_/ce (DFFNE)                   x_core.L[20][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               4.638   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.768 21.768   clock network delay (propagated)                                      
       -0.040 21.728   clock uncertainty                                                     
        0.067 21.795   clock reconvergence pessimism                                         
              21.795 ^ debugger.x_snapshot.x_status.genblk1_s_0_/ckn (DFFNE)                  x_core.L[20][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.083 21.712   library setup time                                                    
              21.712   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.712   data required time                                                    
              -4.638   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.016 17.058   statistical adjustment                                                
              17.058   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_13'></A><h4>  </h4>
<h5> Path Id: sc_s13 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_10_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.171
Net Delay: 2.507
Clock Skew: -0.126 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.962  1.962   clock network delay (propagated)                                      
        0.000  1.962 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.040  2.002 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.712  3.714 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.047  3.761 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.795  4.556 v debugger.x_snapshot.x_status.genblk1_s_10_/ce (DFFNE)                  x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:ce
               4.556   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.769 21.769   clock network delay (propagated)                                      
       -0.040 21.729   clock uncertainty                                                     
        0.067 21.796   clock reconvergence pessimism                                         
              21.796 ^ debugger.x_snapshot.x_status.genblk1_s_10_/ckn (DFFNE)                 x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.084 21.712   library setup time                                                    
              21.712   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.712   data required time                                                    
              -4.556   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.016 17.140   statistical adjustment                                                
              17.140   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_14'></A><h4>  </h4>
<h5> Path Id: sc_s14 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_9_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.170
Net Delay: 2.507
Clock Skew: -0.126 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.962  1.962   clock network delay (propagated)                                      
        0.000  1.962 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.040  2.002 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.712  3.714 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.047  3.761 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.795  4.556 v debugger.x_snapshot.x_status.genblk1_s_9_/ce (DFFNE)                   x_core.L[19][9].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:ce
               4.556   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.769 21.769   clock network delay (propagated)                                      
       -0.040 21.729   clock uncertainty                                                     
        0.067 21.796   clock reconvergence pessimism                                         
              21.796 ^ debugger.x_snapshot.x_status.genblk1_s_9_/ckn (DFFNE)                  x_core.L[19][9].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:clk
       -0.083 21.713   library setup time                                                    
              21.713   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.713   data required time                                                    
              -4.556   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.017 17.140   statistical adjustment                                                
              17.140   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_15'></A><h4>  </h4>
<h5> Path Id: sc_s15 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_15_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.163
Net Delay: 2.507
Clock Skew: -0.126 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.962  1.962   clock network delay (propagated)                                      
        0.000  1.962 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.040  2.002 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.712  3.714 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.047  3.761 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.795  4.556 v debugger.x_snapshot.x_status.genblk1_s_15_/ce (DFFNE)                  x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               4.556   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.769 21.769   clock network delay (propagated)                                      
       -0.040 21.729   clock uncertainty                                                     
        0.067 21.796   clock reconvergence pessimism                                         
              21.796 ^ debugger.x_snapshot.x_status.genblk1_s_15_/ckn (DFFNE)                 x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.076 21.720   library setup time                                                    
              21.720   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.720   data required time                                                    
              -4.556   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.016 17.148   statistical adjustment                                                
              17.148   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_16'></A><h4>  </h4>
<h5> Path Id: sc_s16 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_5_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.163
Net Delay: 2.446
Clock Skew: -0.124 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.962  1.962   clock network delay (propagated)                                      
        0.000  1.962 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.040  2.002 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.712  3.714 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.047  3.761 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.734  4.495 v debugger.x_snapshot.x_status.genblk1_s_5_/ce (DFFNE)                   x_core.L[20][8].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               4.495   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.771 21.771   clock network delay (propagated)                                      
       -0.040 21.731   clock uncertainty                                                     
        0.067 21.798   clock reconvergence pessimism                                         
              21.798 ^ debugger.x_snapshot.x_status.genblk1_s_5_/ckn (DFFNE)                  x_core.L[20][8].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.076 21.722   library setup time                                                    
              21.722   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.722   data required time                                                    
              -4.495   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.016 17.211   statistical adjustment                                                
              17.211   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_17'></A><h4>  </h4>
<h5> Path Id: sc_s17 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_dout.genblk1_s_34_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.188
Net Delay: 2.397
Clock Skew: -0.141 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.962  1.962   clock network delay (propagated)                                      
        0.000  1.962 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.039  2.001 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.273  3.274 ^ debugger.x_snapshot.x_dout.un1_s62_i/din1 (LUT4)                       x_core.L[22][11].rlb.lg[2].ls[1].lut[1]:in3h
        0.065  3.339 ^ debugger.x_snapshot.x_dout.un1_s62_i/dout                             
    41                 debugger.x_snapshot.x_dout.un1_s62_i_0 (net)                          
        1.124  4.463 ^ debugger.x_snapshot.x_dout.genblk1_s_34_/ce (DFFNE)                    x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:ce
               4.463   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.754 21.754   clock network delay (propagated)                                      
       -0.040 21.714   clock uncertainty                                                     
        0.067 21.781   clock reconvergence pessimism                                         
              21.781 ^ debugger.x_snapshot.x_dout.genblk1_s_34_/ckn (DFFNE)                   x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:clk
       -0.084 21.697   library setup time                                                    
              21.697   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.697   data required time                                                    
              -4.463   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.015 17.219   statistical adjustment                                                
              17.219   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_18'></A><h4>  </h4>
<h5> Path Id: sc_s18 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_dout.genblk1_s_32_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.188
Net Delay: 2.396
Clock Skew: -0.141 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.962  1.962   clock network delay (propagated)                                      
        0.000  1.962 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.039  2.001 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.273  3.274 ^ debugger.x_snapshot.x_dout.un1_s62_i/din1 (LUT4)                       x_core.L[22][11].rlb.lg[2].ls[1].lut[1]:in3h
        0.065  3.339 ^ debugger.x_snapshot.x_dout.un1_s62_i/dout                             
    41                 debugger.x_snapshot.x_dout.un1_s62_i_0 (net)                          
        1.123  4.462 ^ debugger.x_snapshot.x_dout.genblk1_s_32_/ce (DFFNE)                    x_core.L[22][14].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:ce
               4.462   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.754 21.754   clock network delay (propagated)                                      
       -0.040 21.714   clock uncertainty                                                     
        0.067 21.781   clock reconvergence pessimism                                         
              21.781 ^ debugger.x_snapshot.x_dout.genblk1_s_32_/ckn (DFFNE)                   x_core.L[22][14].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.084 21.697   library setup time                                                    
              21.697   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.697   data required time                                                    
              -4.462   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.016 17.219   statistical adjustment                                                
              17.219   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_19'></A><h4>  </h4>
<h5> Path Id: sc_s19 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_dout.genblk1_s_33_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.187
Net Delay: 2.397
Clock Skew: -0.141 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.962  1.962   clock network delay (propagated)                                      
        0.000  1.962 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.039  2.001 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.273  3.274 ^ debugger.x_snapshot.x_dout.un1_s62_i/din1 (LUT4)                       x_core.L[22][11].rlb.lg[2].ls[1].lut[1]:in3h
        0.065  3.339 ^ debugger.x_snapshot.x_dout.un1_s62_i/dout                             
    41                 debugger.x_snapshot.x_dout.un1_s62_i_0 (net)                          
        1.124  4.463 ^ debugger.x_snapshot.x_dout.genblk1_s_33_/ce (DFFNE)                    x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:ce
               4.463   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.754 21.754   clock network delay (propagated)                                      
       -0.040 21.714   clock uncertainty                                                     
        0.067 21.781   clock reconvergence pessimism                                         
              21.781 ^ debugger.x_snapshot.x_dout.genblk1_s_33_/ckn (DFFNE)                   x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:clk
       -0.083 21.698   library setup time                                                    
              21.698   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.698   data required time                                                    
              -4.463   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.016 17.219   statistical adjustment                                                
              17.219   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<h3> Critical Timing Paths - Slow Corner - Hold (min) </h3>
<A name='staDetail_20'></A><h4>  </h4>
<h5> Path Id: sc_h0 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.029
Net Delay: 0.041
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.793  1.793   clock network delay (propagated)                                          
        0.000  1.793 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[1].smux_seq_omux.seq[2]:clk
        0.045  1.838 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_13[1] (net)                  
        0.041  1.879 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_/d (DFF)  x_core.L[23][12].rlb.lg[2].ls[1].smux_seq_omux.seq[3]:d
               1.879   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.886  1.886   clock network delay (propagated)                                          
        0.030  1.916   clock uncertainty                                                         
       -0.093  1.823   clock reconvergence pessimism                                             
               1.823 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[1].smux_seq_omux.seq[3]:clk
        0.016  1.839   library hold time                                                         
               1.839   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.839   data required time                                                        
              -1.879   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.034   statistical adjustment                                                    
               0.034   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_21'></A><h4>  </h4>
<h5> Path Id: sc_h1 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff1 (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff2 (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.029
Net Delay: 0.041
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                Placement
-------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                   
        1.813  1.813   clock network delay (propagated)                          
        0.000  1.813 ^ debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff1/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:clk
        0.042  1.855 v debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff1/q       
     1                 debugger.x_snapshot.x_monitor.x_synch_arm.x.n (net)       
        0.041  1.896 v debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff2/d (DFF)  x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[3]:d
               1.896   data arrival time                                         

        0.000  0.000   clock i_clk (rise edge)                                   
        1.907  1.907   clock network delay (propagated)                          
        0.030  1.937   clock uncertainty                                         
       -0.094  1.843   clock reconvergence pessimism                             
               1.843 ^ debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff2/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[3]:clk
        0.013  1.856   library hold time                                         
               1.856   data required time                                        
-------------------------------------------------------------------------------------------------------------------------------------------
               1.856   data required time                                        
              -1.896   data arrival time                                         
-------------------------------------------------------------------------------------------------------------------------------------------
       -0.005  0.035   statistical adjustment                                    
               0.035   slack (MET)                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_22'></A><h4>  </h4>
<h5> Path Id: sc_h2 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.029
Net Delay: 0.041
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.804  1.804   clock network delay (propagated)                                          
        0.000  1.804 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_1_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[2]:clk
        0.043  1.847 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_17[1] (net)                  
        0.041  1.888 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_2_/d (DFF)  x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[3]:d
               1.888   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.899  1.899   clock network delay (propagated)                                          
        0.030  1.929   clock uncertainty                                                         
       -0.095  1.834   clock reconvergence pessimism                                             
               1.834 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_2_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[3]:clk
        0.014  1.848   library hold time                                                         
               1.848   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.848   data required time                                                        
              -1.888   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.005  0.035   statistical adjustment                                                    
               0.035   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_23'></A><h4>  </h4>
<h5> Path Id: sc_h3 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff1 (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff2 (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.029
Net Delay: 0.041
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                 Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                    
        1.818  1.818   clock network delay (propagated)                                           
        0.000  1.818 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff1/ck (DFF) x_core.L[19][11].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
        0.040  1.858 v debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff1/q       
     1                 debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.n (net)       
        0.041  1.899 v debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff2/d (DFF)  x_core.L[19][11].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:d
               1.899   data arrival time                                                          

        0.000  0.000   clock i_clk (rise edge)                                                    
        1.913  1.913   clock network delay (propagated)                                           
        0.030  1.943   clock uncertainty                                                          
       -0.095  1.848   clock reconvergence pessimism                                              
               1.848 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff2/ck (DFF) x_core.L[19][11].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:clk
        0.011  1.859   library hold time                                                          
               1.859   data required time                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.859   data required time                                                         
              -1.899   data arrival time                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.005  0.035   statistical adjustment                                                     
               0.035   slack (MET)                                                                

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_24'></A><h4>  </h4>
<h5> Path Id: sc_h4 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_trigger_pipeline.pipeline_wide_36__stage_0_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.029
Net Delay: 0.041
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.799  1.799   clock network delay (propagated)                                          
        0.000  1.799 ^ debugger.x_snapshot.x_trigger_pipeline.pipeline_wide_36__stage_0_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[0]:clk
        0.046  1.845 v debugger.x_snapshot.x_trigger_pipeline.pipeline_wide_36__stage_0_/q       
     2                 debugger.x_snapshot.x_trigger_pipeline.stage_1[0] (net)                   
        0.041  1.886 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/d (DFF)  x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[1]:d
               1.886   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.893  1.893   clock network delay (propagated)                                          
        0.030  1.923   clock uncertainty                                                         
       -0.094  1.829   clock reconvergence pessimism                                             
               1.829 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[1]:clk
        0.017  1.846   library hold time                                                         
               1.846   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.846   data required time                                                        
              -1.886   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.004  0.036   statistical adjustment                                                    
               0.036   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_25'></A><h4>  </h4>
<h5> Path Id: sc_h5 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.029
Net Delay: 0.042
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.804  1.804   clock network delay (propagated)                                          
        0.000  1.804 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_1_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[0]:clk
        0.043  1.847 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_18[1] (net)                  
        0.042  1.889 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_2_/d (DFF)  x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[1]:d
               1.889   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.899  1.899   clock network delay (propagated)                                          
        0.030  1.929   clock uncertainty                                                         
       -0.095  1.834   clock reconvergence pessimism                                             
               1.834 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_2_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[1]:clk
        0.014  1.848   library hold time                                                         
               1.848   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.848   data required time                                                        
              -1.889   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.005  0.036   statistical adjustment                                                    
               0.036   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_26'></A><h4>  </h4>
<h5> Path Id: sc_h6 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_synch_rstn.x_ff1 (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_synch_rstn.x_ff2 (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.030
Net Delay: 0.042
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                     Placement
--------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                        
        1.813  1.813   clock network delay (propagated)               
        0.000  1.813 ^ debugger.x_snapshot.x_synch_rstn.x_ff1/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[0]:clk
        0.043  1.856 v debugger.x_snapshot.x_synch_rstn.x_ff1/q       
     1                 debugger.x_snapshot.x_synch_rstn.n (net)       
        0.042  1.898 v debugger.x_snapshot.x_synch_rstn.x_ff2/d (DFF)  x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[1]:d
               1.898   data arrival time                              

        0.000  0.000   clock i_clk (rise edge)                        
        1.907  1.907   clock network delay (propagated)               
        0.030  1.937   clock uncertainty                              
       -0.094  1.843   clock reconvergence pessimism                  
               1.843 ^ debugger.x_snapshot.x_synch_rstn.x_ff2/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[1]:clk
        0.013  1.856   library hold time                              
               1.856   data required time                             
--------------------------------------------------------------------------------------------------------------------------------
               1.856   data required time                             
              -1.898   data arrival time                              
--------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.036   statistical adjustment                         
               0.036   slack (MET)                                    

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_27'></A><h4>  </h4>
<h5> Path Id: sc_h7 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.038
Net Delay: 0.044
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.799  1.799   clock network delay (propagated)                                          
        0.000  1.799 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[1]:clk
        0.054  1.853 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_2[1] (net)                   
        0.044  1.897 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_2_/d (DFF)  x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[2]:d
               1.897   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.893  1.893   clock network delay (propagated)                                          
        0.030  1.923   clock uncertainty                                                         
       -0.094  1.829   clock reconvergence pessimism                                             
               1.829 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_2_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[2]:clk
        0.016  1.845   library hold time                                                         
               1.845   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.845   data required time                                                        
              -1.897   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.046   statistical adjustment                                                    
               0.046   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_28'></A><h4>  </h4>
<h5> Path Id: sc_h8 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.039
Net Delay: 0.043
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.793  1.793   clock network delay (propagated)                                          
        0.000  1.793 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_1_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[0].smux_seq_omux.seq[1]:clk
        0.054  1.847 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_16[1] (net)                  
        0.043  1.890 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_2_/d (DFF)  x_core.L[23][12].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:d
               1.890   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.886  1.886   clock network delay (propagated)                                          
        0.030  1.916   clock uncertainty                                                         
       -0.093  1.823   clock reconvergence pessimism                                             
               1.823 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_2_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:clk
        0.015  1.838   library hold time                                                         
               1.838   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.838   data required time                                                        
              -1.890   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.046   statistical adjustment                                                    
               0.046   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_29'></A><h4>  </h4>
<h5> Path Id: sc_h9 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.039
Net Delay: 0.043
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.804  1.804   clock network delay (propagated)                                          
        0.000  1.804 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_1_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[0].smux_seq_omux.seq[1]:clk
        0.052  1.856 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_21[1] (net)                  
        0.043  1.899 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_2_/d (DFF)  x_core.L[24][11].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:d
               1.899   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.899  1.899   clock network delay (propagated)                                          
        0.030  1.929   clock uncertainty                                                         
       -0.095  1.834   clock reconvergence pessimism                                             
               1.834 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_2_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:clk
        0.013  1.847   library hold time                                                         
               1.847   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.847   data required time                                                        
              -1.899   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.046   statistical adjustment                                                    
               0.046   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_30'></A><h4>  </h4>
<h5> Path Id: sc_h10 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.058
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.840  1.840   clock network delay (propagated)                                                                      
        0.000  1.840 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.160  2.000 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_high_27_           
               2.000   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.928  1.928   clock network delay (propagated)                                                                      
        0.030  1.958   clock uncertainty                                                                                     
       -0.088  1.870   clock reconvergence pessimism                                                                         
               1.870 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.102  1.972   library hold time                                                                                     
               1.972   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.972   data required time                                                                                    
              -2.000   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.005  0.023   statistical adjustment                                                                                
               0.023   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_31'></A><h4>  </h4>
<h5> Path Id: sc_h11 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.062
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.840  1.840   clock network delay (propagated)                                                                      
        0.000  1.840 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.163  2.003 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_high_43_           
               2.003   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.928  1.928   clock network delay (propagated)                                                                      
        0.030  1.958   clock uncertainty                                                                                     
       -0.088  1.870   clock reconvergence pessimism                                                                         
               1.870 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.101  1.971   library hold time                                                                                     
               1.971   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.971   data required time                                                                                    
              -2.003   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.026   statistical adjustment                                                                                
               0.026   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_32'></A><h4>  </h4>
<h5> Path Id: sc_h12 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.064
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.840  1.840   clock network delay (propagated)                                                                      
        0.000  1.840 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.171  2.011 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_low_63_            
               2.011   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.928  1.928   clock network delay (propagated)                                                                      
        0.030  1.958   clock uncertainty                                                                                     
       -0.088  1.870   clock reconvergence pessimism                                                                         
               1.870 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.107  1.977   library hold time                                                                                     
               1.977   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.977   data required time                                                                                    
              -2.011   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.005  0.029   statistical adjustment                                                                                
               0.029   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_33'></A><h4>  </h4>
<h5> Path Id: sc_h13 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.065
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.840  1.840   clock network delay (propagated)                                                                      
        0.000  1.840 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.174  2.014 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_low_66_            
               2.014   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.928  1.928   clock network delay (propagated)                                                                      
        0.030  1.958   clock uncertainty                                                                                     
       -0.088  1.870   clock reconvergence pessimism                                                                         
               1.870 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.109  1.979   library hold time                                                                                     
               1.979   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.979   data required time                                                                                    
              -2.014   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.005  0.030   statistical adjustment                                                                                
               0.030   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_34'></A><h4>  </h4>
<h5> Path Id: sc_h14 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.067
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.840  1.840   clock network delay (propagated)                                                                      
        0.000  1.840 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.173  2.013 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_low_69_            
               2.013   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.928  1.928   clock network delay (propagated)                                                                      
        0.030  1.958   clock uncertainty                                                                                     
       -0.088  1.870   clock reconvergence pessimism                                                                         
               1.870 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.106  1.976   library hold time                                                                                     
               1.976   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.976   data required time                                                                                    
              -2.013   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.031   statistical adjustment                                                                                
               0.031   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_35'></A><h4>  </h4>
<h5> Path Id: sc_h15 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.066
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.840  1.840   clock network delay (propagated)                                                                      
        0.000  1.840 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.158  1.998 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_high_22_           
               1.998   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.928  1.928   clock network delay (propagated)                                                                      
        0.030  1.958   clock uncertainty                                                                                     
       -0.088  1.870   clock reconvergence pessimism                                                                         
               1.870 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.092  1.962   library hold time                                                                                     
               1.962   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.962   data required time                                                                                    
              -1.998   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.005  0.031   statistical adjustment                                                                                
               0.031   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_36'></A><h4>  </h4>
<h5> Path Id: sc_h16 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.067
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.840  1.840   clock network delay (propagated)                                                                      
        0.000  1.840 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.168  2.008 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_low_30_            
               2.008   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.928  1.928   clock network delay (propagated)                                                                      
        0.030  1.958   clock uncertainty                                                                                     
       -0.088  1.870   clock reconvergence pessimism                                                                         
               1.870 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.101  1.971   library hold time                                                                                     
               1.971   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.971   data required time                                                                                    
              -2.008   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.005  0.032   statistical adjustment                                                                                
               0.032   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_37'></A><h4>  </h4>
<h5> Path Id: sc_h17 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.068
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.840  1.840   clock network delay (propagated)                                                                      
        0.000  1.840 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.169  2.009 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_low_38_            
               2.009   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.928  1.928   clock network delay (propagated)                                                                      
        0.030  1.958   clock uncertainty                                                                                     
       -0.088  1.870   clock reconvergence pessimism                                                                         
               1.870 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.101  1.971   library hold time                                                                                     
               1.971   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.971   data required time                                                                                    
              -2.009   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.005  0.033   statistical adjustment                                                                                
               0.033   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_38'></A><h4>  </h4>
<h5> Path Id: sc_h18 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff1 (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff2 (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.028
Net Delay: 0.041
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                 Placement
--------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                      
        1.739  1.739   clock network delay (propagated)                           
        0.000  1.739 ^ debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff1/ck (DFF) x_core.L[20][11].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:clk
        0.045  1.784 v debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff1/q       
     1                 debugger.x_snapshot.x_monitor.x_synch_full.x.n (net)       
        0.041  1.825 v debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff2/d (DFF)  x_core.L[20][11].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:d
               1.825   data arrival time                                          

        0.000  0.000   clock tck (rise edge)                                      
        1.834  1.834   clock network delay (propagated)                           
        0.030  1.864   clock uncertainty                                          
       -0.095  1.769   clock reconvergence pessimism                              
               1.769 ^ debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff2/ck (DFF) x_core.L[20][11].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:clk
        0.017  1.786   library hold time                                          
               1.786   data required time                                         
--------------------------------------------------------------------------------------------------------------------------------------------
               1.786   data required time                                         
              -1.825   data arrival time                                          
--------------------------------------------------------------------------------------------------------------------------------------------
       -0.005  0.034   statistical adjustment                                     
               0.034   slack (MET)                                                

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_39'></A><h4>  </h4>
<h5> Path Id: sc_h19 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_select.genblk1_s_3_ (rising edge-triggered flip-flop clocked by tck')
Endpoint: debugger.x_jtap_interface.x_select.genblk1_s_2_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: min
Logic Delay: 0.028
Net Delay: 0.041
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay    Time   Description                                                 Placement
---------------------------------------------------------------------------------------------------------------------------------------------
       20.000  20.000   clock tck' (rise edge)                                     
        1.750  21.750   clock network delay (propagated)                           
        0.000  21.750 ^ debugger.x_jtap_interface.x_select.genblk1_s_3_/ckn (DFFNE) x_core.L[21][10].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:clk
        0.044  21.794 v debugger.x_jtap_interface.x_select.genblk1_s_3_/q          
     2                  debugger.s[3] (net)                                        
        0.041  21.835 v debugger.x_jtap_interface.x_select.genblk1_s_2_/d (DFFNE)   x_core.L[21][10].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:d
               21.835   data arrival time                                          

       20.000  20.000   clock tck' (rise edge)                                     
        1.849  21.849   clock network delay (propagated)                           
        0.030  21.879   clock uncertainty                                          
       -0.099  21.780   clock reconvergence pessimism                              
               21.780 ^ debugger.x_jtap_interface.x_select.genblk1_s_2_/ckn (DFFNE) x_core.L[21][10].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:clk
        0.016  21.796   library hold time                                          
               21.796   data required time                                         
---------------------------------------------------------------------------------------------------------------------------------------------
               21.796   data required time                                         
              -21.835   data arrival time                                          
---------------------------------------------------------------------------------------------------------------------------------------------
       -0.005   0.034   statistical adjustment                                     
                0.034   slack (MET)                                                

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<h3> Critical Timing Paths - Fast Corner - Setup (max) </h3>
<A name='staDetail_40'></A><h4>  </h4>
<h5> Path Id: fc_s0 </h5>
<p> <pre>Startpoint: sender_object.counter_0_mod_22_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: sender_object.counter_0_mod_ns_24_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.381
Net Delay: 1.407
Clock Skew: -0.009
Logic Levels: 6
Fast-connects: 2

Fanout  Delay   Time   Description                                        Placement
-----------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                           
        1.365  1.365   clock network delay (propagated)                  
        0.000  1.365 ^ sender_object.counter_0_mod_22_/ck (DFFR)          x_core.L[10][13].rlb.lg[1].ls[1].smux_seq_omux.seq[2]:clk
        0.029  1.394 ^ sender_object.counter_0_mod_22_/q                 
     2                 sender_object.counter_0_mod[22] (net)             
        0.288  1.682 ^ sender_object.counter7_3_or_i/din4 (LUT6)          x_core.L[10][14].rlb.lg[2].ls[1].lut[1]:in0
        0.087  1.769 v sender_object.counter7_3_or_i/dout                
     1                 sender_object.counter7_3_or_i_0 (net)             
        0.246  2.015 v sender_object.counter7_0_0/a[3] (ALU8i)            x_core.L[10][12].rlb.lg[0].alu.add:x[3]
        0.081  2.096 ^ sender_object.counter7_0_0/s[5]                   
     3                 sender_object.counter7_0_0403.sum[5] (net)        
        0.191  2.287 ^ sender_object.counter_6_0_axb_0_lofx/din0 (LUT2)   x_core.L[10][11].rlb.lg[2].ls[1].lut[1]:in4
        0.034  2.321 ^ sender_object.counter_6_0_axb_0_lofx/dout         
    27                 sender_object.counter_6_0_axb_0_lofx_Z (net)      
        0.498  2.819 ^ sender_object.counter_6_0_cry_16_0/a[5] (ALU8i)    x_core.L[10][13].rlb.lg[1].alu.add:x[5]
        0.085  2.904 ^ sender_object.counter_6_0_cry_16_0/cout           
     1                 sender_object.counter_6_0_cry_23 (net)            
        0.000  2.904 ^ sender_object.counter_6_0_cry_24_0/cin (ALU8i)     x_core.L[10][14].rlb.lg[1].alu.add:ci
        0.034  2.938 v sender_object.counter_6_0_cry_24_0/s[0]           
     1                 sender_object.counter_6_0_cry_24_0402.sum[0] (net)
        0.164  3.102 v sender_object.counter_0_mod_ns_0_24_/din2 (LUT4)   x_core.L[10][14].rlb.lg[0].ls[0].lut[0]:in5
        0.021  3.123 ^ sender_object.counter_0_mod_ns_0_24_/dout         
     1                 sender_object.counter_6_ns[24] (net)              
        0.020  3.143 ^ sender_object.counter_0_mod_ns_24_/d (DFFR)        x_core.L[10][14].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:d
               3.143   data arrival time                                 

       10.000 10.000   clock i_clk (rise edge)                           
        1.302 11.302   clock network delay (propagated)                  
       -0.107 11.195   clock uncertainty                                 
        0.054 11.249   clock reconvergence pessimism                     
              11.249 ^ sender_object.counter_0_mod_ns_24_/ck (DFFR)       x_core.L[10][14].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.010 11.239   library setup time                                
              11.239   data required time                                
-----------------------------------------------------------------------------------------------------------------------------------
              11.239   data required time                                
              -3.143   data arrival time                                 
-----------------------------------------------------------------------------------------------------------------------------------
       -0.011  8.085   statistical adjustment                            
               8.085   slack (MET)                                       

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_41'></A><h4>  </h4>
<h5> Path Id: fc_s1 </h5>
<p> <pre>Startpoint: sender_object.counter_0_mod_22_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: sender_object.counter_0_mod_ns_20_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.361
Net Delay: 1.404
Clock Skew: -0.006
Logic Levels: 5
Fast-connects: 1

Fanout  Delay   Time   Description                                        Placement
-----------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                           
        1.365  1.365   clock network delay (propagated)                  
        0.000  1.365 ^ sender_object.counter_0_mod_22_/ck (DFFR)          x_core.L[10][13].rlb.lg[1].ls[1].smux_seq_omux.seq[2]:clk
        0.029  1.394 ^ sender_object.counter_0_mod_22_/q                 
     2                 sender_object.counter_0_mod[22] (net)             
        0.288  1.682 ^ sender_object.counter7_3_or_i/din4 (LUT6)          x_core.L[10][14].rlb.lg[2].ls[1].lut[1]:in0
        0.087  1.769 v sender_object.counter7_3_or_i/dout                
     1                 sender_object.counter7_3_or_i_0 (net)             
        0.246  2.015 v sender_object.counter7_0_0/a[3] (ALU8i)            x_core.L[10][12].rlb.lg[0].alu.add:x[3]
        0.081  2.096 ^ sender_object.counter7_0_0/s[5]                   
     3                 sender_object.counter7_0_0403.sum[5] (net)        
        0.191  2.287 ^ sender_object.counter_6_0_axb_0_lofx/din0 (LUT2)   x_core.L[10][11].rlb.lg[2].ls[1].lut[1]:in4
        0.034  2.321 ^ sender_object.counter_6_0_axb_0_lofx/dout         
    27                 sender_object.counter_6_0_axb_0_lofx_Z (net)      
        0.474  2.795 ^ sender_object.counter_6_0_cry_16_0/a[4] (ALU8i)    x_core.L[10][13].rlb.lg[1].alu.add:x[4]
        0.040  2.835 ^ sender_object.counter_6_0_cry_16_0/s[4]           
     1                 sender_object.counter_6_0_cry_16_0401.sum[4] (net)
        0.181  3.016 ^ sender_object.counter_0_mod_ns_0_20_/din2 (LUT4)   x_core.L[10][13].rlb.lg[0].ls[0].lut[1]:in1
        0.081  3.097 ^ sender_object.counter_0_mod_ns_0_20_/dout         
     1                 sender_object.counter_6_ns[20] (net)              
        0.024  3.121 ^ sender_object.counter_0_mod_ns_20_/d (DFFR)        x_core.L[10][13].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:d
               3.121   data arrival time                                 

       10.000 10.000   clock i_clk (rise edge)                           
        1.305 11.305   clock network delay (propagated)                  
       -0.108 11.197   clock uncertainty                                 
        0.054 11.251   clock reconvergence pessimism                     
              11.251 ^ sender_object.counter_0_mod_ns_20_/ck (DFFR)       x_core.L[10][13].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.009 11.242   library setup time                                
              11.242   data required time                                
-----------------------------------------------------------------------------------------------------------------------------------
              11.242   data required time                                
              -3.121   data arrival time                                 
-----------------------------------------------------------------------------------------------------------------------------------
       -0.011  8.110   statistical adjustment                            
               8.110   slack (MET)                                       

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_42'></A><h4>  </h4>
<h5> Path Id: fc_s2 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_3_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.345
Net Delay: 1.357
Clock Skew: -0.030
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.252  1.252   clock network delay (propagated)                                    
        0.000  1.252 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.257  1.509 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.933  2.442 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.034  2.476 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.424  2.900 ^ recvr_object.led_bits_3_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:ce
               2.900   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.210 11.210   clock network delay (propagated)                                    
       -0.108 11.102   clock uncertainty                                                   
        0.012 11.114   clock reconvergence pessimism                                       
              11.114 ^ recvr_object.led_bits_3_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:clk
       -0.054 11.060   library setup time                                                  
              11.060   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.060   data required time                                                  
              -2.900   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.010  8.170   statistical adjustment                                              
               8.170   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_43'></A><h4>  </h4>
<h5> Path Id: fc_s3 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_1_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.345
Net Delay: 1.357
Clock Skew: -0.030
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.252  1.252   clock network delay (propagated)                                    
        0.000  1.252 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.257  1.509 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.933  2.442 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.034  2.476 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.424  2.900 ^ recvr_object.led_bits_1_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:ce
               2.900   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.210 11.210   clock network delay (propagated)                                    
       -0.108 11.102   clock uncertainty                                                   
        0.012 11.114   clock reconvergence pessimism                                       
              11.114 ^ recvr_object.led_bits_1_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:clk
       -0.054 11.060   library setup time                                                  
              11.060   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.060   data required time                                                  
              -2.900   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.010  8.170   statistical adjustment                                              
               8.170   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_44'></A><h4>  </h4>
<h5> Path Id: fc_s4 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_7_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.345
Net Delay: 1.357
Clock Skew: -0.030
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.252  1.252   clock network delay (propagated)                                    
        0.000  1.252 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.257  1.509 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.933  2.442 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.034  2.476 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.424  2.900 ^ recvr_object.led_bits_7_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               2.900   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.210 11.210   clock network delay (propagated)                                    
       -0.108 11.102   clock uncertainty                                                   
        0.012 11.114   clock reconvergence pessimism                                       
              11.114 ^ recvr_object.led_bits_7_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.054 11.060   library setup time                                                  
              11.060   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.060   data required time                                                  
              -2.900   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.010  8.170   statistical adjustment                                              
               8.170   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_45'></A><h4>  </h4>
<h5> Path Id: fc_s5 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_5_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.345
Net Delay: 1.357
Clock Skew: -0.030
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.252  1.252   clock network delay (propagated)                                    
        0.000  1.252 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.257  1.509 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.933  2.442 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.034  2.476 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.424  2.900 ^ recvr_object.led_bits_5_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:ce
               2.900   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.210 11.210   clock network delay (propagated)                                    
       -0.108 11.102   clock uncertainty                                                   
        0.012 11.114   clock reconvergence pessimism                                       
              11.114 ^ recvr_object.led_bits_5_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.054 11.060   library setup time                                                  
              11.060   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.060   data required time                                                  
              -2.900   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.010  8.170   statistical adjustment                                              
               8.170   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_46'></A><h4>  </h4>
<h5> Path Id: fc_s6 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_0_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.344
Net Delay: 1.357
Clock Skew: -0.030
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.252  1.252   clock network delay (propagated)                                    
        0.000  1.252 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.257  1.509 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.933  2.442 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.034  2.476 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.424  2.900 ^ recvr_object.led_bits_0_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[3]:ce
               2.900   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.210 11.210   clock network delay (propagated)                                    
       -0.108 11.102   clock uncertainty                                                   
        0.012 11.114   clock reconvergence pessimism                                       
              11.114 ^ recvr_object.led_bits_0_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[3]:clk
       -0.053 11.061   library setup time                                                  
              11.061   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.061   data required time                                                  
              -2.900   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.010  8.171   statistical adjustment                                              
               8.171   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_47'></A><h4>  </h4>
<h5> Path Id: fc_s7 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_4_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.344
Net Delay: 1.357
Clock Skew: -0.030
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.252  1.252   clock network delay (propagated)                                    
        0.000  1.252 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.257  1.509 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.933  2.442 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.034  2.476 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.424  2.900 ^ recvr_object.led_bits_4_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:ce
               2.900   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.210 11.210   clock network delay (propagated)                                    
       -0.108 11.102   clock uncertainty                                                   
        0.012 11.114   clock reconvergence pessimism                                       
              11.114 ^ recvr_object.led_bits_4_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:clk
       -0.053 11.061   library setup time                                                  
              11.061   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.061   data required time                                                  
              -2.900   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.010  8.171   statistical adjustment                                              
               8.171   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_48'></A><h4>  </h4>
<h5> Path Id: fc_s8 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.342
Net Delay: 1.357
Clock Skew: -0.030
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.252  1.252   clock network delay (propagated)                                    
        0.000  1.252 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.257  1.509 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.933  2.442 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.034  2.476 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.424  2.900 ^ recvr_object.led_bits_2_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[1]:ce
               2.900   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.210 11.210   clock network delay (propagated)                                    
       -0.108 11.102   clock uncertainty                                                   
        0.012 11.114   clock reconvergence pessimism                                       
              11.114 ^ recvr_object.led_bits_2_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[1]:clk
       -0.051 11.063   library setup time                                                  
              11.063   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.063   data required time                                                  
              -2.900   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.010  8.173   statistical adjustment                                              
               8.173   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_49'></A><h4>  </h4>
<h5> Path Id: fc_s9 </h5>
<p> <pre>Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_6_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.342
Net Delay: 1.357
Clock Skew: -0.030
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.252  1.252   clock network delay (propagated)                                    
        0.000  1.252 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.257  1.509 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.933  2.442 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.034  2.476 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.424  2.900 ^ recvr_object.led_bits_6_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[1]:ce
               2.900   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.210 11.210   clock network delay (propagated)                                    
       -0.108 11.102   clock uncertainty                                                   
        0.012 11.114   clock reconvergence pessimism                                       
              11.114 ^ recvr_object.led_bits_6_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[1]:clk
       -0.051 11.063   library setup time                                                  
              11.063   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.063   data required time                                                  
              -2.900   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.010  8.173   statistical adjustment                                              
               8.173   slack (MET)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_50'></A><h4>  </h4>
<h5> Path Id: fc_s10 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_17_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.118
Net Delay: 1.825
Clock Skew: -0.085 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.409  1.409   clock network delay (propagated)                                      
        0.000  1.409 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.441 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.182  2.623 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.032  2.655 ^ debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.643  3.298 ^ debugger.x_snapshot.x_status.genblk1_s_17_/ce (DFFNE)                  x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               3.298   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.284 21.284   clock network delay (propagated)                                      
       -0.040 21.244   clock uncertainty                                                     
        0.040 21.284   clock reconvergence pessimism                                         
              21.284 ^ debugger.x_snapshot.x_status.genblk1_s_17_/ckn (DFFNE)                 x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.054 21.230   library setup time                                                    
              21.230   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.230   data required time                                                    
              -3.298   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.011 17.921   statistical adjustment                                                
              17.921   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_51'></A><h4>  </h4>
<h5> Path Id: fc_s11 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_16_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.118
Net Delay: 1.825
Clock Skew: -0.085 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.409  1.409   clock network delay (propagated)                                      
        0.000  1.409 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.441 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.182  2.623 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.032  2.655 ^ debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.643  3.298 ^ debugger.x_snapshot.x_status.genblk1_s_16_/ce (DFFNE)                  x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:ce
               3.298   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.284 21.284   clock network delay (propagated)                                      
       -0.040 21.244   clock uncertainty                                                     
        0.040 21.284   clock reconvergence pessimism                                         
              21.284 ^ debugger.x_snapshot.x_status.genblk1_s_16_/ckn (DFFNE)                 x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.054 21.230   library setup time                                                    
              21.230   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.230   data required time                                                    
              -3.298   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.011 17.921   statistical adjustment                                                
              17.921   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_52'></A><h4>  </h4>
<h5> Path Id: fc_s12 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_0_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.119
Net Delay: 1.784
Clock Skew: -0.083 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.409  1.409   clock network delay (propagated)                                      
        0.000  1.409 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.441 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.182  2.623 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.032  2.655 ^ debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.602  3.257 ^ debugger.x_snapshot.x_status.genblk1_s_0_/ce (DFFNE)                   x_core.L[20][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               3.257   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.286 21.286   clock network delay (propagated)                                      
       -0.040 21.246   clock uncertainty                                                     
        0.040 21.286   clock reconvergence pessimism                                         
              21.286 ^ debugger.x_snapshot.x_status.genblk1_s_0_/ckn (DFFNE)                  x_core.L[20][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.055 21.231   library setup time                                                    
              21.231   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.231   data required time                                                    
              -3.257   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.012 17.962   statistical adjustment                                                
              17.962   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_53'></A><h4>  </h4>
<h5> Path Id: fc_s13 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_9_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.118
Net Delay: 1.727
Clock Skew: -0.083 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.409  1.409   clock network delay (propagated)                                      
        0.000  1.409 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.441 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.182  2.623 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.032  2.655 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.545  3.200 v debugger.x_snapshot.x_status.genblk1_s_9_/ce (DFFNE)                   x_core.L[19][9].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:ce
               3.200   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.287 21.287   clock network delay (propagated)                                      
       -0.040 21.247   clock uncertainty                                                     
        0.039 21.286   clock reconvergence pessimism                                         
              21.286 ^ debugger.x_snapshot.x_status.genblk1_s_9_/ckn (DFFNE)                  x_core.L[19][9].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:clk
       -0.054 21.232   library setup time                                                    
              21.232   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.232   data required time                                                    
              -3.200   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.012 18.020   statistical adjustment                                                
              18.020   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_54'></A><h4>  </h4>
<h5> Path Id: fc_s14 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_10_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.118
Net Delay: 1.727
Clock Skew: -0.083 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.409  1.409   clock network delay (propagated)                                      
        0.000  1.409 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.441 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.182  2.623 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.032  2.655 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.545  3.200 v debugger.x_snapshot.x_status.genblk1_s_10_/ce (DFFNE)                  x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:ce
               3.200   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.287 21.287   clock network delay (propagated)                                      
       -0.040 21.247   clock uncertainty                                                     
        0.039 21.286   clock reconvergence pessimism                                         
              21.286 ^ debugger.x_snapshot.x_status.genblk1_s_10_/ckn (DFFNE)                 x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.054 21.232   library setup time                                                    
              21.232   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.232   data required time                                                    
              -3.200   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.012 18.020   statistical adjustment                                                
              18.020   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_55'></A><h4>  </h4>
<h5> Path Id: fc_s15 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_15_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.114
Net Delay: 1.727
Clock Skew: -0.083 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.409  1.409   clock network delay (propagated)                                      
        0.000  1.409 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.441 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.182  2.623 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.032  2.655 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.545  3.200 v debugger.x_snapshot.x_status.genblk1_s_15_/ce (DFFNE)                  x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               3.200   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.287 21.287   clock network delay (propagated)                                      
       -0.040 21.247   clock uncertainty                                                     
        0.039 21.286   clock reconvergence pessimism                                         
              21.286 ^ debugger.x_snapshot.x_status.genblk1_s_15_/ckn (DFFNE)                 x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.050 21.236   library setup time                                                    
              21.236   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.236   data required time                                                    
              -3.200   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.012 18.024   statistical adjustment                                                
              18.024   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_56'></A><h4>  </h4>
<h5> Path Id: fc_s16 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_5_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.115
Net Delay: 1.687
Clock Skew: -0.081 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.409  1.409   clock network delay (propagated)                                      
        0.000  1.409 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.441 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.182  2.623 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.032  2.655 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.505  3.160 v debugger.x_snapshot.x_status.genblk1_s_5_/ce (DFFNE)                   x_core.L[20][8].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               3.160   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.288 21.288   clock network delay (propagated)                                      
       -0.040 21.248   clock uncertainty                                                     
        0.040 21.288   clock reconvergence pessimism                                         
              21.288 ^ debugger.x_snapshot.x_status.genblk1_s_5_/ckn (DFFNE)                  x_core.L[20][8].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.051 21.237   library setup time                                                    
              21.237   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.237   data required time                                                    
              -3.160   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.011 18.066   statistical adjustment                                                
              18.066   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_57'></A><h4>  </h4>
<h5> Path Id: fc_s17 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_dout.genblk1_s_33_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.132
Net Delay: 1.651
Clock Skew: -0.095 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.409  1.409   clock network delay (propagated)                                      
        0.000  1.409 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.441 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        0.878  2.319 ^ debugger.x_snapshot.x_dout.un1_s62_i/din1 (LUT4)                       x_core.L[22][11].rlb.lg[2].ls[1].lut[1]:in3h
        0.045  2.364 ^ debugger.x_snapshot.x_dout.un1_s62_i/dout                             
    41                 debugger.x_snapshot.x_dout.un1_s62_i_0 (net)                          
        0.773  3.137 ^ debugger.x_snapshot.x_dout.genblk1_s_33_/ce (DFFNE)                    x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:ce
               3.137   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.274 21.274   clock network delay (propagated)                                      
       -0.040 21.234   clock uncertainty                                                     
        0.040 21.274   clock reconvergence pessimism                                         
              21.274 ^ debugger.x_snapshot.x_dout.genblk1_s_33_/ckn (DFFNE)                   x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:clk
       -0.055 21.219   library setup time                                                    
              21.219   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.219   data required time                                                    
              -3.137   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.011 18.071   statistical adjustment                                                
              18.071   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_58'></A><h4>  </h4>
<h5> Path Id: fc_s18 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_dout.genblk1_s_34_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.132
Net Delay: 1.651
Clock Skew: -0.095 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.409  1.409   clock network delay (propagated)                                      
        0.000  1.409 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.441 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        0.878  2.319 ^ debugger.x_snapshot.x_dout.un1_s62_i/din1 (LUT4)                       x_core.L[22][11].rlb.lg[2].ls[1].lut[1]:in3h
        0.045  2.364 ^ debugger.x_snapshot.x_dout.un1_s62_i/dout                             
    41                 debugger.x_snapshot.x_dout.un1_s62_i_0 (net)                          
        0.773  3.137 ^ debugger.x_snapshot.x_dout.genblk1_s_34_/ce (DFFNE)                    x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:ce
               3.137   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.274 21.274   clock network delay (propagated)                                      
       -0.040 21.234   clock uncertainty                                                     
        0.040 21.274   clock reconvergence pessimism                                         
              21.274 ^ debugger.x_snapshot.x_dout.genblk1_s_34_/ckn (DFFNE)                   x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:clk
       -0.055 21.219   library setup time                                                    
              21.219   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.219   data required time                                                    
              -3.137   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.011 18.071   statistical adjustment                                                
              18.071   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_59'></A><h4>  </h4>
<h5> Path Id: fc_s19 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_dout.genblk1_s_31_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.132
Net Delay: 1.651
Clock Skew: -0.095 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.409  1.409   clock network delay (propagated)                                      
        0.000  1.409 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.441 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        0.878  2.319 ^ debugger.x_snapshot.x_dout.un1_s62_i/din1 (LUT4)                       x_core.L[22][11].rlb.lg[2].ls[1].lut[1]:in3h
        0.045  2.364 ^ debugger.x_snapshot.x_dout.un1_s62_i/dout                             
    41                 debugger.x_snapshot.x_dout.un1_s62_i_0 (net)                          
        0.773  3.137 ^ debugger.x_snapshot.x_dout.genblk1_s_31_/ce (DFFNE)                    x_core.L[22][14].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               3.137   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.274 21.274   clock network delay (propagated)                                      
       -0.040 21.234   clock uncertainty                                                     
        0.040 21.274   clock reconvergence pessimism                                         
              21.274 ^ debugger.x_snapshot.x_dout.genblk1_s_31_/ckn (DFFNE)                   x_core.L[22][14].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.055 21.219   library setup time                                                    
              21.219   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.219   data required time                                                    
              -3.137   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.011 18.071   statistical adjustment                                                
              18.071   slack (MET)                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<h3> Critical Timing Paths - Fast Corner - Hold (min) </h3>
<A name='staDetail_60'></A><h4>  </h4>
<h5> Path Id: fc_h0 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.018
Net Delay: 0.026
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.287  1.287   clock network delay (propagated)                                          
        0.000  1.287 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[1].smux_seq_omux.seq[2]:clk
        0.030  1.317 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_13[1] (net)                  
        0.026  1.343 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_/d (DFF)  x_core.L[23][12].rlb.lg[2].ls[1].smux_seq_omux.seq[3]:d
               1.343   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.351  1.351   clock network delay (propagated)                                          
        0.030  1.381   clock uncertainty                                                         
       -0.064  1.317   clock reconvergence pessimism                                             
               1.317 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[1].smux_seq_omux.seq[3]:clk
        0.012  1.329   library hold time                                                         
               1.329   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.329   data required time                                                        
              -1.343   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.002  0.012   statistical adjustment                                                    
               0.012   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_61'></A><h4>  </h4>
<h5> Path Id: fc_h1 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.019
Net Delay: 0.026
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.295  1.295   clock network delay (propagated)                                          
        0.000  1.295 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_1_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[2]:clk
        0.028  1.323 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_17[1] (net)                  
        0.026  1.349 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_2_/d (DFF)  x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[3]:d
               1.349   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.359  1.359   clock network delay (propagated)                                          
        0.030  1.389   clock uncertainty                                                         
       -0.064  1.325   clock reconvergence pessimism                                             
               1.325 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_2_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[3]:clk
        0.009  1.334   library hold time                                                         
               1.334   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.334   data required time                                                        
              -1.349   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.012   statistical adjustment                                                    
               0.012   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_62'></A><h4>  </h4>
<h5> Path Id: fc_h2 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff1 (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff2 (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.019
Net Delay: 0.025
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                Placement
-------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                   
        1.302  1.302   clock network delay (propagated)                          
        0.000  1.302 ^ debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff1/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:clk
        0.029  1.331 v debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff1/q       
     1                 debugger.x_snapshot.x_monitor.x_synch_arm.x.n (net)       
        0.025  1.356 v debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff2/d (DFF)  x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[3]:d
               1.356   data arrival time                                         

        0.000  0.000   clock i_clk (rise edge)                                   
        1.367  1.367   clock network delay (propagated)                          
        0.030  1.397   clock uncertainty                                         
       -0.065  1.332   clock reconvergence pessimism                             
               1.332 ^ debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff2/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[3]:clk
        0.010  1.342   library hold time                                         
               1.342   data required time                                        
-------------------------------------------------------------------------------------------------------------------------------------------
               1.342   data required time                                        
              -1.356   data arrival time                                         
-------------------------------------------------------------------------------------------------------------------------------------------
       -0.002  0.012   statistical adjustment                                    
               0.012   slack (MET)                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_63'></A><h4>  </h4>
<h5> Path Id: fc_h3 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff1 (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff2 (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.019
Net Delay: 0.026
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                 Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                    
        1.304  1.304   clock network delay (propagated)                                           
        0.000  1.304 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff1/ck (DFF) x_core.L[19][11].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
        0.027  1.331 v debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff1/q       
     1                 debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.n (net)       
        0.026  1.357 v debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff2/d (DFF)  x_core.L[19][11].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:d
               1.357   data arrival time                                                          

        0.000  0.000   clock i_clk (rise edge)                                                    
        1.369  1.369   clock network delay (propagated)                                           
        0.030  1.399   clock uncertainty                                                          
       -0.065  1.334   clock reconvergence pessimism                                              
               1.334 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff2/ck (DFF) x_core.L[19][11].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:clk
        0.008  1.342   library hold time                                                          
               1.342   data required time                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.342   data required time                                                         
              -1.357   data arrival time                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.012   statistical adjustment                                                     
               0.012   slack (MET)                                                                

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_64'></A><h4>  </h4>
<h5> Path Id: fc_h4 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_trigger_pipeline.pipeline_wide_36__stage_0_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.019
Net Delay: 0.026
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.293  1.293   clock network delay (propagated)                                          
        0.000  1.293 ^ debugger.x_snapshot.x_trigger_pipeline.pipeline_wide_36__stage_0_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[0]:clk
        0.031  1.324 v debugger.x_snapshot.x_trigger_pipeline.pipeline_wide_36__stage_0_/q       
     2                 debugger.x_snapshot.x_trigger_pipeline.stage_1[0] (net)                   
        0.026  1.350 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/d (DFF)  x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[1]:d
               1.350   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.357  1.357   clock network delay (propagated)                                          
        0.030  1.387   clock uncertainty                                                         
       -0.064  1.323   clock reconvergence pessimism                                             
               1.323 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[1]:clk
        0.012  1.335   library hold time                                                         
               1.335   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.335   data required time                                                        
              -1.350   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.012   statistical adjustment                                                    
               0.012   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_65'></A><h4>  </h4>
<h5> Path Id: fc_h5 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.019
Net Delay: 0.027
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.295  1.295   clock network delay (propagated)                                          
        0.000  1.295 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_1_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[0]:clk
        0.028  1.323 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_18[1] (net)                  
        0.027  1.350 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_2_/d (DFF)  x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[1]:d
               1.350   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.359  1.359   clock network delay (propagated)                                          
        0.030  1.389   clock uncertainty                                                         
       -0.064  1.325   clock reconvergence pessimism                                             
               1.325 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_2_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[1]:clk
        0.009  1.334   library hold time                                                         
               1.334   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.334   data required time                                                        
              -1.350   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.013   statistical adjustment                                                    
               0.013   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_66'></A><h4>  </h4>
<h5> Path Id: fc_h6 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_synch_rstn.x_ff1 (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_synch_rstn.x_ff2 (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.019
Net Delay: 0.027
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                     Placement
--------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                        
        1.302  1.302   clock network delay (propagated)               
        0.000  1.302 ^ debugger.x_snapshot.x_synch_rstn.x_ff1/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[0]:clk
        0.029  1.331 v debugger.x_snapshot.x_synch_rstn.x_ff1/q       
     1                 debugger.x_snapshot.x_synch_rstn.n (net)       
        0.027  1.358 v debugger.x_snapshot.x_synch_rstn.x_ff2/d (DFF)  x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[1]:d
               1.358   data arrival time                              

        0.000  0.000   clock i_clk (rise edge)                        
        1.367  1.367   clock network delay (propagated)               
        0.030  1.397   clock uncertainty                              
       -0.065  1.332   clock reconvergence pessimism                  
               1.332 ^ debugger.x_snapshot.x_synch_rstn.x_ff2/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[1]:clk
        0.010  1.342   library hold time                              
               1.342   data required time                             
--------------------------------------------------------------------------------------------------------------------------------
               1.342   data required time                             
              -1.358   data arrival time                              
--------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.013   statistical adjustment                         
               0.013   slack (MET)                                    

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_67'></A><h4>  </h4>
<h5> Path Id: fc_h7 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.023
Net Delay: 0.027
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.293  1.293   clock network delay (propagated)                                          
        0.000  1.293 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[1]:clk
        0.035  1.328 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_2[1] (net)                   
        0.027  1.355 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_2_/d (DFF)  x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[2]:d
               1.355   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.357  1.357   clock network delay (propagated)                                          
        0.030  1.387   clock uncertainty                                                         
       -0.064  1.323   clock reconvergence pessimism                                             
               1.323 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_2_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[2]:clk
        0.012  1.335   library hold time                                                         
               1.335   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.335   data required time                                                        
              -1.355   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.017   statistical adjustment                                                    
               0.017   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_68'></A><h4>  </h4>
<h5> Path Id: fc_h8 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.023
Net Delay: 0.027
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.295  1.295   clock network delay (propagated)                                          
        0.000  1.295 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_1_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[0].smux_seq_omux.seq[1]:clk
        0.033  1.328 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_21[1] (net)                  
        0.027  1.355 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_2_/d (DFF)  x_core.L[24][11].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:d
               1.355   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.359  1.359   clock network delay (propagated)                                          
        0.030  1.389   clock uncertainty                                                         
       -0.064  1.325   clock reconvergence pessimism                                             
               1.325 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_2_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:clk
        0.010  1.335   library hold time                                                         
               1.335   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.335   data required time                                                        
              -1.355   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.017   statistical adjustment                                                    
               0.017   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_69'></A><h4>  </h4>
<h5> Path Id: fc_h9 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.023
Net Delay: 0.027
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.287  1.287   clock network delay (propagated)                                          
        0.000  1.287 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_1_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[0].smux_seq_omux.seq[1]:clk
        0.035  1.322 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_16[1] (net)                  
        0.027  1.349 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_2_/d (DFF)  x_core.L[23][12].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:d
               1.349   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.351  1.351   clock network delay (propagated)                                          
        0.030  1.381   clock uncertainty                                                         
       -0.064  1.317   clock reconvergence pessimism                                             
               1.317 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_2_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:clk
        0.012  1.329   library hold time                                                         
               1.329   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.329   data required time                                                        
              -1.349   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.017   statistical adjustment                                                    
               0.017   slack (MET)                                                               

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_70'></A><h4>  </h4>
<h5> Path Id: fc_h10 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.037
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.327  1.327   clock network delay (propagated)                                                                      
        0.000  1.327 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.104  1.431 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_high_27_           
               1.431   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.388  1.388   clock network delay (propagated)                                                                      
        0.030  1.418   clock uncertainty                                                                                     
       -0.061  1.357   clock reconvergence pessimism                                                                         
               1.357 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.067  1.424   library hold time                                                                                     
               1.424   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.424   data required time                                                                                    
              -1.431   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.004   statistical adjustment                                                                                
               0.004   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_71'></A><h4>  </h4>
<h5> Path Id: fc_h11 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.040
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.327  1.327   clock network delay (propagated)                                                                      
        0.000  1.327 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.106  1.433 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_high_43_           
               1.433   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.388  1.388   clock network delay (propagated)                                                                      
        0.030  1.418   clock uncertainty                                                                                     
       -0.061  1.357   clock reconvergence pessimism                                                                         
               1.357 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.066  1.423   library hold time                                                                                     
               1.423   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.423   data required time                                                                                    
              -1.433   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.007   statistical adjustment                                                                                
               0.007   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_72'></A><h4>  </h4>
<h5> Path Id: fc_h12 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.043
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.327  1.327   clock network delay (propagated)                                                                      
        0.000  1.327 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.104  1.431 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_high_22_           
               1.431   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.388  1.388   clock network delay (propagated)                                                                      
        0.030  1.418   clock uncertainty                                                                                     
       -0.061  1.357   clock reconvergence pessimism                                                                         
               1.357 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.061  1.418   library hold time                                                                                     
               1.418   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.418   data required time                                                                                    
              -1.431   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.010   statistical adjustment                                                                                
               0.010   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_73'></A><h4>  </h4>
<h5> Path Id: fc_h13 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.044
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.327  1.327   clock network delay (propagated)                                                                      
        0.000  1.327 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.103  1.430 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_high_25_           
               1.430   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.388  1.388   clock network delay (propagated)                                                                      
        0.030  1.418   clock uncertainty                                                                                     
       -0.061  1.357   clock reconvergence pessimism                                                                         
               1.357 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.059  1.416   library hold time                                                                                     
               1.416   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.416   data required time                                                                                    
              -1.430   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.011   statistical adjustment                                                                                
               0.011   slack (MET)                                                                                           

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_74'></A><h4>  </h4>
<h5> Path Id: fc_h14 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff1 (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff2 (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.019
Net Delay: 0.026
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                 Placement
--------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                      
        1.259  1.259   clock network delay (propagated)                           
        0.000  1.259 ^ debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff1/ck (DFF) x_core.L[20][11].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:clk
        0.030  1.289 v debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff1/q       
     1                 debugger.x_snapshot.x_monitor.x_synch_full.x.n (net)       
        0.026  1.315 v debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff2/d (DFF)  x_core.L[20][11].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:d
               1.315   data arrival time                                          

        0.000  0.000   clock tck (rise edge)                                      
        1.324  1.324   clock network delay (propagated)                           
        0.030  1.354   clock uncertainty                                          
       -0.065  1.289   clock reconvergence pessimism                              
               1.289 ^ debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff2/ck (DFF) x_core.L[20][11].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:clk
        0.011  1.300   library hold time                                          
               1.300   data required time                                         
--------------------------------------------------------------------------------------------------------------------------------------------
               1.300   data required time                                         
              -1.315   data arrival time                                          
--------------------------------------------------------------------------------------------------------------------------------------------
       -0.004  0.011   statistical adjustment                                     
               0.011   slack (MET)                                                

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_75'></A><h4>  </h4>
<h5> Path Id: fc_h15 </h5>
<p> <pre>Startpoint: debugger.x_jtap_interface.x_select.genblk1_s_3_ (rising edge-triggered flip-flop clocked by tck')
Endpoint: debugger.x_jtap_interface.x_select.genblk1_s_2_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: min
Logic Delay: 0.018
Net Delay: 0.026
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay    Time   Description                                                 Placement
---------------------------------------------------------------------------------------------------------------------------------------------
       20.000  20.000   clock tck' (rise edge)                                     
        1.274  21.274   clock network delay (propagated)                           
        0.000  21.274 ^ debugger.x_jtap_interface.x_select.genblk1_s_3_/ckn (DFFNE) x_core.L[21][10].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:clk
        0.030  21.304 v debugger.x_jtap_interface.x_select.genblk1_s_3_/q          
     2                  debugger.s[3] (net)                                        
        0.026  21.330 v debugger.x_jtap_interface.x_select.genblk1_s_2_/d (DFFNE)   x_core.L[21][10].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:d
               21.330   data arrival time                                          

       20.000  20.000   clock tck' (rise edge)                                     
        1.342  21.342   clock network delay (propagated)                           
        0.030  21.372   clock uncertainty                                          
       -0.068  21.304   clock reconvergence pessimism                              
               21.304 ^ debugger.x_jtap_interface.x_select.genblk1_s_2_/ckn (DFFNE) x_core.L[21][10].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:clk
        0.012  21.316   library hold time                                          
               21.316   data required time                                         
---------------------------------------------------------------------------------------------------------------------------------------------
               21.316   data required time                                         
              -21.330   data arrival time                                          
---------------------------------------------------------------------------------------------------------------------------------------------
       -0.003   0.011   statistical adjustment                                     
                0.011   slack (MET)                                                

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_76'></A><h4>  </h4>
<h5> Path Id: fc_h16 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_trigger_edge.genblk1_s_73_ (rising edge-triggered flip-flop clocked by tck')
Endpoint: debugger.x_snapshot.x_trigger_edge.genblk1_s_72_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: min
Logic Delay: 0.019
Net Delay: 0.025
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay    Time   Description                                                  Placement
---------------------------------------------------------------------------------------------------------------------------------------------
       20.000  20.000   clock tck' (rise edge)                                      
        1.272  21.272   clock network delay (propagated)                            
        0.000  21.272 ^ debugger.x_snapshot.x_trigger_edge.genblk1_s_73_/ckn (DFFNE) x_core.L[24][9].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:clk
        0.030  21.302 v debugger.x_snapshot.x_trigger_edge.genblk1_s_73_/q          
     2                  debugger.x_snapshot.trigger_edge[73] (net)                  
        0.025  21.327 v debugger.x_snapshot.x_trigger_edge.genblk1_s_72_/d (DFFNE)   x_core.L[24][9].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:d
               21.327   data arrival time                                           

       20.000  20.000   clock tck' (rise edge)                                      
        1.339  21.339   clock network delay (propagated)                            
        0.030  21.369   clock uncertainty                                           
       -0.067  21.302   clock reconvergence pessimism                               
               21.302 ^ debugger.x_snapshot.x_trigger_edge.genblk1_s_72_/ckn (DFFNE) x_core.L[24][9].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:clk
        0.011  21.313   library hold time                                           
               21.313   data required time                                          
---------------------------------------------------------------------------------------------------------------------------------------------
               21.313   data required time                                          
              -21.327   data arrival time                                           
---------------------------------------------------------------------------------------------------------------------------------------------
       -0.003   0.011   statistical adjustment                                      
                0.011   slack (MET)                                                 

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_77'></A><h4>  </h4>
<h5> Path Id: fc_h17 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_trigger_edge.genblk1_s_61_ (rising edge-triggered flip-flop clocked by tck')
Endpoint: debugger.x_snapshot.x_trigger_edge.genblk1_s_60_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: min
Logic Delay: 0.019
Net Delay: 0.026
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay    Time   Description                                                  Placement
---------------------------------------------------------------------------------------------------------------------------------------------
       20.000  20.000   clock tck' (rise edge)                                      
        1.294  21.294   clock network delay (propagated)                            
        0.000  21.294 ^ debugger.x_snapshot.x_trigger_edge.genblk1_s_61_/ckn (DFFNE) x_core.L[19][6].rlb.lg[1].ls[1].smux_seq_omux.seq[2]:clk
        0.028  21.322 v debugger.x_snapshot.x_trigger_edge.genblk1_s_61_/q          
     2                  debugger.x_snapshot.trigger_edge[61] (net)                  
        0.026  21.348 v debugger.x_snapshot.x_trigger_edge.genblk1_s_60_/d (DFFNE)   x_core.L[19][6].rlb.lg[1].ls[1].smux_seq_omux.seq[3]:d
               21.348   data arrival time                                           

       20.000  20.000   clock tck' (rise edge)                                      
        1.361  21.361   clock network delay (propagated)                            
        0.030  21.391   clock uncertainty                                           
       -0.067  21.324   clock reconvergence pessimism                               
               21.324 ^ debugger.x_snapshot.x_trigger_edge.genblk1_s_60_/ckn (DFFNE) x_core.L[19][6].rlb.lg[1].ls[1].smux_seq_omux.seq[3]:clk
        0.009  21.333   library hold time                                           
               21.333   data required time                                          
---------------------------------------------------------------------------------------------------------------------------------------------
               21.333   data required time                                          
              -21.348   data arrival time                                           
---------------------------------------------------------------------------------------------------------------------------------------------
       -0.003   0.012   statistical adjustment                                      
                0.012   slack (MET)                                                 

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_78'></A><h4>  </h4>
<h5> Path Id: fc_h18 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_trigger_edge.genblk1_s_41_ (rising edge-triggered flip-flop clocked by tck')
Endpoint: debugger.x_snapshot.x_trigger_edge.genblk1_s_40_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: min
Logic Delay: 0.018
Net Delay: 0.026
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay    Time   Description                                                  Placement
---------------------------------------------------------------------------------------------------------------------------------------------
       20.000  20.000   clock tck' (rise edge)                                      
        1.292  21.292   clock network delay (propagated)                            
        0.000  21.292 ^ debugger.x_snapshot.x_trigger_edge.genblk1_s_41_/ckn (DFFNE) x_core.L[24][4].rlb.lg[1].ls[1].smux_seq_omux.seq[2]:clk
        0.028  21.320 v debugger.x_snapshot.x_trigger_edge.genblk1_s_41_/q          
     2                  debugger.x_snapshot.trigger_edge[41] (net)                  
        0.026  21.346 v debugger.x_snapshot.x_trigger_edge.genblk1_s_40_/d (DFFNE)   x_core.L[24][4].rlb.lg[1].ls[1].smux_seq_omux.seq[3]:d
               21.346   data arrival time                                           

       20.000  20.000   clock tck' (rise edge)                                      
        1.360  21.360   clock network delay (propagated)                            
        0.030  21.390   clock uncertainty                                           
       -0.068  21.322   clock reconvergence pessimism                               
               21.322 ^ debugger.x_snapshot.x_trigger_edge.genblk1_s_40_/ckn (DFFNE) x_core.L[24][4].rlb.lg[1].ls[1].smux_seq_omux.seq[3]:clk
        0.010  21.332   library hold time                                           
               21.332   data required time                                          
---------------------------------------------------------------------------------------------------------------------------------------------
               21.332   data required time                                          
              -21.346   data arrival time                                           
---------------------------------------------------------------------------------------------------------------------------------------------
       -0.002   0.012   statistical adjustment                                      
                0.012   slack (MET)                                                 

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_79'></A><h4>  </h4>
<h5> Path Id: fc_h19 </h5>
<p> <pre>Startpoint: debugger.x_snapshot.x_trigger_dont_care.genblk1_s_61_ (rising edge-triggered flip-flop clocked by tck')
Endpoint: debugger.x_snapshot.x_trigger_dont_care.genblk1_s_60_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: min
Logic Delay: 0.019
Net Delay: 0.026
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay    Time   Description                                                         Placement
----------------------------------------------------------------------------------------------------------------------------------------------------
       20.000  20.000   clock tck' (rise edge)                                             
        1.294  21.294   clock network delay (propagated)                                   
        0.000  21.294 ^ debugger.x_snapshot.x_trigger_dont_care.genblk1_s_61_/ckn (DFFNE)   x_core.L[19][6].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:clk
        0.028  21.322 v debugger.x_snapshot.x_trigger_dont_care.genblk1_s_61_/q            
     2                  debugger.x_snapshot.x_trigger_dont_care.trigger_dont_care[61] (net)
        0.026  21.348 v debugger.x_snapshot.x_trigger_dont_care.genblk1_s_60_/d (DFFNE)     x_core.L[19][6].rlb.lg[1].ls[0].smux_seq_omux.seq[3]:d
               21.348   data arrival time                                                  

       20.000  20.000   clock tck' (rise edge)                                             
        1.361  21.361   clock network delay (propagated)                                   
        0.030  21.391   clock uncertainty                                                  
       -0.067  21.324   clock reconvergence pessimism                                      
               21.324 ^ debugger.x_snapshot.x_trigger_dont_care.genblk1_s_60_/ckn (DFFNE)   x_core.L[19][6].rlb.lg[1].ls[0].smux_seq_omux.seq[3]:clk
        0.009  21.333   library hold time                                                  
               21.333   data required time                                                 
----------------------------------------------------------------------------------------------------------------------------------------------------
               21.333   data required time                                                 
              -21.348   data arrival time                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003   0.012   statistical adjustment                                             
                0.012   slack (MET)                                                        

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>

<br><hr><br>
<p> Unconstrained timing paths are not included in this report. See implementation option 'report_unconstrained_timing_paths'. <br clear=all></p>
<p> The performance and operating frequency of clocks in the design may be limited by hardware capabilities of the device. These limits are not represented in the timing report. Please consult device documentation for more details on these limitations. <br clear=all></p>

<br><hr><br>
</body></html>
