// Seed: 2495870565
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    output wor id_2,
    input wor id_3,
    input wand id_4,
    output wand id_5,
    output supply0 id_6,
    input uwire id_7,
    input wor id_8,
    output supply1 id_9,
    input wor id_10,
    output wor id_11
);
  wire id_13;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output wand id_2,
    input tri id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wand id_7
    , id_12,
    input tri0 id_8,
    output tri0 id_9
    , id_13,
    output wor id_10
);
  wire id_14;
  assign id_13 = id_3;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_4,
      id_7,
      id_5,
      id_9,
      id_4,
      id_5,
      id_6,
      id_2,
      id_5,
      id_2
  );
  assign modCall_1.id_5 = 0;
  id_15 :
  assert property (@(posedge id_3) -1)
  else;
  wire id_16;
endmodule
