--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.667ns (period - min period limit)
  Period: 6.667ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: dcm/dcm_sp_inst/CLKFX
  Logical resource: dcm/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: dcm/clkfx
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: dcm/dcm_sp_inst/CLKIN
  Logical resource: dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: dcm/dcm_sp_inst/CLKIN
  Logical resource: dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: dcm/dcm_sp_inst/CLKIN
  Logical resource: dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKOUT)
  Physical resource: dcm/dcm_sp_inst/CLK0
  Logical resource: dcm/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: dcm/clk0
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: dcm/dcm_sp_inst/CLKIN
  Logical resource: dcm/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: dcm/dcm_sp_inst/CLK0
  Logical resource: dcm/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: dcm/clk0
--------------------------------------------------------------------------------
Slack: 193.333ns (max period limit - period)
  Period: 6.667ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: dcm/dcm_sp_inst/CLKFX
  Logical resource: dcm/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: dcm/clkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_SCK = PERIOD TIMEGRP "sck_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.399ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_SCK = PERIOD TIMEGRP "sck_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: spi0/spi0/SCKr<2>/CLK
  Logical resource: spi0/spi0/Mshreg_SCKr_1/CLK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_clkfx = PERIOD TIMEGRP "dcm_clkfx" TS_PER_CLK50 / 3 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 62098 paths analyzed, 7840 endpoints analyzed, 25 failing endpoints
 25 timing errors detected. (25 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.567ns.
--------------------------------------------------------------------------------
Slack:                  -1.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.341ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO5   Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B5       net (fanout=1)        1.163   mic_array0/coeff_data<5>
    DSP48_X0Y10.M28      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X7Y42.CX       net (fanout=1)        1.070   mic_array0/mic_array0/mic_fir0/factor_wire<28>
    SLICE_X7Y42.CLK      Tdick                 0.114   mic_array0/mic_array0/mic_fir0/data_reg_c<4>
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_13
    -------------------------------------------------  ---------------------------
    Total                                      8.341ns (6.108ns logic, 2.233ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.340ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO15  Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B16      net (fanout=3)        1.162   mic_array0/coeff_data<15>
    DSP48_X0Y10.M28      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X7Y42.CX       net (fanout=1)        1.070   mic_array0/mic_array0/mic_fir0/factor_wire<28>
    SLICE_X7Y42.CLK      Tdick                 0.114   mic_array0/mic_array0/mic_fir0/data_reg_c<4>
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_13
    -------------------------------------------------  ---------------------------
    Total                                      8.340ns (6.108ns logic, 2.232ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.329ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO9   Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B9       net (fanout=1)        1.151   mic_array0/coeff_data<9>
    DSP48_X0Y10.M28      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X7Y42.CX       net (fanout=1)        1.070   mic_array0/mic_array0/mic_fir0/factor_wire<28>
    SLICE_X7Y42.CLK      Tdick                 0.114   mic_array0/mic_array0/mic_fir0/data_reg_c<4>
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_13
    -------------------------------------------------  ---------------------------
    Total                                      8.329ns (6.108ns logic, 2.221ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.325ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO15  Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B17      net (fanout=3)        1.147   mic_array0/coeff_data<15>
    DSP48_X0Y10.M28      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X7Y42.CX       net (fanout=1)        1.070   mic_array0/mic_array0/mic_fir0/factor_wire<28>
    SLICE_X7Y42.CLK      Tdick                 0.114   mic_array0/mic_array0/mic_fir0/data_reg_c<4>
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_13
    -------------------------------------------------  ---------------------------
    Total                                      8.325ns (6.108ns logic, 2.217ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.283ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO6   Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B6       net (fanout=1)        1.105   mic_array0/coeff_data<6>
    DSP48_X0Y10.M28      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X7Y42.CX       net (fanout=1)        1.070   mic_array0/mic_array0/mic_fir0/factor_wire<28>
    SLICE_X7Y42.CLK      Tdick                 0.114   mic_array0/mic_array0/mic_fir0/data_reg_c<4>
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_13
    -------------------------------------------------  ---------------------------
    Total                                      8.283ns (6.108ns logic, 2.175ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.283ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO15  Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B15      net (fanout=3)        1.105   mic_array0/coeff_data<15>
    DSP48_X0Y10.M28      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X7Y42.CX       net (fanout=1)        1.070   mic_array0/mic_array0/mic_fir0/factor_wire<28>
    SLICE_X7Y42.CLK      Tdick                 0.114   mic_array0/mic_array0/mic_fir0/data_reg_c<4>
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_13
    -------------------------------------------------  ---------------------------
    Total                                      8.283ns (6.108ns logic, 2.175ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.283ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO12  Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B12      net (fanout=1)        1.105   mic_array0/coeff_data<12>
    DSP48_X0Y10.M28      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X7Y42.CX       net (fanout=1)        1.070   mic_array0/mic_array0/mic_fir0/factor_wire<28>
    SLICE_X7Y42.CLK      Tdick                 0.114   mic_array0/mic_array0/mic_fir0/data_reg_c<4>
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_13
    -------------------------------------------------  ---------------------------
    Total                                      8.283ns (6.108ns logic, 2.175ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.283ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO1   Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B1       net (fanout=1)        1.105   mic_array0/coeff_data<1>
    DSP48_X0Y10.M28      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X7Y42.CX       net (fanout=1)        1.070   mic_array0/mic_array0/mic_fir0/factor_wire<28>
    SLICE_X7Y42.CLK      Tdick                 0.114   mic_array0/mic_array0/mic_fir0/data_reg_c<4>
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_13
    -------------------------------------------------  ---------------------------
    Total                                      8.283ns (6.108ns logic, 2.175ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.283ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO10  Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B10      net (fanout=1)        1.105   mic_array0/coeff_data<10>
    DSP48_X0Y10.M28      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X7Y42.CX       net (fanout=1)        1.070   mic_array0/mic_array0/mic_fir0/factor_wire<28>
    SLICE_X7Y42.CLK      Tdick                 0.114   mic_array0/mic_array0/mic_fir0/data_reg_c<4>
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_13
    -------------------------------------------------  ---------------------------
    Total                                      8.283ns (6.108ns logic, 2.175ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.283ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO3   Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B3       net (fanout=1)        1.105   mic_array0/coeff_data<3>
    DSP48_X0Y10.M28      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X7Y42.CX       net (fanout=1)        1.070   mic_array0/mic_array0/mic_fir0/factor_wire<28>
    SLICE_X7Y42.CLK      Tdick                 0.114   mic_array0/mic_array0/mic_fir0/data_reg_c<4>
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_13
    -------------------------------------------------  ---------------------------
    Total                                      8.283ns (6.108ns logic, 2.175ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_6 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.245ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.317 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO5   Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B5       net (fanout=1)        1.163   mic_array0/coeff_data<5>
    DSP48_X0Y10.M21      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X8Y42.C4       net (fanout=1)        0.769   mic_array0/mic_array0/mic_fir0/factor_wire<21>
    SLICE_X8Y42.CLK      Tas                   0.319   mic_array0/mic_array0/mic_fir0/data_reg_c<11>
                                                       mic_array0/mic_array0/mic_fir0/factor_wire<21>_rt
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_6
    -------------------------------------------------  ---------------------------
    Total                                      8.245ns (6.313ns logic, 1.932ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_6 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.244ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.317 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO15  Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B16      net (fanout=3)        1.162   mic_array0/coeff_data<15>
    DSP48_X0Y10.M21      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X8Y42.C4       net (fanout=1)        0.769   mic_array0/mic_array0/mic_fir0/factor_wire<21>
    SLICE_X8Y42.CLK      Tas                   0.319   mic_array0/mic_array0/mic_fir0/data_reg_c<11>
                                                       mic_array0/mic_array0/mic_fir0/factor_wire<21>_rt
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_6
    -------------------------------------------------  ---------------------------
    Total                                      8.244ns (6.313ns logic, 1.931ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.245ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO7   Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B7       net (fanout=1)        1.067   mic_array0/coeff_data<7>
    DSP48_X0Y10.M28      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X7Y42.CX       net (fanout=1)        1.070   mic_array0/mic_array0/mic_fir0/factor_wire<28>
    SLICE_X7Y42.CLK      Tdick                 0.114   mic_array0/mic_array0/mic_fir0/data_reg_c<4>
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_13
    -------------------------------------------------  ---------------------------
    Total                                      8.245ns (6.108ns logic, 2.137ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.245ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO2   Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B2       net (fanout=1)        1.067   mic_array0/coeff_data<2>
    DSP48_X0Y10.M28      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X7Y42.CX       net (fanout=1)        1.070   mic_array0/mic_array0/mic_fir0/factor_wire<28>
    SLICE_X7Y42.CLK      Tdick                 0.114   mic_array0/mic_array0/mic_fir0/data_reg_c<4>
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_13
    -------------------------------------------------  ---------------------------
    Total                                      8.245ns (6.108ns logic, 2.137ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.245ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO14  Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B14      net (fanout=1)        1.067   mic_array0/coeff_data<14>
    DSP48_X0Y10.M28      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X7Y42.CX       net (fanout=1)        1.070   mic_array0/mic_array0/mic_fir0/factor_wire<28>
    SLICE_X7Y42.CLK      Tdick                 0.114   mic_array0/mic_array0/mic_fir0/data_reg_c<4>
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_13
    -------------------------------------------------  ---------------------------
    Total                                      8.245ns (6.108ns logic, 2.137ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.245ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO0   Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B0       net (fanout=1)        1.067   mic_array0/coeff_data<0>
    DSP48_X0Y10.M28      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X7Y42.CX       net (fanout=1)        1.070   mic_array0/mic_array0/mic_fir0/factor_wire<28>
    SLICE_X7Y42.CLK      Tdick                 0.114   mic_array0/mic_array0/mic_fir0/data_reg_c<4>
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_13
    -------------------------------------------------  ---------------------------
    Total                                      8.245ns (6.108ns logic, 2.137ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_6 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.233ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.317 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO9   Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B9       net (fanout=1)        1.151   mic_array0/coeff_data<9>
    DSP48_X0Y10.M21      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X8Y42.C4       net (fanout=1)        0.769   mic_array0/mic_array0/mic_fir0/factor_wire<21>
    SLICE_X8Y42.CLK      Tas                   0.319   mic_array0/mic_array0/mic_fir0/data_reg_c<11>
                                                       mic_array0/mic_array0/mic_fir0/factor_wire<21>_rt
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_6
    -------------------------------------------------  ---------------------------
    Total                                      8.233ns (6.313ns logic, 1.920ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_6 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.229ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.317 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO15  Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B17      net (fanout=3)        1.147   mic_array0/coeff_data<15>
    DSP48_X0Y10.M21      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X8Y42.C4       net (fanout=1)        0.769   mic_array0/mic_array0/mic_fir0/factor_wire<21>
    SLICE_X8Y42.CLK      Tas                   0.319   mic_array0/mic_array0/mic_fir0/data_reg_c<11>
                                                       mic_array0/mic_array0/mic_fir0/factor_wire<21>_rt
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_6
    -------------------------------------------------  ---------------------------
    Total                                      8.229ns (6.313ns logic, 1.916ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.224ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.315 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO5   Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B5       net (fanout=1)        1.163   mic_array0/coeff_data<5>
    DSP48_X0Y10.M15      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X8Y41.D4       net (fanout=1)        0.748   mic_array0/mic_array0/mic_fir0/factor_wire<15>
    SLICE_X8Y41.CLK      Tas                   0.319   mic_array0/mic_array0/mic_fir0/data_reg_c<0>
                                                       mic_array0/mic_array0/mic_fir0/factor_wire<15>_rt
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_0
    -------------------------------------------------  ---------------------------
    Total                                      8.224ns (6.313ns logic, 1.911ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.223ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.315 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO15  Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B16      net (fanout=3)        1.162   mic_array0/coeff_data<15>
    DSP48_X0Y10.M15      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X8Y41.D4       net (fanout=1)        0.748   mic_array0/mic_array0/mic_fir0/factor_wire<15>
    SLICE_X8Y41.CLK      Tas                   0.319   mic_array0/mic_array0/mic_fir0/data_reg_c<0>
                                                       mic_array0/mic_array0/mic_fir0/factor_wire<15>_rt
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_0
    -------------------------------------------------  ---------------------------
    Total                                      8.223ns (6.313ns logic, 1.910ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.224ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO8   Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B8       net (fanout=1)        1.046   mic_array0/coeff_data<8>
    DSP48_X0Y10.M28      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X7Y42.CX       net (fanout=1)        1.070   mic_array0/mic_array0/mic_fir0/factor_wire<28>
    SLICE_X7Y42.CLK      Tdick                 0.114   mic_array0/mic_array0/mic_fir0/data_reg_c<4>
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_13
    -------------------------------------------------  ---------------------------
    Total                                      8.224ns (6.108ns logic, 2.116ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.212ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.315 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO9   Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B9       net (fanout=1)        1.151   mic_array0/coeff_data<9>
    DSP48_X0Y10.M15      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X8Y41.D4       net (fanout=1)        0.748   mic_array0/mic_array0/mic_fir0/factor_wire<15>
    SLICE_X8Y41.CLK      Tas                   0.319   mic_array0/mic_array0/mic_fir0/data_reg_c<0>
                                                       mic_array0/mic_array0/mic_fir0/factor_wire<15>_rt
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_0
    -------------------------------------------------  ---------------------------
    Total                                      8.212ns (6.313ns logic, 1.899ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.208ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.315 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO15  Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B17      net (fanout=3)        1.147   mic_array0/coeff_data<15>
    DSP48_X0Y10.M15      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X8Y41.D4       net (fanout=1)        0.748   mic_array0/mic_array0/mic_fir0/factor_wire<15>
    SLICE_X8Y41.CLK      Tas                   0.319   mic_array0/mic_array0/mic_fir0/data_reg_c<0>
                                                       mic_array0/mic_array0/mic_fir0/factor_wire<15>_rt
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_0
    -------------------------------------------------  ---------------------------
    Total                                      8.208ns (6.313ns logic, 1.895ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_6 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.187ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.317 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO3   Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B3       net (fanout=1)        1.105   mic_array0/coeff_data<3>
    DSP48_X0Y10.M21      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X8Y42.C4       net (fanout=1)        0.769   mic_array0/mic_array0/mic_fir0/factor_wire<21>
    SLICE_X8Y42.CLK      Tas                   0.319   mic_array0/mic_array0/mic_fir0/data_reg_c<11>
                                                       mic_array0/mic_array0/mic_fir0/factor_wire<21>_rt
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_6
    -------------------------------------------------  ---------------------------
    Total                                      8.187ns (6.313ns logic, 1.874ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mic_array0/mic_fir_coeff0/Mram_ram (RAM)
  Destination:          mic_array0/mic_array0/mic_fir0/data_reg_c_6 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.187ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.317 - 0.349)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mic_array0/mic_fir_coeff0/Mram_ram to mic_array0/mic_array0/mic_fir0/data_reg_c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y21.DOBDO6   Trcko_DOB             2.100   mic_array0/mic_fir_coeff0/Mram_ram
                                                       mic_array0/mic_fir_coeff0/Mram_ram
    DSP48_X0Y10.B6       net (fanout=1)        1.105   mic_array0/coeff_data<6>
    DSP48_X0Y10.M21      Tdspdo_B_M            3.894   mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
                                                       mic_array0/mic_array0/mic_fir0/Mmult_factor_wire
    SLICE_X8Y42.C4       net (fanout=1)        0.769   mic_array0/mic_array0/mic_fir0/factor_wire<21>
    SLICE_X8Y42.CLK      Tas                   0.319   mic_array0/mic_array0/mic_fir0/data_reg_c<11>
                                                       mic_array0/mic_array0/mic_fir0/factor_wire<21>_rt
                                                       mic_array0/mic_array0/mic_fir0/data_reg_c_6
    -------------------------------------------------  ---------------------------
    Total                                      8.187ns (6.313ns logic, 1.874ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_clkfx = PERIOD TIMEGRP "dcm_clkfx" TS_PER_CLK50 / 3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: dac0/dac_fifo0/Mram_ram1/CLKA
  Logical resource: dac0/dac_fifo0/Mram_ram1/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: dac0/dac_fifo0/Mram_ram1/CLKB
  Logical resource: dac0/dac_fifo0/Mram_ram1/CLKB
  Location pin: RAMB16_X0Y24.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: dac0/dac_fifo0/Mram_ram2/CLKA
  Logical resource: dac0/dac_fifo0/Mram_ram2/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: dac0/dac_fifo0/Mram_ram2/CLKB
  Logical resource: dac0/dac_fifo0/Mram_ram2/CLKB
  Location pin: RAMB16_X0Y26.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: dac0/dac_fifo0/Mram_ram3/CLKA
  Logical resource: dac0/dac_fifo0/Mram_ram3/CLKA
  Location pin: RAMB16_X0Y28.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: dac0/dac_fifo0/Mram_ram3/CLKB
  Logical resource: dac0/dac_fifo0/Mram_ram3/CLKB
  Location pin: RAMB16_X0Y28.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: dac0/dac_fifo0/Mram_ram4/CLKA
  Logical resource: dac0/dac_fifo0/Mram_ram4/CLKA
  Location pin: RAMB16_X0Y30.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: dac0/dac_fifo0/Mram_ram4/CLKB
  Logical resource: dac0/dac_fifo0/Mram_ram4/CLKB
  Location pin: RAMB16_X0Y30.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: everloop0/everloopram0/Mram_ram/CLKAWRCLK
  Logical resource: everloop0/everloopram0/Mram_ram/CLKAWRCLK
  Location pin: RAMB8_X0Y19.CLKAWRCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: everloop0/everloopram0/Mram_ram/CLKBRDCLK
  Logical resource: everloop0/everloopram0/Mram_ram/CLKBRDCLK
  Location pin: RAMB8_X0Y19.CLKBRDCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram1/CLKA
  Logical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram1/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram1/CLKB
  Logical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram1/CLKB
  Location pin: RAMB16_X1Y14.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram2/CLKA
  Logical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram2/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram2/CLKB
  Logical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram2/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram3/CLKA
  Logical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram3/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram3/CLKB
  Logical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram3/CLKB
  Location pin: RAMB16_X1Y10.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram4/CLKA
  Logical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram4/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram4/CLKB
  Logical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram4/CLKB
  Location pin: RAMB16_X1Y16.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram5/CLKA
  Logical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram5/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram5/CLKB
  Logical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram5/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram6/CLKA
  Logical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram6/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram6/CLKB
  Logical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram6/CLKB
  Location pin: RAMB16_X1Y24.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram7/CLKA
  Logical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram7/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram7/CLKB
  Logical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram7/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram8/CLKA
  Logical resource: mic_array0/mic_array0/mic_array_buffer0/Mram_ram8/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     20.000ns|      8.000ns|     25.701ns|            0|           25|            0|        62098|
| TS_dcm_clkfx                  |      6.667ns|      8.567ns|          N/A|           25|            0|        62098|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    8.567|    3.028|    2.723|    6.005|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 25  Score: 27351  (Setup/Max: 27351, Hold: 0)

Constraints cover 62098 paths, 0 nets, and 7383 connections

Design statistics:
   Minimum period:   8.567ns{1}   (Maximum frequency: 116.727MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 29 01:20:29 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 416 MB



