#! /home/fpolo/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-36-gea26587b5)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/fpolo/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/fpolo/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/fpolo/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/fpolo/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/fpolo/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/home/fpolo/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x555589d84920 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555589d84ab0 .scope module, "testbench" "testbench" 3 37;
 .timescale -12 -12;
P_0x555589d27d40 .param/l "MAX_8_BIT_SIGNED" 1 3 81, +C4<01111111>;
P_0x555589d27d80 .param/l "MIN_8_BIT_SIGNED" 1 3 82, +C4<10000000>;
P_0x555589d27dc0 .param/l "WIDTH" 1 3 40, +C4<00000000000000000000000000001000>;
v0x555589da7250_0 .var "i_clk", 0 0;
v0x555589da7310_0 .var/s "i_operandA", 7 0;
v0x555589da73b0_0 .var/s "i_operandB", 7 0;
v0x555589da74b0_0 .var "i_rst", 0 0;
v0x555589da7580_0 .var "i_start", 0 0;
v0x555589da7620_0 .net "o_busy", 0 0, L_0x555589d5c140;  1 drivers
v0x555589da76f0_0 .net "o_done", 0 0, v0x555589da6cb0_0;  1 drivers
v0x555589da77c0_0 .net "o_overflow", 0 0, v0x555589da6d70_0;  1 drivers
v0x555589da7890_0 .net/s "o_val", 7 0, v0x555589da6e30_0;  1 drivers
v0x555589da7960_0 .net "o_valid", 0 0, L_0x555589d5be50;  1 drivers
v0x555589da7a30_0 .var "temp_expected_overflow", 0 0;
v0x555589da7ad0_0 .var/s "temp_expected_val", 7 0;
v0x555589da7b70_0 .var/s "temp_opA", 7 0;
v0x555589da7c10_0 .var/s "temp_opB", 7 0;
S_0x555589d27f00 .scope task, "do_add_check" "do_add_check" 3 99, 3 99 0, S_0x555589d84ab0;
 .timescale -12 -12;
v0x555589d5c1b0_0 .var "expected_overflow", 0 0;
v0x555589d5c250_0 .var/s "expected_val", 7 0;
v0x555589da5c00_0 .var/s "opA", 7 0;
v0x555589da5cc0_0 .var/s "opB", 7 0;
v0x555589da5da0_0 .var/str "test_name";
TD_testbench.do_add_check ;
    %vpi_call/w 3 106 "$display", "\012--------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 107 "$display", "TEST: %s", v0x555589da5da0_0 {0 0 0};
    %vpi_call/w 3 108 "$display", "Applying i_operandA = %0d (0x%h), i_operandB = %0d (0x%h)", v0x555589da5c00_0, v0x555589da5c00_0, v0x555589da5cc0_0, v0x555589da5cc0_0 {0 0 0};
    %load/vec4 v0x555589da5c00_0;
    %store/vec4 v0x555589da7310_0, 0, 8;
    %load/vec4 v0x555589da5cc0_0;
    %store/vec4 v0x555589da73b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555589da7580_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555589da7580_0, 0, 1;
    %load/vec4 v0x555589da6cb0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.3, 6;
    %load/vec4 v0x555589da6f10_0;
    %load/vec4 v0x555589d5c1b0_0;
    %flag_set/vec4 10;
    %jmp/0 T_0.4, 10;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.5, 10;
T_0.4 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_0.5, 10;
 ; End of false expr.
    %blend;
T_0.5;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x555589da6bf0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x555589da6e30_0;
    %load/vec4 v0x555589d5c250_0;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_0.8, 6;
    %load/vec4 v0x555589da6d70_0;
    %load/vec4 v0x555589d5c1b0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call/w 3 128 "$display", "PASS: %s. Result: %0d (0x%h), Overflow: %b. Expected: %0d (0x%h), Overflow: %b", v0x555589da5da0_0, v0x555589da6e30_0, v0x555589da6e30_0, v0x555589da6d70_0, v0x555589d5c250_0, v0x555589d5c250_0, v0x555589d5c1b0_0 {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %vpi_call/w 3 131 "$display", "FAIL: %s. Mismatch! Result: %0d (0x%h), Overflow: %b. Expected: %0d (0x%h), Overflow: %b", v0x555589da5da0_0, v0x555589da6e30_0, v0x555589da6e30_0, v0x555589da6d70_0, v0x555589d5c250_0, v0x555589d5c250_0, v0x555589d5c1b0_0 {0 0 0};
    %vpi_call/w 3 133 "$finish" {0 0 0};
T_0.7 ;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 136 "$display", "FAIL: %s. Handshake failed! o_done=%b, o_valid=%b, o_busy=%b. Expected 1, 1, 1.", v0x555589da5da0_0, v0x555589da6cb0_0, v0x555589da6f10_0, v0x555589da6bf0_0 {0 0 0};
    %vpi_call/w 3 138 "$finish" {0 0 0};
T_0.1 ;
    %delay 10, 0;
    %end;
S_0x555589da5eb0 .scope module, "uut" "FixedPointAdder" 3 67, 4 32 0, S_0x555589d84ab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst";
    .port_info 2 /INPUT 1 "i_start";
    .port_info 3 /OUTPUT 1 "o_busy";
    .port_info 4 /OUTPUT 1 "o_done";
    .port_info 5 /OUTPUT 1 "o_valid";
    .port_info 6 /OUTPUT 1 "o_overflow";
    .port_info 7 /INPUT 8 "i_operandA";
    .port_info 8 /INPUT 8 "i_operandB";
    .port_info 9 /OUTPUT 8 "o_val";
P_0x555589d5ab60 .param/l "FBITS" 0 4 35, +C4<00000000000000000000000000000100>;
P_0x555589d5aba0 .param/l "MAX_VAL_EXT" 1 4 57, +C4<001111111>;
P_0x555589d5abe0 .param/l "MIN_VAL_EXT" 1 4 58, +C4<110000000>;
P_0x555589d5ac20 .param/l "WIDTH" 0 4 33, +C4<00000000000000000000000000001000>;
L_0x555589d5be50 .functor AND 1, v0x555589da6cb0_0, L_0x555589da7fb0, C4<1>, C4<1>;
L_0x555589d5c0d0 .functor AND 1, v0x555589da6cb0_0, L_0x555589da81c0, C4<1>, C4<1>;
L_0x555589d5c140 .functor OR 1, v0x555589da7580_0, L_0x555589d5c0d0, C4<0>, C4<0>;
v0x555589da63a0_0 .net/s *"_ivl_0", 8 0, L_0x555589da7cb0;  1 drivers
v0x555589da64a0_0 .net *"_ivl_11", 0 0, L_0x555589da81c0;  1 drivers
v0x555589da6560_0 .net *"_ivl_13", 0 0, L_0x555589d5c0d0;  1 drivers
v0x555589da6600_0 .net/s *"_ivl_2", 8 0, L_0x555589da7d80;  1 drivers
v0x555589da66e0_0 .net *"_ivl_7", 0 0, L_0x555589da7fb0;  1 drivers
v0x555589da67f0_0 .net "i_clk", 0 0, v0x555589da7250_0;  1 drivers
v0x555589da68b0_0 .net/s "i_operandA", 7 0, v0x555589da7310_0;  1 drivers
v0x555589da6990_0 .net/s "i_operandB", 7 0, v0x555589da73b0_0;  1 drivers
v0x555589da6a70_0 .net "i_rst", 0 0, v0x555589da74b0_0;  1 drivers
v0x555589da6b30_0 .net "i_start", 0 0, v0x555589da7580_0;  1 drivers
v0x555589da6bf0_0 .net "o_busy", 0 0, L_0x555589d5c140;  alias, 1 drivers
v0x555589da6cb0_0 .var "o_done", 0 0;
v0x555589da6d70_0 .var "o_overflow", 0 0;
v0x555589da6e30_0 .var/s "o_val", 7 0;
v0x555589da6f10_0 .net "o_valid", 0 0, L_0x555589d5be50;  alias, 1 drivers
v0x555589da6fd0_0 .net/s "sum_extended", 8 0, L_0x555589da7e70;  1 drivers
E_0x555589d778c0 .event posedge, v0x555589da67f0_0;
L_0x555589da7cb0 .extend/s 9, v0x555589da7310_0;
L_0x555589da7d80 .extend/s 9, v0x555589da73b0_0;
L_0x555589da7e70 .arith/sum 9, L_0x555589da7cb0, L_0x555589da7d80;
L_0x555589da7fb0 .reduce/nor v0x555589da6d70_0;
L_0x555589da81c0 .reduce/nor L_0x555589d5be50;
    .scope S_0x555589da5eb0;
T_1 ;
    %wait E_0x555589d778c0;
    %load/vec4 v0x555589da6a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555589da6e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555589da6cb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555589da6cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555589da6d70_0, 0;
    %load/vec4 v0x555589da6b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555589da6d70_0, 0;
    %load/vec4 v0x555589da6fd0_0;
    %cmpi/s 127, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555589da6d70_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x555589da6e30_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x555589da6fd0_0;
    %cmpi/s 384, 0, 9;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555589da6d70_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x555589da6e30_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x555589da6fd0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x555589da6e30_0, 0;
T_1.7 ;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555589da6cb0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555589d84ab0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555589da7250_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0x555589da7250_0;
    %inv;
    %store/vec4 v0x555589da7250_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x555589d84ab0;
T_3 ;
    %vpi_call/w 3 92 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555589d84ab0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x555589d84ab0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555589da74b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555589da7580_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555589da7310_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555589da73b0_0, 0, 8;
    %delay 10, 0;
    %vpi_call/w 3 154 "$display", "Applying Reset..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555589da74b0_0, 0, 1;
    %delay 10, 0;
    %vpi_call/w 3 157 "$display", "Reset De-asserted." {0 0 0};
    %load/vec4 v0x555589da6e30_0;
    %cmpi/ne 0, 0, 8;
    %jmp/1 T_4.5, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x555589da6cb0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_4.5;
    %jmp/1 T_4.4, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x555589da6f10_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_4.4;
    %jmp/1 T_4.3, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x555589da6d70_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_4.3;
    %jmp/1 T_4.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x555589da6bf0_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 6, 8;
T_4.2;
    %jmp/0xz  T_4.0, 6;
    %vpi_call/w 3 162 "$display", "FAIL: Reset state incorrect. o_val=0x%h, o_done=%b, o_valid=%b, o_overflow=%b, o_busy=%b", v0x555589da6e30_0, v0x555589da6cb0_0, v0x555589da6f10_0, v0x555589da6d70_0, v0x555589da6bf0_0 {0 0 0};
    %vpi_call/w 3 164 "$finish" {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %vpi_call/w 3 166 "$display", "PASS: Initial reset state is correct." {0 0 0};
T_4.1 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x555589da7b70_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x555589da7c10_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x555589da7ad0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555589da7a30_0, 0, 1;
    %load/vec4 v0x555589da7b70_0;
    %store/vec4 v0x555589da5c00_0, 0, 8;
    %load/vec4 v0x555589da7c10_0;
    %store/vec4 v0x555589da5cc0_0, 0, 8;
    %load/vec4 v0x555589da7ad0_0;
    %store/vec4 v0x555589d5c250_0, 0, 8;
    %load/vec4 v0x555589da7a30_0;
    %store/vec4 v0x555589d5c1b0_0, 0, 1;
    %pushi/str "Normal Positive Addition (5 + 3)";
    %store/str v0x555589da5da0_0;
    %fork TD_testbench.do_add_check, S_0x555589d27f00;
    %join;
    %pushi/vec4 251, 0, 8;
    %store/vec4 v0x555589da7b70_0, 0, 8;
    %pushi/vec4 253, 0, 8;
    %store/vec4 v0x555589da7c10_0, 0, 8;
    %pushi/vec4 248, 0, 8;
    %store/vec4 v0x555589da7ad0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555589da7a30_0, 0, 1;
    %load/vec4 v0x555589da7b70_0;
    %store/vec4 v0x555589da5c00_0, 0, 8;
    %load/vec4 v0x555589da7c10_0;
    %store/vec4 v0x555589da5cc0_0, 0, 8;
    %load/vec4 v0x555589da7ad0_0;
    %store/vec4 v0x555589d5c250_0, 0, 8;
    %load/vec4 v0x555589da7a30_0;
    %store/vec4 v0x555589d5c1b0_0, 0, 1;
    %pushi/str "Normal Negative Addition (-5 + -3)";
    %store/str v0x555589da5da0_0;
    %fork TD_testbench.do_add_check, S_0x555589d27f00;
    %join;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x555589da7b70_0, 0, 8;
    %pushi/vec4 241, 0, 8;
    %store/vec4 v0x555589da7c10_0, 0, 8;
    %pushi/vec4 251, 0, 8;
    %store/vec4 v0x555589da7ad0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555589da7a30_0, 0, 1;
    %load/vec4 v0x555589da7b70_0;
    %store/vec4 v0x555589da5c00_0, 0, 8;
    %load/vec4 v0x555589da7c10_0;
    %store/vec4 v0x555589da5cc0_0, 0, 8;
    %load/vec4 v0x555589da7ad0_0;
    %store/vec4 v0x555589d5c250_0, 0, 8;
    %load/vec4 v0x555589da7a30_0;
    %store/vec4 v0x555589d5c1b0_0, 0, 1;
    %pushi/str "Normal Mixed Sign Addition (10 + -15)";
    %store/str v0x555589da5da0_0;
    %fork TD_testbench.do_add_check, S_0x555589d27f00;
    %join;
    %pushi/vec4 126, 0, 8;
    %store/vec4 v0x555589da7b70_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x555589da7c10_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x555589da7ad0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555589da7a30_0, 0, 1;
    %load/vec4 v0x555589da7b70_0;
    %store/vec4 v0x555589da5c00_0, 0, 8;
    %load/vec4 v0x555589da7c10_0;
    %store/vec4 v0x555589da5cc0_0, 0, 8;
    %load/vec4 v0x555589da7ad0_0;
    %store/vec4 v0x555589d5c250_0, 0, 8;
    %load/vec4 v0x555589da7a30_0;
    %store/vec4 v0x555589d5c1b0_0, 0, 1;
    %pushi/str "Positive Saturation (126 + 2)";
    %store/str v0x555589da5da0_0;
    %fork TD_testbench.do_add_check, S_0x555589d27f00;
    %join;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x555589da7b70_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x555589da7c10_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x555589da7ad0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555589da7a30_0, 0, 1;
    %load/vec4 v0x555589da7b70_0;
    %store/vec4 v0x555589da5c00_0, 0, 8;
    %load/vec4 v0x555589da7c10_0;
    %store/vec4 v0x555589da5cc0_0, 0, 8;
    %load/vec4 v0x555589da7ad0_0;
    %store/vec4 v0x555589d5c250_0, 0, 8;
    %load/vec4 v0x555589da7a30_0;
    %store/vec4 v0x555589d5c1b0_0, 0, 1;
    %pushi/str "Positive Saturation (127 + 127)";
    %store/str v0x555589da5da0_0;
    %fork TD_testbench.do_add_check, S_0x555589d27f00;
    %join;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x555589da7b70_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x555589da7c10_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x555589da7ad0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555589da7a30_0, 0, 1;
    %load/vec4 v0x555589da7b70_0;
    %store/vec4 v0x555589da5c00_0, 0, 8;
    %load/vec4 v0x555589da7c10_0;
    %store/vec4 v0x555589da5cc0_0, 0, 8;
    %load/vec4 v0x555589da7ad0_0;
    %store/vec4 v0x555589d5c250_0, 0, 8;
    %load/vec4 v0x555589da7a30_0;
    %store/vec4 v0x555589d5c1b0_0, 0, 1;
    %pushi/str "Negative Saturation (-128 + -128)";
    %store/str v0x555589da5da0_0;
    %fork TD_testbench.do_add_check, S_0x555589d27f00;
    %join;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v0x555589da7b70_0, 0, 8;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x555589da7c10_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x555589da7ad0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555589da7a30_0, 0, 1;
    %load/vec4 v0x555589da7b70_0;
    %store/vec4 v0x555589da5c00_0, 0, 8;
    %load/vec4 v0x555589da7c10_0;
    %store/vec4 v0x555589da5cc0_0, 0, 8;
    %load/vec4 v0x555589da7ad0_0;
    %store/vec4 v0x555589d5c250_0, 0, 8;
    %load/vec4 v0x555589da7a30_0;
    %store/vec4 v0x555589d5c1b0_0, 0, 1;
    %pushi/str "Negative Saturation (-127 + -2)";
    %store/str v0x555589da5da0_0;
    %fork TD_testbench.do_add_check, S_0x555589d27f00;
    %join;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x555589da7b70_0, 0, 8;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v0x555589da7c10_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x555589da7ad0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555589da7a30_0, 0, 1;
    %load/vec4 v0x555589da7b70_0;
    %store/vec4 v0x555589da5c00_0, 0, 8;
    %load/vec4 v0x555589da7c10_0;
    %store/vec4 v0x555589da5cc0_0, 0, 8;
    %load/vec4 v0x555589da7ad0_0;
    %store/vec4 v0x555589d5c250_0, 0, 8;
    %load/vec4 v0x555589da7a30_0;
    %store/vec4 v0x555589d5c1b0_0, 0, 1;
    %pushi/str "Specific Saturation Test (0x80 + 0x81)";
    %store/str v0x555589da5da0_0;
    %fork TD_testbench.do_add_check, S_0x555589d27f00;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555589da7b70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555589da7c10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555589da7ad0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555589da7a30_0, 0, 1;
    %load/vec4 v0x555589da7b70_0;
    %store/vec4 v0x555589da5c00_0, 0, 8;
    %load/vec4 v0x555589da7c10_0;
    %store/vec4 v0x555589da5cc0_0, 0, 8;
    %load/vec4 v0x555589da7ad0_0;
    %store/vec4 v0x555589d5c250_0, 0, 8;
    %load/vec4 v0x555589da7a30_0;
    %store/vec4 v0x555589d5c1b0_0, 0, 1;
    %pushi/str "Zero Inputs (0 + 0)";
    %store/str v0x555589da5da0_0;
    %fork TD_testbench.do_add_check, S_0x555589d27f00;
    %join;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x555589da7b70_0, 0, 8;
    %pushi/vec4 206, 0, 8;
    %store/vec4 v0x555589da7c10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555589da7ad0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555589da7a30_0, 0, 1;
    %load/vec4 v0x555589da7b70_0;
    %store/vec4 v0x555589da5c00_0, 0, 8;
    %load/vec4 v0x555589da7c10_0;
    %store/vec4 v0x555589da5cc0_0, 0, 8;
    %load/vec4 v0x555589da7ad0_0;
    %store/vec4 v0x555589d5c250_0, 0, 8;
    %load/vec4 v0x555589da7a30_0;
    %store/vec4 v0x555589d5c1b0_0, 0, 1;
    %pushi/str "Zero Result (50 + -50)";
    %store/str v0x555589da5da0_0;
    %fork TD_testbench.do_add_check, S_0x555589d27f00;
    %join;
    %vpi_call/w 3 243 "$display", "\012================================================================================" {0 0 0};
    %vpi_call/w 3 244 "$display", "PASS: All FixedPointAdder tests completed successfully." {0 0 0};
    %vpi_call/w 3 245 "$display", "================================================================================" {0 0 0};
    %vpi_call/w 3 246 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x555589d84ab0;
T_5 ;
    %delay 1000, 0;
    %vpi_call/w 3 252 "$display", "\012ERROR: Simulation timed out. Not all tests completed." {0 0 0};
    %vpi_call/w 3 253 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.v";
    "/mnt/c/Workspace/FPGA/FPGA_DSP-Filters/FixedPointAdder/test_rtl/simulation/icarus/FixedPointAdder/../../../../rtl/FixedPointAdder.v";
