// Seed: 3966126117
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    output tri id_2,
    output supply0 id_3,
    input uwire id_4,
    input tri0 id_5,
    input wand id_6,
    output supply1 id_7,
    output tri0 id_8,
    input uwire id_9
);
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    output tri0 id_2,
    input wor id_3,
    output supply0 id_4,
    output supply1 id_5,
    output wand id_6,
    input wand id_7,
    output wor id_8,
    output tri id_9,
    output wor id_10,
    input wire id_11,
    input wor id_12,
    output wand id_13,
    input wire id_14,
    input wire id_15
);
  logic id_17;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_13,
      id_5,
      id_1,
      id_14,
      id_0,
      id_4,
      id_2,
      id_7
  );
endmodule
