#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x148704e10 .scope module, "test_regfile" "test_regfile" 2 16;
 .timescale -9 -12;
v0x600003729440_0 .var "clk", 0 0;
v0x6000037294d0_0 .var/i "errors", 31 0;
v0x600003729560_0 .var "expectedValue1", 15 0;
v0x6000037295f0_0 .var "expectedValue2", 15 0;
v0x600003729680_0 .var "gwe", 0 0;
v0x600003729710_0 .var/i "input_file", 31 0;
v0x6000037297a0_0 .var/i "output_file", 31 0;
v0x600003729830_0 .var "rd", 2 0;
v0x6000037298c0_0 .var "rs", 2 0;
v0x600003729950_0 .net "rs_data", 15 0, L_0x600003421220;  1 drivers
v0x6000037299e0_0 .var "rst", 0 0;
v0x600003729a70_0 .var "rt", 2 0;
v0x600003729b00_0 .net "rt_data", 15 0, L_0x600003421ae0;  1 drivers
v0x600003729b90_0 .var/i "tests", 31 0;
v0x600003729c20_0 .var "wdata", 15 0;
v0x600003729cb0_0 .var "wen", 0 0;
S_0x148704f80 .scope task, "printPoints" "printPoints" 3 1, 3 1 0, S_0x148704e10;
 .timescale -9 -12;
v0x60000372c000_0 .var "actual", 31 0;
v0x60000372c090_0 .var "possible", 31 0;
TD_test_regfile.printPoints ;
    %vpi_call 3 4 "$display", "<scorePossible>%d</scorePossible>", v0x60000372c090_0 {0 0 0};
    %vpi_call 3 5 "$display", "<scoreActual>%d</scoreActual>", v0x60000372c000_0 {0 0 0};
    %end;
S_0x1487043c0 .scope module, "regfile" "lc4_regfile" 2 41, 4 15 0, S_0x148704e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "gwe";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 3 "i_rs";
    .port_info 4 /OUTPUT 16 "o_rs_data";
    .port_info 5 /INPUT 3 "i_rt";
    .port_info 6 /OUTPUT 16 "o_rt_data";
    .port_info 7 /INPUT 3 "i_rd";
    .port_info 8 /INPUT 16 "i_wdata";
    .port_info 9 /INPUT 1 "i_rd_we";
P_0x60000102cf80 .param/l "n" 0 4 15, +C4<00000000000000000000000000010000>;
L_0x140068490 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000372f720_0 .net/2u *"_ivl_0", 2 0, L_0x140068490;  1 drivers
L_0x140068520 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000372f7b0_0 .net/2u *"_ivl_10", 2 0, L_0x140068520;  1 drivers
v0x60000372f840_0 .net *"_ivl_12", 0 0, L_0x600003420b40;  1 drivers
L_0x140068568 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000372f8d0_0 .net/2u *"_ivl_15", 2 0, L_0x140068568;  1 drivers
v0x60000372f960_0 .net *"_ivl_17", 0 0, L_0x600003420be0;  1 drivers
v0x60000372f9f0_0 .net *"_ivl_2", 0 0, L_0x600003420a00;  1 drivers
L_0x1400685b0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000372fa80_0 .net/2u *"_ivl_20", 2 0, L_0x1400685b0;  1 drivers
v0x60000372fb10_0 .net *"_ivl_22", 0 0, L_0x600003420c80;  1 drivers
L_0x1400685f8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x60000372fba0_0 .net/2u *"_ivl_25", 2 0, L_0x1400685f8;  1 drivers
v0x60000372fc30_0 .net *"_ivl_27", 0 0, L_0x600003420d20;  1 drivers
L_0x140068640 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x60000372fcc0_0 .net/2u *"_ivl_30", 2 0, L_0x140068640;  1 drivers
v0x60000372fd50_0 .net *"_ivl_32", 0 0, L_0x600003420dc0;  1 drivers
v0x60000372fde0_0 .net *"_ivl_36", 15 0, L_0x600003420e60;  1 drivers
v0x60000372fe70_0 .net *"_ivl_38", 15 0, L_0x600003420f00;  1 drivers
v0x60000372ff00_0 .net *"_ivl_40", 15 0, L_0x600003420fa0;  1 drivers
v0x600003728000_0 .net *"_ivl_42", 15 0, L_0x600003421040;  1 drivers
v0x600003728090_0 .net *"_ivl_44", 15 0, L_0x6000034210e0;  1 drivers
v0x600003728120_0 .net *"_ivl_46", 15 0, L_0x600003421180;  1 drivers
L_0x1400684d8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000037281b0_0 .net/2u *"_ivl_5", 2 0, L_0x1400684d8;  1 drivers
L_0x140068688 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003728240_0 .net/2u *"_ivl_50", 2 0, L_0x140068688;  1 drivers
v0x6000037282d0_0 .net *"_ivl_52", 0 0, L_0x6000034212c0;  1 drivers
L_0x1400686d0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003728360_0 .net/2u *"_ivl_55", 2 0, L_0x1400686d0;  1 drivers
v0x6000037283f0_0 .net *"_ivl_57", 0 0, L_0x600003421360;  1 drivers
L_0x140068718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003728480_0 .net/2u *"_ivl_60", 2 0, L_0x140068718;  1 drivers
v0x600003728510_0 .net *"_ivl_62", 0 0, L_0x600003421400;  1 drivers
L_0x140068760 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000037285a0_0 .net/2u *"_ivl_65", 2 0, L_0x140068760;  1 drivers
v0x600003728630_0 .net *"_ivl_67", 0 0, L_0x6000034214a0;  1 drivers
v0x6000037286c0_0 .net *"_ivl_7", 0 0, L_0x600003420aa0;  1 drivers
L_0x1400687a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600003728750_0 .net/2u *"_ivl_70", 2 0, L_0x1400687a8;  1 drivers
v0x6000037287e0_0 .net *"_ivl_72", 0 0, L_0x600003421540;  1 drivers
L_0x1400687f0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x600003728870_0 .net/2u *"_ivl_75", 2 0, L_0x1400687f0;  1 drivers
v0x600003728900_0 .net *"_ivl_77", 0 0, L_0x600003421680;  1 drivers
L_0x140068838 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x600003728990_0 .net/2u *"_ivl_80", 2 0, L_0x140068838;  1 drivers
v0x600003728a20_0 .net *"_ivl_82", 0 0, L_0x600003421720;  1 drivers
v0x600003728ab0_0 .net *"_ivl_86", 15 0, L_0x6000034215e0;  1 drivers
v0x600003728b40_0 .net *"_ivl_88", 15 0, L_0x6000034217c0;  1 drivers
v0x600003728bd0_0 .net *"_ivl_90", 15 0, L_0x600003421860;  1 drivers
v0x600003728c60_0 .net *"_ivl_92", 15 0, L_0x600003421900;  1 drivers
v0x600003728cf0_0 .net *"_ivl_94", 15 0, L_0x6000034219a0;  1 drivers
v0x600003728d80_0 .net *"_ivl_96", 15 0, L_0x600003421a40;  1 drivers
v0x600003728e10_0 .net "clk", 0 0, v0x600003729440_0;  1 drivers
v0x600003728ea0_0 .net "gwe", 0 0, v0x600003729680_0;  1 drivers
v0x600003728f30_0 .net "i_rd", 2 0, v0x600003729830_0;  1 drivers
v0x600003728fc0_0 .net "i_rd_we", 0 0, v0x600003729cb0_0;  1 drivers
v0x600003729050_0 .net "i_rs", 2 0, v0x6000037298c0_0;  1 drivers
v0x6000037290e0_0 .net "i_rt", 2 0, v0x600003729a70_0;  1 drivers
v0x600003729170_0 .net "i_wdata", 15 0, v0x600003729c20_0;  1 drivers
v0x600003729200_0 .net "o_rs_data", 15 0, L_0x600003421220;  alias, 1 drivers
v0x600003729290_0 .net "o_rt_data", 15 0, L_0x600003421ae0;  alias, 1 drivers
v0x600003729320 .array "reg_out", 0 7;
v0x600003729320_0 .net v0x600003729320 0, 15 0, L_0x600002e21260; 1 drivers
v0x600003729320_1 .net v0x600003729320 1, 15 0, L_0x600002e21340; 1 drivers
v0x600003729320_2 .net v0x600003729320 2, 15 0, L_0x600002e21420; 1 drivers
v0x600003729320_3 .net v0x600003729320 3, 15 0, L_0x600002e21500; 1 drivers
v0x600003729320_4 .net v0x600003729320 4, 15 0, L_0x600002e215e0; 1 drivers
v0x600003729320_5 .net v0x600003729320 5, 15 0, L_0x600002e216c0; 1 drivers
v0x600003729320_6 .net v0x600003729320 6, 15 0, L_0x600002e217a0; 1 drivers
v0x600003729320_7 .net v0x600003729320 7, 15 0, L_0x600002e21880; 1 drivers
v0x6000037293b0_0 .net "rst", 0 0, v0x6000037299e0_0;  1 drivers
L_0x600003420a00 .cmp/eq 3, v0x6000037298c0_0, L_0x140068490;
L_0x600003420aa0 .cmp/eq 3, v0x6000037298c0_0, L_0x1400684d8;
L_0x600003420b40 .cmp/eq 3, v0x6000037298c0_0, L_0x140068520;
L_0x600003420be0 .cmp/eq 3, v0x6000037298c0_0, L_0x140068568;
L_0x600003420c80 .cmp/eq 3, v0x6000037298c0_0, L_0x1400685b0;
L_0x600003420d20 .cmp/eq 3, v0x6000037298c0_0, L_0x1400685f8;
L_0x600003420dc0 .cmp/eq 3, v0x6000037298c0_0, L_0x140068640;
L_0x600003420e60 .functor MUXZ 16, L_0x600002e21880, L_0x600002e217a0, L_0x600003420dc0, C4<>;
L_0x600003420f00 .functor MUXZ 16, L_0x600003420e60, L_0x600002e216c0, L_0x600003420d20, C4<>;
L_0x600003420fa0 .functor MUXZ 16, L_0x600003420f00, L_0x600002e215e0, L_0x600003420c80, C4<>;
L_0x600003421040 .functor MUXZ 16, L_0x600003420fa0, L_0x600002e21500, L_0x600003420be0, C4<>;
L_0x6000034210e0 .functor MUXZ 16, L_0x600003421040, L_0x600002e21420, L_0x600003420b40, C4<>;
L_0x600003421180 .functor MUXZ 16, L_0x6000034210e0, L_0x600002e21340, L_0x600003420aa0, C4<>;
L_0x600003421220 .functor MUXZ 16, L_0x600003421180, L_0x600002e21260, L_0x600003420a00, C4<>;
L_0x6000034212c0 .cmp/eq 3, v0x600003729a70_0, L_0x140068688;
L_0x600003421360 .cmp/eq 3, v0x600003729a70_0, L_0x1400686d0;
L_0x600003421400 .cmp/eq 3, v0x600003729a70_0, L_0x140068718;
L_0x6000034214a0 .cmp/eq 3, v0x600003729a70_0, L_0x140068760;
L_0x600003421540 .cmp/eq 3, v0x600003729a70_0, L_0x1400687a8;
L_0x600003421680 .cmp/eq 3, v0x600003729a70_0, L_0x1400687f0;
L_0x600003421720 .cmp/eq 3, v0x600003729a70_0, L_0x140068838;
L_0x6000034215e0 .functor MUXZ 16, L_0x600002e21880, L_0x600002e217a0, L_0x600003421720, C4<>;
L_0x6000034217c0 .functor MUXZ 16, L_0x6000034215e0, L_0x600002e216c0, L_0x600003421680, C4<>;
L_0x600003421860 .functor MUXZ 16, L_0x6000034217c0, L_0x600002e215e0, L_0x600003421540, C4<>;
L_0x600003421900 .functor MUXZ 16, L_0x600003421860, L_0x600002e21500, L_0x6000034214a0, C4<>;
L_0x6000034219a0 .functor MUXZ 16, L_0x600003421900, L_0x600002e21420, L_0x600003421400, C4<>;
L_0x600003421a40 .functor MUXZ 16, L_0x6000034219a0, L_0x600002e21340, L_0x600003421360, C4<>;
L_0x600003421ae0 .functor MUXZ 16, L_0x600003421a40, L_0x600002e21260, L_0x6000034212c0, C4<>;
S_0x148704530 .scope generate, "rd_mux[0]" "rd_mux[0]" 4 34, 4 34 0, S_0x1487043c0;
 .timescale -9 -12;
P_0x60000102d000 .param/l "i" 0 4 34, +C4<00>;
L_0x600002e212d0 .functor AND 1, L_0x6000034200a0, v0x600003729cb0_0, C4<1>, C4<1>;
v0x60000372c5a0_0 .net *"_ivl_1", 3 0, L_0x600003420000;  1 drivers
L_0x140068010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000372c630_0 .net *"_ivl_4", 0 0, L_0x140068010;  1 drivers
L_0x140068058 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000372c6c0_0 .net/2u *"_ivl_5", 3 0, L_0x140068058;  1 drivers
v0x60000372c750_0 .net *"_ivl_7", 0 0, L_0x6000034200a0;  1 drivers
L_0x600003420000 .concat [ 3 1 0 0], v0x600003729830_0, L_0x140068010;
L_0x6000034200a0 .cmp/eq 4, L_0x600003420000, L_0x140068058;
S_0x148704930 .scope module, "one_reg" "Nbit_reg" 4 35, 5 14 0, S_0x148704530;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x600002b20280 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x600002b202c0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x600002e21260/d .functor BUFZ 16, v0x60000372c480_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600002e21260 .delay 16 (1000,1000,1000) L_0x600002e21260/d;
v0x60000372c1b0_0 .net "clk", 0 0, v0x600003729440_0;  alias, 1 drivers
v0x60000372c240_0 .net "gwe", 0 0, v0x600003729680_0;  alias, 1 drivers
v0x60000372c2d0_0 .net "in", 15 0, v0x600003729c20_0;  alias, 1 drivers
v0x60000372c360_0 .net "out", 15 0, L_0x600002e21260;  alias, 1 drivers
v0x60000372c3f0_0 .net "rst", 0 0, v0x6000037299e0_0;  alias, 1 drivers
v0x60000372c480_0 .var "state", 15 0;
v0x60000372c510_0 .net "we", 0 0, L_0x600002e212d0;  1 drivers
E_0x600000b2ce10 .event posedge, v0x60000372c1b0_0;
S_0x148704aa0 .scope generate, "rd_mux[1]" "rd_mux[1]" 4 34, 4 34 0, S_0x1487043c0;
 .timescale -9 -12;
P_0x60000102d140 .param/l "i" 0 4 34, +C4<01>;
L_0x600002e213b0 .functor AND 1, L_0x6000034201e0, v0x600003729cb0_0, C4<1>, C4<1>;
v0x60000372cc60_0 .net *"_ivl_1", 3 0, L_0x600003420140;  1 drivers
L_0x1400680a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000372ccf0_0 .net *"_ivl_4", 0 0, L_0x1400680a0;  1 drivers
L_0x1400680e8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x60000372cd80_0 .net/2u *"_ivl_5", 3 0, L_0x1400680e8;  1 drivers
v0x60000372ce10_0 .net *"_ivl_7", 0 0, L_0x6000034201e0;  1 drivers
L_0x600003420140 .concat [ 3 1 0 0], v0x600003729830_0, L_0x1400680a0;
L_0x6000034201e0 .cmp/eq 4, L_0x600003420140, L_0x1400680e8;
S_0x1487061d0 .scope module, "one_reg" "Nbit_reg" 4 35, 5 14 0, S_0x148704aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x600002b20300 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x600002b20340 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x600002e21340/d .functor BUFZ 16, v0x60000372cb40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600002e21340 .delay 16 (1000,1000,1000) L_0x600002e21340/d;
v0x60000372c870_0 .net "clk", 0 0, v0x600003729440_0;  alias, 1 drivers
v0x60000372c900_0 .net "gwe", 0 0, v0x600003729680_0;  alias, 1 drivers
v0x60000372c990_0 .net "in", 15 0, v0x600003729c20_0;  alias, 1 drivers
v0x60000372ca20_0 .net "out", 15 0, L_0x600002e21340;  alias, 1 drivers
v0x60000372cab0_0 .net "rst", 0 0, v0x6000037299e0_0;  alias, 1 drivers
v0x60000372cb40_0 .var "state", 15 0;
v0x60000372cbd0_0 .net "we", 0 0, L_0x600002e213b0;  1 drivers
S_0x148706340 .scope generate, "rd_mux[2]" "rd_mux[2]" 4 34, 4 34 0, S_0x1487043c0;
 .timescale -9 -12;
P_0x60000102d280 .param/l "i" 0 4 34, +C4<010>;
L_0x600002e21490 .functor AND 1, L_0x600003420320, v0x600003729cb0_0, C4<1>, C4<1>;
v0x60000372d320_0 .net *"_ivl_1", 3 0, L_0x600003420280;  1 drivers
L_0x140068130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000372d3b0_0 .net *"_ivl_4", 0 0, L_0x140068130;  1 drivers
L_0x140068178 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000372d440_0 .net/2u *"_ivl_5", 3 0, L_0x140068178;  1 drivers
v0x60000372d4d0_0 .net *"_ivl_7", 0 0, L_0x600003420320;  1 drivers
L_0x600003420280 .concat [ 3 1 0 0], v0x600003729830_0, L_0x140068130;
L_0x600003420320 .cmp/eq 4, L_0x600003420280, L_0x140068178;
S_0x1487064b0 .scope module, "one_reg" "Nbit_reg" 4 35, 5 14 0, S_0x148706340;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x600002b20380 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x600002b203c0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x600002e21420/d .functor BUFZ 16, v0x60000372d200_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600002e21420 .delay 16 (1000,1000,1000) L_0x600002e21420/d;
v0x60000372cf30_0 .net "clk", 0 0, v0x600003729440_0;  alias, 1 drivers
v0x60000372cfc0_0 .net "gwe", 0 0, v0x600003729680_0;  alias, 1 drivers
v0x60000372d050_0 .net "in", 15 0, v0x600003729c20_0;  alias, 1 drivers
v0x60000372d0e0_0 .net "out", 15 0, L_0x600002e21420;  alias, 1 drivers
v0x60000372d170_0 .net "rst", 0 0, v0x6000037299e0_0;  alias, 1 drivers
v0x60000372d200_0 .var "state", 15 0;
v0x60000372d290_0 .net "we", 0 0, L_0x600002e21490;  1 drivers
S_0x148706620 .scope generate, "rd_mux[3]" "rd_mux[3]" 4 34, 4 34 0, S_0x1487043c0;
 .timescale -9 -12;
P_0x60000102d4c0 .param/l "i" 0 4 34, +C4<011>;
L_0x600002e21570 .functor AND 1, L_0x600003420460, v0x600003729cb0_0, C4<1>, C4<1>;
v0x60000372d9e0_0 .net *"_ivl_1", 3 0, L_0x6000034203c0;  1 drivers
L_0x1400681c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000372da70_0 .net *"_ivl_4", 0 0, L_0x1400681c0;  1 drivers
L_0x140068208 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000372db00_0 .net/2u *"_ivl_5", 3 0, L_0x140068208;  1 drivers
v0x60000372db90_0 .net *"_ivl_7", 0 0, L_0x600003420460;  1 drivers
L_0x6000034203c0 .concat [ 3 1 0 0], v0x600003729830_0, L_0x1400681c0;
L_0x600003420460 .cmp/eq 4, L_0x6000034203c0, L_0x140068208;
S_0x148706790 .scope module, "one_reg" "Nbit_reg" 4 35, 5 14 0, S_0x148706620;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x600002b20400 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x600002b20440 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x600002e21500/d .functor BUFZ 16, v0x60000372d8c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600002e21500 .delay 16 (1000,1000,1000) L_0x600002e21500/d;
v0x60000372d5f0_0 .net "clk", 0 0, v0x600003729440_0;  alias, 1 drivers
v0x60000372d680_0 .net "gwe", 0 0, v0x600003729680_0;  alias, 1 drivers
v0x60000372d710_0 .net "in", 15 0, v0x600003729c20_0;  alias, 1 drivers
v0x60000372d7a0_0 .net "out", 15 0, L_0x600002e21500;  alias, 1 drivers
v0x60000372d830_0 .net "rst", 0 0, v0x6000037299e0_0;  alias, 1 drivers
v0x60000372d8c0_0 .var "state", 15 0;
v0x60000372d950_0 .net "we", 0 0, L_0x600002e21570;  1 drivers
S_0x148706900 .scope generate, "rd_mux[4]" "rd_mux[4]" 4 34, 4 34 0, S_0x1487043c0;
 .timescale -9 -12;
P_0x60000102d640 .param/l "i" 0 4 34, +C4<0100>;
L_0x600002e21650 .functor AND 1, L_0x6000034205a0, v0x600003729cb0_0, C4<1>, C4<1>;
v0x60000372e0a0_0 .net *"_ivl_1", 4 0, L_0x600003420500;  1 drivers
L_0x140068250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000372e130_0 .net *"_ivl_4", 1 0, L_0x140068250;  1 drivers
L_0x140068298 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x60000372e1c0_0 .net/2u *"_ivl_5", 4 0, L_0x140068298;  1 drivers
v0x60000372e250_0 .net *"_ivl_7", 0 0, L_0x6000034205a0;  1 drivers
L_0x600003420500 .concat [ 3 2 0 0], v0x600003729830_0, L_0x140068250;
L_0x6000034205a0 .cmp/eq 5, L_0x600003420500, L_0x140068298;
S_0x148706a70 .scope module, "one_reg" "Nbit_reg" 4 35, 5 14 0, S_0x148706900;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x600002b20480 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x600002b204c0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x600002e215e0/d .functor BUFZ 16, v0x60000372df80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600002e215e0 .delay 16 (1000,1000,1000) L_0x600002e215e0/d;
v0x60000372dcb0_0 .net "clk", 0 0, v0x600003729440_0;  alias, 1 drivers
v0x60000372dd40_0 .net "gwe", 0 0, v0x600003729680_0;  alias, 1 drivers
v0x60000372ddd0_0 .net "in", 15 0, v0x600003729c20_0;  alias, 1 drivers
v0x60000372de60_0 .net "out", 15 0, L_0x600002e215e0;  alias, 1 drivers
v0x60000372def0_0 .net "rst", 0 0, v0x6000037299e0_0;  alias, 1 drivers
v0x60000372df80_0 .var "state", 15 0;
v0x60000372e010_0 .net "we", 0 0, L_0x600002e21650;  1 drivers
S_0x148706be0 .scope generate, "rd_mux[5]" "rd_mux[5]" 4 34, 4 34 0, S_0x1487043c0;
 .timescale -9 -12;
P_0x60000102d480 .param/l "i" 0 4 34, +C4<0101>;
L_0x600002e21730 .functor AND 1, L_0x6000034206e0, v0x600003729cb0_0, C4<1>, C4<1>;
v0x60000372e760_0 .net *"_ivl_1", 4 0, L_0x600003420640;  1 drivers
L_0x1400682e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000372e7f0_0 .net *"_ivl_4", 1 0, L_0x1400682e0;  1 drivers
L_0x140068328 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x60000372e880_0 .net/2u *"_ivl_5", 4 0, L_0x140068328;  1 drivers
v0x60000372e910_0 .net *"_ivl_7", 0 0, L_0x6000034206e0;  1 drivers
L_0x600003420640 .concat [ 3 2 0 0], v0x600003729830_0, L_0x1400682e0;
L_0x6000034206e0 .cmp/eq 5, L_0x600003420640, L_0x140068328;
S_0x148706d50 .scope module, "one_reg" "Nbit_reg" 4 35, 5 14 0, S_0x148706be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x600002b20700 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x600002b20740 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x600002e216c0/d .functor BUFZ 16, v0x60000372e640_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600002e216c0 .delay 16 (1000,1000,1000) L_0x600002e216c0/d;
v0x60000372e370_0 .net "clk", 0 0, v0x600003729440_0;  alias, 1 drivers
v0x60000372e400_0 .net "gwe", 0 0, v0x600003729680_0;  alias, 1 drivers
v0x60000372e490_0 .net "in", 15 0, v0x600003729c20_0;  alias, 1 drivers
v0x60000372e520_0 .net "out", 15 0, L_0x600002e216c0;  alias, 1 drivers
v0x60000372e5b0_0 .net "rst", 0 0, v0x6000037299e0_0;  alias, 1 drivers
v0x60000372e640_0 .var "state", 15 0;
v0x60000372e6d0_0 .net "we", 0 0, L_0x600002e21730;  1 drivers
S_0x148706ec0 .scope generate, "rd_mux[6]" "rd_mux[6]" 4 34, 4 34 0, S_0x1487043c0;
 .timescale -9 -12;
P_0x60000102d7c0 .param/l "i" 0 4 34, +C4<0110>;
L_0x600002e21810 .functor AND 1, L_0x600003420820, v0x600003729cb0_0, C4<1>, C4<1>;
v0x60000372ee20_0 .net *"_ivl_1", 4 0, L_0x600003420780;  1 drivers
L_0x140068370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000372eeb0_0 .net *"_ivl_4", 1 0, L_0x140068370;  1 drivers
L_0x1400683b8 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x60000372ef40_0 .net/2u *"_ivl_5", 4 0, L_0x1400683b8;  1 drivers
v0x60000372efd0_0 .net *"_ivl_7", 0 0, L_0x600003420820;  1 drivers
L_0x600003420780 .concat [ 3 2 0 0], v0x600003729830_0, L_0x140068370;
L_0x600003420820 .cmp/eq 5, L_0x600003420780, L_0x1400683b8;
S_0x148707030 .scope module, "one_reg" "Nbit_reg" 4 35, 5 14 0, S_0x148706ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x600002b20780 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x600002b207c0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x600002e217a0/d .functor BUFZ 16, v0x60000372ed00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600002e217a0 .delay 16 (1000,1000,1000) L_0x600002e217a0/d;
v0x60000372ea30_0 .net "clk", 0 0, v0x600003729440_0;  alias, 1 drivers
v0x60000372eac0_0 .net "gwe", 0 0, v0x600003729680_0;  alias, 1 drivers
v0x60000372eb50_0 .net "in", 15 0, v0x600003729c20_0;  alias, 1 drivers
v0x60000372ebe0_0 .net "out", 15 0, L_0x600002e217a0;  alias, 1 drivers
v0x60000372ec70_0 .net "rst", 0 0, v0x6000037299e0_0;  alias, 1 drivers
v0x60000372ed00_0 .var "state", 15 0;
v0x60000372ed90_0 .net "we", 0 0, L_0x600002e21810;  1 drivers
S_0x1487071a0 .scope generate, "rd_mux[7]" "rd_mux[7]" 4 34, 4 34 0, S_0x1487043c0;
 .timescale -9 -12;
P_0x60000102d900 .param/l "i" 0 4 34, +C4<0111>;
L_0x600002e218f0 .functor AND 1, L_0x600003420960, v0x600003729cb0_0, C4<1>, C4<1>;
v0x60000372f4e0_0 .net *"_ivl_1", 4 0, L_0x6000034208c0;  1 drivers
L_0x140068400 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000372f570_0 .net *"_ivl_4", 1 0, L_0x140068400;  1 drivers
L_0x140068448 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x60000372f600_0 .net/2u *"_ivl_5", 4 0, L_0x140068448;  1 drivers
v0x60000372f690_0 .net *"_ivl_7", 0 0, L_0x600003420960;  1 drivers
L_0x6000034208c0 .concat [ 3 2 0 0], v0x600003729830_0, L_0x140068400;
L_0x600003420960 .cmp/eq 5, L_0x6000034208c0, L_0x140068448;
S_0x148707310 .scope module, "one_reg" "Nbit_reg" 4 35, 5 14 0, S_0x1487071a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x600002b20800 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x600002b20840 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x600002e21880/d .functor BUFZ 16, v0x60000372f3c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600002e21880 .delay 16 (1000,1000,1000) L_0x600002e21880/d;
v0x60000372f0f0_0 .net "clk", 0 0, v0x600003729440_0;  alias, 1 drivers
v0x60000372f180_0 .net "gwe", 0 0, v0x600003729680_0;  alias, 1 drivers
v0x60000372f210_0 .net "in", 15 0, v0x600003729c20_0;  alias, 1 drivers
v0x60000372f2a0_0 .net "out", 15 0, L_0x600002e21880;  alias, 1 drivers
v0x60000372f330_0 .net "rst", 0 0, v0x6000037299e0_0;  alias, 1 drivers
v0x60000372f3c0_0 .var "state", 15 0;
v0x60000372f450_0 .net "we", 0 0, L_0x600002e218f0;  1 drivers
    .scope S_0x148704930;
T_1 ;
    %wait E_0x600000b2ce10;
    %load/vec4 v0x60000372c240_0;
    %load/vec4 v0x60000372c3f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000372c480_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x60000372c240_0;
    %load/vec4 v0x60000372c510_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x60000372c2d0_0;
    %store/vec4 v0x60000372c480_0, 0, 16;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1487061d0;
T_2 ;
    %wait E_0x600000b2ce10;
    %load/vec4 v0x60000372c900_0;
    %load/vec4 v0x60000372cab0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000372cb40_0, 0, 16;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60000372c900_0;
    %load/vec4 v0x60000372cbd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x60000372c990_0;
    %store/vec4 v0x60000372cb40_0, 0, 16;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1487064b0;
T_3 ;
    %wait E_0x600000b2ce10;
    %load/vec4 v0x60000372cfc0_0;
    %load/vec4 v0x60000372d170_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000372d200_0, 0, 16;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60000372cfc0_0;
    %load/vec4 v0x60000372d290_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x60000372d050_0;
    %store/vec4 v0x60000372d200_0, 0, 16;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x148706790;
T_4 ;
    %wait E_0x600000b2ce10;
    %load/vec4 v0x60000372d680_0;
    %load/vec4 v0x60000372d830_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000372d8c0_0, 0, 16;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x60000372d680_0;
    %load/vec4 v0x60000372d950_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x60000372d710_0;
    %store/vec4 v0x60000372d8c0_0, 0, 16;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x148706a70;
T_5 ;
    %wait E_0x600000b2ce10;
    %load/vec4 v0x60000372dd40_0;
    %load/vec4 v0x60000372def0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000372df80_0, 0, 16;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x60000372dd40_0;
    %load/vec4 v0x60000372e010_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x60000372ddd0_0;
    %store/vec4 v0x60000372df80_0, 0, 16;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x148706d50;
T_6 ;
    %wait E_0x600000b2ce10;
    %load/vec4 v0x60000372e400_0;
    %load/vec4 v0x60000372e5b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000372e640_0, 0, 16;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x60000372e400_0;
    %load/vec4 v0x60000372e6d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x60000372e490_0;
    %store/vec4 v0x60000372e640_0, 0, 16;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x148707030;
T_7 ;
    %wait E_0x600000b2ce10;
    %load/vec4 v0x60000372eac0_0;
    %load/vec4 v0x60000372ec70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000372ed00_0, 0, 16;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x60000372eac0_0;
    %load/vec4 v0x60000372ed90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x60000372eb50_0;
    %store/vec4 v0x60000372ed00_0, 0, 16;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x148707310;
T_8 ;
    %wait E_0x600000b2ce10;
    %load/vec4 v0x60000372f180_0;
    %load/vec4 v0x60000372f330_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000372f3c0_0, 0, 16;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x60000372f180_0;
    %load/vec4 v0x60000372f450_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x60000372f210_0;
    %store/vec4 v0x60000372f3c0_0, 0, 16;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x148704e10;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0x600003729440_0;
    %inv;
    %assign/vec4 v0x600003729440_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x148704e10;
T_10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000037298c0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003729a70_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003729830_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003729cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000037299e0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003729c20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003729440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003729680_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000037294d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003729b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000037297a0_0, 0, 32;
    %vpi_func 2 75 "$fopen" 32, "test_lc4_regfile.input", "r" {0 0 0};
    %store/vec4 v0x600003729710_0, 0, 32;
    %load/vec4 v0x600003729710_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 77 "$display", "Error opening file: ", "test_lc4_regfile.input" {0 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
T_10.0 ;
    %vpi_func 2 83 "$fopen" 32, "regfile_test.output.txt", "w" {0 0 0};
    %store/vec4 v0x6000037297a0_0, 0, 32;
    %load/vec4 v0x6000037297a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_call 2 85 "$display", "Error opening file: ", "regfile_test.output.txt" {0 0 0};
    %vpi_call 2 86 "$finish" {0 0 0};
T_10.2 ;
    %delay 100000, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000037299e0_0, 0, 1;
    %delay 2000, 0;
T_10.4 ;
    %vpi_func 2 97 "$fscanf" 32, v0x600003729710_0, "%d %d %d %b %h %h %h", v0x6000037298c0_0, v0x600003729a70_0, v0x600003729830_0, v0x600003729cb0_0, v0x600003729c20_0, v0x600003729560_0, v0x6000037295f0_0 {0 0 0};
    %cmpi/e 7, 0, 32;
    %jmp/0xz T_10.5, 4;
    %delay 8000, 0;
    %load/vec4 v0x600003729b90_0;
    %addi 2, 0, 32;
    %store/vec4 v0x600003729b90_0, 0, 32;
    %load/vec4 v0x6000037297a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_call 2 106 "$fdisplay", v0x6000037297a0_0, "%d %d %d %b %h %h %h", v0x6000037298c0_0, v0x600003729a70_0, v0x600003729830_0, v0x600003729cb0_0, v0x600003729c20_0, v0x600003729950_0, v0x600003729b00_0 {0 0 0};
T_10.6 ;
    %load/vec4 v0x600003729950_0;
    %load/vec4 v0x600003729560_0;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %vpi_call 2 110 "$display", "Error at test %d: Value of register %d on output 1 should have been %h, but was %h instead", v0x600003729b90_0, v0x6000037298c0_0, v0x600003729560_0, v0x600003729950_0 {0 0 0};
    %load/vec4 v0x6000037294d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000037294d0_0, 0, 32;
T_10.8 ;
    %load/vec4 v0x600003729b00_0;
    %load/vec4 v0x6000037295f0_0;
    %cmp/ne;
    %jmp/0xz  T_10.10, 6;
    %vpi_call 2 115 "$display", "Error at test %d: Value of register %d on output 2 should have been %h, but was %h instead", v0x600003729b90_0, v0x600003729a70_0, v0x6000037295f0_0, v0x600003729b00_0 {0 0 0};
    %load/vec4 v0x6000037294d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000037294d0_0, 0, 32;
T_10.10 ;
    %delay 2000, 0;
    %jmp T_10.4;
T_10.5 ;
    %load/vec4 v0x600003729710_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %vpi_call 2 123 "$fclose", v0x600003729710_0 {0 0 0};
T_10.12 ;
    %load/vec4 v0x6000037297a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_call 2 124 "$fclose", v0x6000037297a0_0 {0 0 0};
T_10.14 ;
    %vpi_call 2 125 "$display", "Simulation finished: %d test cases %d errors [%s]", v0x600003729b90_0, v0x6000037294d0_0, "test_lc4_regfile.input" {0 0 0};
    %load/vec4 v0x600003729b90_0;
    %store/vec4 v0x60000372c090_0, 0, 32;
    %load/vec4 v0x600003729b90_0;
    %load/vec4 v0x6000037294d0_0;
    %sub;
    %store/vec4 v0x60000372c000_0, 0, 32;
    %fork TD_test_regfile.printPoints, S_0x148704f80;
    %join;
    %vpi_call 2 127 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench_lc4_regfile.v";
    "./print_points.v";
    "lc4_regfile.v";
    "register.v";
