// Seed: 1399604008
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  parameter id_3 = -1;
  wire id_4;
  integer id_5;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd66
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output reg id_10;
  inout reg id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_7,
      id_4
  );
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire _id_2;
  output wire id_1;
  wire id_16;
  logic [7:0] id_17;
  always_comb id_10 <= 1;
  wire  id_18;
  wand  id_19 = -1;
  logic id_20;
  ;
  id_21(
      id_11, id_20
  );
  always @(negedge id_18 == id_17[id_2] or "" == 1'd0) begin : LABEL_0
    id_9 = -1'b0;
  end
endmodule
