<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: SIM_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_s_i_m___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">SIM_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html">SIM Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_i_m__structs___g_r_o_u_p.html">SIM struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a71da199104a0c6df7a9b6ef58c5e4edb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a71da199104a0c6df7a9b6ef58c5e4edb">SOPT1</a></td></tr>
<tr class="memdesc:a71da199104a0c6df7a9b6ef58c5e4edb"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: System Options Register 1  <a href="#a71da199104a0c6df7a9b6ef58c5e4edb">More...</a><br /></td></tr>
<tr class="separator:a71da199104a0c6df7a9b6ef58c5e4edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dcd927f581c0770092bd59289fe7145"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a5dcd927f581c0770092bd59289fe7145">SOPT1CFG</a></td></tr>
<tr class="memdesc:a5dcd927f581c0770092bd59289fe7145"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: SOPT1 Configuration Register  <a href="#a5dcd927f581c0770092bd59289fe7145">More...</a><br /></td></tr>
<tr class="separator:a5dcd927f581c0770092bd59289fe7145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27fc44ad7f34755eb0306982d3481cb2"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a27fc44ad7f34755eb0306982d3481cb2">RESERVED_0</a> [4092]</td></tr>
<tr class="separator:a27fc44ad7f34755eb0306982d3481cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42567e1697afc977709f14fe6d9f96a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a42567e1697afc977709f14fe6d9f96a8">SOPT2</a></td></tr>
<tr class="memdesc:a42567e1697afc977709f14fe6d9f96a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">1004: System Options Register 2  <a href="#a42567e1697afc977709f14fe6d9f96a8">More...</a><br /></td></tr>
<tr class="separator:a42567e1697afc977709f14fe6d9f96a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e1685df8426a2563775fd35f50d222"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#aa4e1685df8426a2563775fd35f50d222">RESERVED_1</a> [4]</td></tr>
<tr class="separator:aa4e1685df8426a2563775fd35f50d222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b7f87f2a822cb3f8f1275f478e485d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a44b7f87f2a822cb3f8f1275f478e485d">SOPT4</a></td></tr>
<tr class="memdesc:a44b7f87f2a822cb3f8f1275f478e485d"><td class="mdescLeft">&#160;</td><td class="mdescRight">100C: System Options Register 4  <a href="#a44b7f87f2a822cb3f8f1275f478e485d">More...</a><br /></td></tr>
<tr class="separator:a44b7f87f2a822cb3f8f1275f478e485d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29d8c8ea1f1cd3f4f1b34b4a48066b63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a29d8c8ea1f1cd3f4f1b34b4a48066b63">SOPT5</a></td></tr>
<tr class="memdesc:a29d8c8ea1f1cd3f4f1b34b4a48066b63"><td class="mdescLeft">&#160;</td><td class="mdescRight">1010: System Options Register 5  <a href="#a29d8c8ea1f1cd3f4f1b34b4a48066b63">More...</a><br /></td></tr>
<tr class="separator:a29d8c8ea1f1cd3f4f1b34b4a48066b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbcd6dff124b3a098558c6dd58876f69"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#afbcd6dff124b3a098558c6dd58876f69">RESERVED_2</a> [4]</td></tr>
<tr class="separator:afbcd6dff124b3a098558c6dd58876f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf5d10bb5b9bcea4c60a1b30b7499f2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#acf5d10bb5b9bcea4c60a1b30b7499f2e">SOPT7</a></td></tr>
<tr class="memdesc:acf5d10bb5b9bcea4c60a1b30b7499f2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">1018: System Options Register 7  <a href="#acf5d10bb5b9bcea4c60a1b30b7499f2e">More...</a><br /></td></tr>
<tr class="separator:acf5d10bb5b9bcea4c60a1b30b7499f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dac5364a1c23339d0e5d914754aaf0f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a6dac5364a1c23339d0e5d914754aaf0f">RESERVED_3</a> [8]</td></tr>
<tr class="separator:a6dac5364a1c23339d0e5d914754aaf0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1141c7fe188d49a47eeeabc068dfce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#ada1141c7fe188d49a47eeeabc068dfce">SDID</a></td></tr>
<tr class="memdesc:ada1141c7fe188d49a47eeeabc068dfce"><td class="mdescLeft">&#160;</td><td class="mdescRight">1024: System Device Identification Register  <a href="#ada1141c7fe188d49a47eeeabc068dfce">More...</a><br /></td></tr>
<tr class="separator:ada1141c7fe188d49a47eeeabc068dfce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65c2a7b9e032deebaa112da572d624c1"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a65c2a7b9e032deebaa112da572d624c1">RESERVED_4</a> [12]</td></tr>
<tr class="separator:a65c2a7b9e032deebaa112da572d624c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab35fe0b2593c29a2fd320cf4a667094c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#ab35fe0b2593c29a2fd320cf4a667094c">SCGC4</a></td></tr>
<tr class="memdesc:ab35fe0b2593c29a2fd320cf4a667094c"><td class="mdescLeft">&#160;</td><td class="mdescRight">1034: System Clock Gating Control Register 4  <a href="#ab35fe0b2593c29a2fd320cf4a667094c">More...</a><br /></td></tr>
<tr class="separator:ab35fe0b2593c29a2fd320cf4a667094c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a139bbc6054a970f8ed4bfddaf5a97dd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a139bbc6054a970f8ed4bfddaf5a97dd2">SCGC5</a></td></tr>
<tr class="memdesc:a139bbc6054a970f8ed4bfddaf5a97dd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">1038: System Clock Gating Control Register 5  <a href="#a139bbc6054a970f8ed4bfddaf5a97dd2">More...</a><br /></td></tr>
<tr class="separator:a139bbc6054a970f8ed4bfddaf5a97dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14fa2f76246338c738acd9a19e5e2f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#ae14fa2f76246338c738acd9a19e5e2f0">SCGC6</a></td></tr>
<tr class="memdesc:ae14fa2f76246338c738acd9a19e5e2f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">103C: System Clock Gating Control Register 6  <a href="#ae14fa2f76246338c738acd9a19e5e2f0">More...</a><br /></td></tr>
<tr class="separator:ae14fa2f76246338c738acd9a19e5e2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53e80dc738a9dceaaa230afd667e3fd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a53e80dc738a9dceaaa230afd667e3fd2">SCGC7</a></td></tr>
<tr class="memdesc:a53e80dc738a9dceaaa230afd667e3fd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">1040: System Clock Gating Control Register 7  <a href="#a53e80dc738a9dceaaa230afd667e3fd2">More...</a><br /></td></tr>
<tr class="separator:a53e80dc738a9dceaaa230afd667e3fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3427fbd07b693e2c8d95a79d481b694d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a3427fbd07b693e2c8d95a79d481b694d">CLKDIV1</a></td></tr>
<tr class="memdesc:a3427fbd07b693e2c8d95a79d481b694d"><td class="mdescLeft">&#160;</td><td class="mdescRight">1044: System Clock Divider Register 1  <a href="#a3427fbd07b693e2c8d95a79d481b694d">More...</a><br /></td></tr>
<tr class="separator:a3427fbd07b693e2c8d95a79d481b694d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb256e25d3f9b2bf456031820febb4ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#acb256e25d3f9b2bf456031820febb4ad">CLKDIV2</a></td></tr>
<tr class="memdesc:acb256e25d3f9b2bf456031820febb4ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">1048: System Clock Divider Register 2  <a href="#acb256e25d3f9b2bf456031820febb4ad">More...</a><br /></td></tr>
<tr class="separator:acb256e25d3f9b2bf456031820febb4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad08521bc1b834684ec167d3df1ca795d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#ad08521bc1b834684ec167d3df1ca795d">FCFG1</a></td></tr>
<tr class="memdesc:ad08521bc1b834684ec167d3df1ca795d"><td class="mdescLeft">&#160;</td><td class="mdescRight">104C: Flash Configuration Register 1  <a href="#ad08521bc1b834684ec167d3df1ca795d">More...</a><br /></td></tr>
<tr class="separator:ad08521bc1b834684ec167d3df1ca795d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a16a2d49b11f46bd5874de212f1899e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a6a16a2d49b11f46bd5874de212f1899e">FCFG2</a></td></tr>
<tr class="memdesc:a6a16a2d49b11f46bd5874de212f1899e"><td class="mdescLeft">&#160;</td><td class="mdescRight">1050: Flash Configuration Register 2  <a href="#a6a16a2d49b11f46bd5874de212f1899e">More...</a><br /></td></tr>
<tr class="separator:a6a16a2d49b11f46bd5874de212f1899e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1909475cfbad89255bfce0b2b8f426c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a1909475cfbad89255bfce0b2b8f426c8">UIDH</a></td></tr>
<tr class="memdesc:a1909475cfbad89255bfce0b2b8f426c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">1054: Unique Identification Register High  <a href="#a1909475cfbad89255bfce0b2b8f426c8">More...</a><br /></td></tr>
<tr class="separator:a1909475cfbad89255bfce0b2b8f426c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3673a8cdd4cf80d15491e56214ee3124"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a3673a8cdd4cf80d15491e56214ee3124">UIDMH</a></td></tr>
<tr class="memdesc:a3673a8cdd4cf80d15491e56214ee3124"><td class="mdescLeft">&#160;</td><td class="mdescRight">1058: Unique Identification Register Mid-High  <a href="#a3673a8cdd4cf80d15491e56214ee3124">More...</a><br /></td></tr>
<tr class="separator:a3673a8cdd4cf80d15491e56214ee3124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1995ae7c6cbcede0825d67e2fc3505ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a1995ae7c6cbcede0825d67e2fc3505ca">UIDML</a></td></tr>
<tr class="memdesc:a1995ae7c6cbcede0825d67e2fc3505ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">105C: Unique Identification Register Mid Low  <a href="#a1995ae7c6cbcede0825d67e2fc3505ca">More...</a><br /></td></tr>
<tr class="separator:a1995ae7c6cbcede0825d67e2fc3505ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e55725c1aeddef811d669f56c978529"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a7e55725c1aeddef811d669f56c978529">UIDL</a></td></tr>
<tr class="memdesc:a7e55725c1aeddef811d669f56c978529"><td class="mdescLeft">&#160;</td><td class="mdescRight">1060: Unique Identification Register Low  <a href="#a7e55725c1aeddef811d669f56c978529">More...</a><br /></td></tr>
<tr class="separator:a7e55725c1aeddef811d669f56c978529"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a3427fbd07b693e2c8d95a79d481b694d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3427fbd07b693e2c8d95a79d481b694d">&#9670;&nbsp;</a></span>CLKDIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::CLKDIV1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1044: System Clock Divider Register 1 </p>

</div>
</div>
<a id="acb256e25d3f9b2bf456031820febb4ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb256e25d3f9b2bf456031820febb4ad">&#9670;&nbsp;</a></span>CLKDIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::CLKDIV2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1048: System Clock Divider Register 2 </p>

</div>
</div>
<a id="ad08521bc1b834684ec167d3df1ca795d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad08521bc1b834684ec167d3df1ca795d">&#9670;&nbsp;</a></span>FCFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::FCFG1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>104C: Flash Configuration Register 1 </p>

</div>
</div>
<a id="a6a16a2d49b11f46bd5874de212f1899e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a16a2d49b11f46bd5874de212f1899e">&#9670;&nbsp;</a></span>FCFG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SIM_Type::FCFG2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1050: Flash Configuration Register 2 </p>

</div>
</div>
<a id="a27fc44ad7f34755eb0306982d3481cb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27fc44ad7f34755eb0306982d3481cb2">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t SIM_Type::RESERVED_0[4092]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4e1685df8426a2563775fd35f50d222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4e1685df8426a2563775fd35f50d222">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t SIM_Type::RESERVED_1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbcd6dff124b3a098558c6dd58876f69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbcd6dff124b3a098558c6dd58876f69">&#9670;&nbsp;</a></span>RESERVED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t SIM_Type::RESERVED_2[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6dac5364a1c23339d0e5d914754aaf0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dac5364a1c23339d0e5d914754aaf0f">&#9670;&nbsp;</a></span>RESERVED_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t SIM_Type::RESERVED_3[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65c2a7b9e032deebaa112da572d624c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65c2a7b9e032deebaa112da572d624c1">&#9670;&nbsp;</a></span>RESERVED_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t SIM_Type::RESERVED_4[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab35fe0b2593c29a2fd320cf4a667094c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab35fe0b2593c29a2fd320cf4a667094c">&#9670;&nbsp;</a></span>SCGC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::SCGC4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1034: System Clock Gating Control Register 4 </p>

</div>
</div>
<a id="a139bbc6054a970f8ed4bfddaf5a97dd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a139bbc6054a970f8ed4bfddaf5a97dd2">&#9670;&nbsp;</a></span>SCGC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::SCGC5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1038: System Clock Gating Control Register 5 </p>

</div>
</div>
<a id="ae14fa2f76246338c738acd9a19e5e2f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae14fa2f76246338c738acd9a19e5e2f0">&#9670;&nbsp;</a></span>SCGC6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::SCGC6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>103C: System Clock Gating Control Register 6 </p>

</div>
</div>
<a id="a53e80dc738a9dceaaa230afd667e3fd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53e80dc738a9dceaaa230afd667e3fd2">&#9670;&nbsp;</a></span>SCGC7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::SCGC7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1040: System Clock Gating Control Register 7 </p>

</div>
</div>
<a id="ada1141c7fe188d49a47eeeabc068dfce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada1141c7fe188d49a47eeeabc068dfce">&#9670;&nbsp;</a></span>SDID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SIM_Type::SDID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1024: System Device Identification Register </p>

</div>
</div>
<a id="a71da199104a0c6df7a9b6ef58c5e4edb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71da199104a0c6df7a9b6ef58c5e4edb">&#9670;&nbsp;</a></span>SOPT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::SOPT1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: System Options Register 1 </p>

</div>
</div>
<a id="a5dcd927f581c0770092bd59289fe7145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dcd927f581c0770092bd59289fe7145">&#9670;&nbsp;</a></span>SOPT1CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::SOPT1CFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: SOPT1 Configuration Register </p>

</div>
</div>
<a id="a42567e1697afc977709f14fe6d9f96a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42567e1697afc977709f14fe6d9f96a8">&#9670;&nbsp;</a></span>SOPT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::SOPT2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1004: System Options Register 2 </p>

</div>
</div>
<a id="a44b7f87f2a822cb3f8f1275f478e485d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44b7f87f2a822cb3f8f1275f478e485d">&#9670;&nbsp;</a></span>SOPT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::SOPT4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>100C: System Options Register 4 </p>

</div>
</div>
<a id="a29d8c8ea1f1cd3f4f1b34b4a48066b63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29d8c8ea1f1cd3f4f1b34b4a48066b63">&#9670;&nbsp;</a></span>SOPT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::SOPT5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1010: System Options Register 5 </p>

</div>
</div>
<a id="acf5d10bb5b9bcea4c60a1b30b7499f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf5d10bb5b9bcea4c60a1b30b7499f2e">&#9670;&nbsp;</a></span>SOPT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SIM_Type::SOPT7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1018: System Options Register 7 </p>

</div>
</div>
<a id="a1909475cfbad89255bfce0b2b8f426c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1909475cfbad89255bfce0b2b8f426c8">&#9670;&nbsp;</a></span>UIDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SIM_Type::UIDH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1054: Unique Identification Register High </p>

</div>
</div>
<a id="a7e55725c1aeddef811d669f56c978529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e55725c1aeddef811d669f56c978529">&#9670;&nbsp;</a></span>UIDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SIM_Type::UIDL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1060: Unique Identification Register Low </p>

</div>
</div>
<a id="a3673a8cdd4cf80d15491e56214ee3124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3673a8cdd4cf80d15491e56214ee3124">&#9670;&nbsp;</a></span>UIDMH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SIM_Type::UIDMH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1058: Unique Identification Register Mid-High </p>

</div>
</div>
<a id="a1995ae7c6cbcede0825d67e2fc3505ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1995ae7c6cbcede0825d67e2fc3505ca">&#9670;&nbsp;</a></span>UIDML</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SIM_Type::UIDML</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>105C: Unique Identification Register Mid Low </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 21 2017 07:45:26 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
