<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Wed Dec 09 21:41:05 2020


Command Line:  synthesis -f lab2_impl1_lattice.synproj -gui -msgset C:/Users/70735/Desktop/lab2/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = Lab2.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/70735/Desktop/lab2/impl1 (searchpath added)
-p C:/Users/70735/Desktop/lab2 (searchpath added)
VHDL library = work
VHDL design file = C:/Users/70735/Desktop/lab2/impl1/source/lab2.vhd
NGD file = lab2_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file E:/Diamond/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/70735/Desktop/lab2/impl1". VHDL-1504
Analyzing VHDL file c:/users/70735/desktop/lab2/impl1/source/lab2.vhd. VHDL-1481
INFO - synthesis: c:/users/70735/desktop/lab2/impl1/source/lab2.vhd(5): analyzing entity lab2. VHDL-1012
INFO - synthesis: c:/users/70735/desktop/lab2/impl1/source/lab2.vhd(12): analyzing architecture default_arch. VHDL-1010
unit Lab2 is not yet analyzed. VHDL-1485
unit Lab2 is not yet analyzed. VHDL-1485
c:/users/70735/desktop/lab2/impl1/source/lab2.vhd(5): executing Lab2(Default_arch)

WARNING - synthesis: c:/users/70735/desktop/lab2/impl1/source/lab2.vhd(9): replacing existing netlist Lab2(Default_arch). VHDL-1205
Top module name (VHDL): Lab2
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: E:/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = Lab2.
WARNING - synthesis: Initial value found on net LED_SIG will be ignored due to unrecognized driver type



Analyzing Verilog file E:/Diamond/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file mult_31s_19s.v. VERI-1482
WARNING - synthesis: c:/users/70735/desktop/lab2/impl1/source/lab2.vhd(114): input port a[30] is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/70735/desktop/lab2/impl1/source/lab2.vhd(133): Register cur1__i0 is stuck at Zero. VDB-5013
WARNING - synthesis: c:/users/70735/desktop/lab2/impl1/source/lab2.vhd(103): Register LIGHT_CTL_i1 is stuck at Zero. VDB-5013
GSR instance connected to net n3322.
Duplicate register/latch removal. LIGHT_CTL_i2 is a one-to-one match with LIGHT_CTL_i4.
Duplicate register/latch removal. LIGHT_CTL_i3 is a one-to-one match with LIGHT_CTL_i6.
Duplicate register/latch removal. LIGHT_CTL_i7 is a one-to-one match with LIGHT_CTL_i3.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in Lab2_drc.log.
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/Diamond/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file lab2_impl1.ngd.

################### Begin Area Report (Lab2)######################
Number of register bits => 198 of 4635 (4 % )
AND2 => 8
CCU2D => 202
FADD2B => 125
FD1P3AX => 11
FD1P3AY => 7
FD1P3IX => 11
FD1P3JX => 4
FD1S3AX => 18
FD1S3DX => 54
FD1S3IX => 93
GSR => 1
IB => 5
LUT4 => 80
MULT2 => 108
ND2 => 18
OB => 1
PFUMX => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 198
Clock Enable Nets
Number of Clock Enables: 7
Top 7 highest fanout Clock Enables:
  Net : clk_c_enable_33, loads : 26
  Net : clk_c_enable_4, loads : 3
  Net : clk_c_enable_2, loads : 2
  Net : clk_c_enable_19, loads : 1
  Net : clk_c_enable_24, loads : 1
  Net : clk_c_enable_23, loads : 1
  Net : clk_c_enable_25, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : LIGHT_CTL_7, loads : 99
  Net : LIGHT_CTL_2, loads : 71
  Net : cnt_31__N_437, loads : 65
  Net : speed_up, loads : 42
  Net : LIGHT_CTL_0, loads : 41
  Net : n2550, loads : 31
  Net : n1844, loads : 29
  Net : clk_c_enable_33, loads : 26
  Net : Cycle_period_15, loads : 24
  Net : Cycle_period_14, loads : 24
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|   27.376 MHz|    24 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 95.953  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 6.484  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
