INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/project_startracker/hw/uart02/uart.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/project_startracker/hw/uart02/uart.srcs/sim_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
