

================================================================
== Vivado HLS Report for 'CNN'
================================================================
* Date:           Tue Apr  2 18:08:08 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+--------+--------+--------+--------+---------+
        |                 |       |     Latency     |     Interval    | Pipeline|
        |     Instance    | Module|   min  |   max  |   min  |   max  |   Type  |
        +-----------------+-------+--------+--------+--------+--------+---------+
        |grp_CONV_fu_363  |CONV   |  106062|  106062|  106062|  106062|   none  |
        +-----------------+-------+--------+--------+--------+--------+---------+

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                         |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- CNN_label0_CNN_label1  |  3016488|  3016489|    125687|          -|          -|     24|    no    |
        | + memcpy..img_port      |    10001|    10001|         3|          1|          1|  10000|    yes   |
        | + memcpy.img_port.      |     9605|     9605|         3|          1|          1|   9604|    yes   |
        |- memcpy..img_port       |    10001|    10001|         3|          1|          1|  10000|    yes   |
        |- memcpy..img_port       |     9605|     9605|         3|          1|          1|   9604|    yes   |
        |- Loop 4                 |        ?|        ?|         2|          -|          -|  inf  |    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 11 12 13 }
  Pipeline-1 : II = 1, D = 3, States = { 17 18 19 }
  Pipeline-2 : II = 1, D = 3, States = { 31 32 33 }
  Pipeline-3 : II = 1, D = 3, States = { 42 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten)
3 --> 
	4  / (tmp_mid2)
	25  / (!tmp_mid2)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	14  / (exitcond1)
	12  / (!exitcond1)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	20  / (exitcond3)
	18  / (!exitcond3)
18 --> 
	19  / true
19 --> 
	17  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	2  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	34  / (exitcond2)
	32  / (!exitcond2)
32 --> 
	33  / true
33 --> 
	31  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	45  / (exitcond4)
	43  / (!exitcond4)
43 --> 
	44  / true
44 --> 
	42  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	48  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %img_port) nounwind, !map !35"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([27 x i8]* %kernel) nounwind, !map !39"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i8]* %bias) nounwind, !map !45"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @CNN_str) nounwind"   --->   Operation 53 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.77ns)   --->   "%buff_input_img = alloca [10000 x i8], align 16" [source/CNN.cpp:150]   --->   Operation 54 'alloca' 'buff_input_img' <Predicate = true> <Delay = 2.77> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10000> <RAM>
ST_1 : Operation 55 [1/1] (2.77ns)   --->   "%buff_output_img = alloca [9604 x i8], align 16" [source/CNN.cpp:152]   --->   Operation 55 'alloca' 'buff_output_img' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9604> <RAM>
ST_1 : Operation 56 [1/1] (2.77ns)   --->   "%buff_result_img = alloca [9604 x i8], align 16" [source/CNN.cpp:153]   --->   Operation 56 'alloca' 'buff_result_img' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9604> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_port, [6 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [source/CNN.cpp:148]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([10000 x i8]* %buff_input_img, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [source/CNN.cpp:151]   --->   Operation 58 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.46ns)   --->   "br label %1" [source/CNN.cpp:158]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %0 ], [ %indvar_flatten_next, %burst.wr.end ]"   --->   Operation 60 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_mid2, %burst.wr.end ]" [source/CNN.cpp:159]   --->   Operation 61 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%j = phi i4 [ 0, %0 ], [ %j_4, %burst.wr.end ]"   --->   Operation 62 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.50ns)   --->   "%tmp = icmp eq i2 %i, 0" [source/CNN.cpp:161]   --->   Operation 63 'icmp' 'tmp' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %i to i17" [source/CNN.cpp:163]   --->   Operation 64 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (4.64ns)   --->   "%tmp_s = mul i17 10000, %tmp_cast" [source/CNN.cpp:163]   --->   Operation 65 'mul' 'tmp_s' <Predicate = true> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_30 = zext i17 %tmp_s to i64" [source/CNN.cpp:163]   --->   Operation 66 'zext' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i17 %tmp_s to i15" [source/CNN.cpp:163]   --->   Operation 67 'trunc' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i, i3 0)" [source/CNN.cpp:165]   --->   Operation 68 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i1.i2.i3(i2 %i, i1 false, i2 %i, i3 0)" [source/CNN.cpp:165]   --->   Operation 69 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.97ns)   --->   "%exitcond_flatten = icmp eq i5 %indvar_flatten, -8"   --->   Operation 70 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.02ns)   --->   "%indvar_flatten_next = add i5 1, %indvar_flatten"   --->   Operation 71 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %3, label %.reset"   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.96ns)   --->   "%exitcond = icmp eq i4 %j, -8" [source/CNN.cpp:159]   --->   Operation 73 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "ret void" [source/CNN.cpp:189]   --->   Operation 74 'ret' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 75 [1/1] (0.63ns)   --->   "%i_4 = add i2 %i, 1" [source/CNN.cpp:158]   --->   Operation 75 'add' 'i_4' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @CNN_label0_CNN_label)"   --->   Operation 76 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.83ns)   --->   "%j_mid2 = select i1 %exitcond, i4 0, i4 %j" [source/CNN.cpp:159]   --->   Operation 77 'select' 'j_mid2' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.50ns)   --->   "%tmp_mid1 = icmp eq i2 %i_4, 0" [source/CNN.cpp:161]   --->   Operation 78 'icmp' 'tmp_mid1' <Predicate = (exitcond)> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.81ns)   --->   "%tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp" [source/CNN.cpp:161]   --->   Operation 79 'select' 'tmp_mid2' <Predicate = true> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_cast_mid1 = zext i2 %i_4 to i15" [source/CNN.cpp:163]   --->   Operation 80 'zext' 'tmp_cast_mid1' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (4.64ns)   --->   "%tmp_30_mid1 = mul i15 %tmp_cast_mid1, 10000" [source/CNN.cpp:163]   --->   Operation 81 'mul' 'tmp_30_mid1' <Predicate = (exitcond)> <Delay = 4.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.60ns)   --->   "%tmp_31_mid2 = select i1 %exitcond, i15 %tmp_30_mid1, i15 %tmp_41" [source/CNN.cpp:163]   --->   Operation 82 'select' 'tmp_31_mid2' <Predicate = true> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_31_mid2_cast = zext i15 %tmp_31_mid2 to i64" [source/CNN.cpp:163]   --->   Operation 83 'zext' 'tmp_31_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i_4, i3 0)" [source/CNN.cpp:165]   --->   Operation 84 'bitconcatenate' 'p_shl1_mid1' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.97ns)   --->   "%p_shl1_mid2 = select i1 %exitcond, i5 %p_shl1_mid1, i5 %p_shl1" [source/CNN.cpp:165]   --->   Operation 85 'select' 'p_shl1_mid2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_32_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i1.i2.i3(i2 %i_4, i1 false, i2 %i_4, i3 0)" [source/CNN.cpp:165]   --->   Operation 86 'bitconcatenate' 'tmp_32_mid1' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.44ns)   --->   "%tmp_32_mid2 = select i1 %exitcond, i8 %tmp_32_mid1, i8 %tmp_31" [source/CNN.cpp:165]   --->   Operation 87 'select' 'tmp_32_mid2' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.81ns)   --->   "%i_mid2 = select i1 %exitcond, i2 %i_4, i2 %i" [source/CNN.cpp:159]   --->   Operation 88 'select' 'i_mid2' <Predicate = true> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [source/CNN.cpp:159]   --->   Operation 89 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11) nounwind" [source/CNN.cpp:159]   --->   Operation 90 'specregionbegin' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %tmp_mid2, label %burst.rd.header.preheader, label %burst.rd.header31.preheader" [source/CNN.cpp:161]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%img_port_addr = getelementptr inbounds i8* %img_port, i64 %tmp_31_mid2_cast" [source/CNN.cpp:163]   --->   Operation 92 'getelementptr' 'img_port_addr' <Predicate = (tmp_mid2)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%img_port_addr_1 = getelementptr inbounds i8* %img_port, i64 %tmp_30" [source/CNN.cpp:163]   --->   Operation 93 'getelementptr' 'img_port_addr_1' <Predicate = (!tmp_mid2)> <Delay = 0.00>
ST_3 : Operation 94 [7/7] (8.75ns)   --->   "%img_port_addr_9_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_port_addr_1, i32 10000) nounwind" [source/CNN.cpp:172]   --->   Operation 94 'readreq' 'img_port_addr_9_rd_r' <Predicate = (!tmp_mid2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 95 [7/7] (8.75ns)   --->   "%img_port_addr_1_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_port_addr, i32 10000) nounwind" [source/CNN.cpp:163]   --->   Operation 95 'readreq' 'img_port_addr_1_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 96 [6/7] (8.75ns)   --->   "%img_port_addr_1_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_port_addr, i32 10000) nounwind" [source/CNN.cpp:163]   --->   Operation 96 'readreq' 'img_port_addr_1_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 97 [5/7] (8.75ns)   --->   "%img_port_addr_1_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_port_addr, i32 10000) nounwind" [source/CNN.cpp:163]   --->   Operation 97 'readreq' 'img_port_addr_1_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 98 [4/7] (8.75ns)   --->   "%img_port_addr_1_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_port_addr, i32 10000) nounwind" [source/CNN.cpp:163]   --->   Operation 98 'readreq' 'img_port_addr_1_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 99 [3/7] (8.75ns)   --->   "%img_port_addr_1_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_port_addr, i32 10000) nounwind" [source/CNN.cpp:163]   --->   Operation 99 'readreq' 'img_port_addr_1_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 100 [2/7] (8.75ns)   --->   "%img_port_addr_1_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_port_addr, i32 10000) nounwind" [source/CNN.cpp:163]   --->   Operation 100 'readreq' 'img_port_addr_1_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 101 [1/7] (8.75ns)   --->   "%img_port_addr_1_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_port_addr, i32 10000) nounwind" [source/CNN.cpp:163]   --->   Operation 101 'readreq' 'img_port_addr_1_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 102 [1/1] (0.46ns)   --->   "br label %burst.rd.header" [source/CNN.cpp:163]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.46>

State 11 <SV = 10> <Delay = 1.98>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%indvar = phi i14 [ %indvar_next, %burst.rd.body ], [ 0, %burst.rd.header.preheader ]" [source/CNN.cpp:163]   --->   Operation 103 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (1.98ns)   --->   "%exitcond1 = icmp eq i14 %indvar, -6384" [source/CNN.cpp:163]   --->   Operation 104 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000) nounwind"   --->   Operation 105 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (1.52ns)   --->   "%indvar_next = add i14 %indvar, 1" [source/CNN.cpp:163]   --->   Operation 106 'add' 'indvar_next' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %burst.rd.end, label %burst.rd.body" [source/CNN.cpp:163]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 108 [1/1] (8.75ns)   --->   "%img_port_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %img_port_addr) nounwind" [source/CNN.cpp:163]   --->   Operation 108 'read' 'img_port_addr_read' <Predicate = (!exitcond1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.77>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [source/CNN.cpp:163]   --->   Operation 109 'specregionbegin' 'burstread_rbegin' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [source/CNN.cpp:163]   --->   Operation 110 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_img_po)" [source/CNN.cpp:163]   --->   Operation 111 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%indvar2 = zext i14 %indvar to i64" [source/CNN.cpp:163]   --->   Operation 112 'zext' 'indvar2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%buff_input_img_addr = getelementptr [10000 x i8]* %buff_input_img, i64 0, i64 %indvar2" [source/CNN.cpp:163]   --->   Operation 113 'getelementptr' 'buff_input_img_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (2.77ns)   --->   "store i8 %img_port_addr_read, i8* %buff_input_img_addr, align 1" [source/CNN.cpp:163]   --->   Operation 114 'store' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10000> <RAM>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind" [source/CNN.cpp:163]   --->   Operation 115 'specregionend' 'burstread_rend' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [source/CNN.cpp:163]   --->   Operation 116 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 2.77>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_42_cast6 = zext i4 %j_mid2 to i5" [source/CNN.cpp:165]   --->   Operation 117 'zext' 'tmp_42_cast6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (1.02ns)   --->   "%tmp_34 = add i5 %tmp_42_cast6, %p_shl1_mid2" [source/CNN.cpp:165]   --->   Operation 118 'add' 'tmp_34' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_35 = zext i5 %tmp_34 to i64" [source/CNN.cpp:165]   --->   Operation 119 'zext' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [8 x i8]* %bias, i64 0, i64 %tmp_35" [source/CNN.cpp:165]   --->   Operation 120 'getelementptr' 'bias_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [2/2] (1.75ns)   --->   "%bias_load = load i8* %bias_addr, align 1" [source/CNN.cpp:165]   --->   Operation 121 'load' 'bias_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9604> <RAM>

State 15 <SV = 12> <Delay = 5.55>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_42_cast7 = zext i4 %j_mid2 to i17" [source/CNN.cpp:167]   --->   Operation 122 'zext' 'tmp_42_cast7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_42_cast = zext i4 %j_mid2 to i6" [source/CNN.cpp:165]   --->   Operation 123 'zext' 'tmp_42_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_42 = trunc i4 %j_mid2 to i3" [source/CNN.cpp:159]   --->   Operation 124 'trunc' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%p_shl2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_42, i3 0)" [source/CNN.cpp:165]   --->   Operation 125 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (1.28ns)   --->   "%tmp_33 = add i6 %tmp_42_cast, %p_shl2" [source/CNN.cpp:165]   --->   Operation 126 'add' 'tmp_33' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i6 %tmp_33 to i8" [source/CNN.cpp:165]   --->   Operation 127 'zext' 'tmp_44_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (1.30ns)   --->   "%sum = add i8 %tmp_44_cast, %tmp_32_mid2" [source/CNN.cpp:165]   --->   Operation 128 'add' 'sum' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [1/2] (1.75ns)   --->   "%bias_load = load i8* %bias_addr, align 1" [source/CNN.cpp:165]   --->   Operation 129 'load' 'bias_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9604> <RAM>
ST_15 : Operation 130 [2/2] (0.46ns)   --->   "call fastcc void @CONV([10000 x i8]* %buff_input_img, [27 x i8]* %kernel, i8 %sum, i8 signext %bias_load, [9604 x i8]* %buff_output_img) nounwind" [source/CNN.cpp:165]   --->   Operation 130 'call' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 131 [1/1] (2.82ns) (grouped into DSP with root node p_sum6)   --->   "%tmp_36 = mul i17 9604, %tmp_42_cast7" [source/CNN.cpp:167]   --->   Operation 131 'mul' 'tmp_36' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 132 [1/1] (2.73ns) (root node of the DSP)   --->   "%p_sum6 = add i17 30000, %tmp_36" [source/CNN.cpp:167]   --->   Operation 132 'add' 'p_sum6' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%p_sum6_cast = zext i17 %p_sum6 to i64" [source/CNN.cpp:167]   --->   Operation 133 'zext' 'p_sum6_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%img_port_addr_2 = getelementptr inbounds i8* %img_port, i64 %p_sum6_cast" [source/CNN.cpp:167]   --->   Operation 134 'getelementptr' 'img_port_addr_2' <Predicate = true> <Delay = 0.00>

State 16 <SV = 13> <Delay = 8.75>
ST_16 : Operation 135 [1/2] (0.00ns)   --->   "call fastcc void @CONV([10000 x i8]* %buff_input_img, [27 x i8]* %kernel, i8 %sum, i8 signext %bias_load, [9604 x i8]* %buff_output_img) nounwind" [source/CNN.cpp:165]   --->   Operation 135 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 136 [1/1] (8.75ns)   --->   "%img_port_addr_2_wr_r = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %img_port_addr_2, i32 9604) nounwind" [source/CNN.cpp:167]   --->   Operation 136 'writereq' 'img_port_addr_2_wr_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 137 [1/1] (0.46ns)   --->   "br label %burst.wr.header" [source/CNN.cpp:167]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.46>

State 17 <SV = 14> <Delay = 2.78>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%indvar4 = phi i14 [ 0, %burst.rd.end ], [ %indvar_next2, %burst.wr.body ]" [source/CNN.cpp:167]   --->   Operation 138 'phi' 'indvar4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (1.98ns)   --->   "%exitcond3 = icmp eq i14 %indvar4, -6780" [source/CNN.cpp:167]   --->   Operation 139 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9604, i64 9604, i64 9604) nounwind"   --->   Operation 140 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (1.52ns)   --->   "%indvar_next2 = add i14 %indvar4, 1" [source/CNN.cpp:167]   --->   Operation 141 'add' 'indvar_next2' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %burst.wr.end, label %burst.wr.body" [source/CNN.cpp:167]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%indvar6 = zext i14 %indvar4 to i64" [source/CNN.cpp:167]   --->   Operation 143 'zext' 'indvar6' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%buff_output_img_addr = getelementptr [9604 x i8]* %buff_output_img, i64 0, i64 %indvar6" [source/CNN.cpp:167]   --->   Operation 144 'getelementptr' 'buff_output_img_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_17 : Operation 145 [2/2] (2.77ns)   --->   "%buff_output_img_load = load i8* %buff_output_img_addr, align 1" [source/CNN.cpp:167]   --->   Operation 145 'load' 'buff_output_img_load' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9604> <RAM>

State 18 <SV = 15> <Delay = 2.77>
ST_18 : Operation 146 [1/2] (2.77ns)   --->   "%buff_output_img_load = load i8* %buff_output_img_addr, align 1" [source/CNN.cpp:167]   --->   Operation 146 'load' 'buff_output_img_load' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9604> <RAM>

State 19 <SV = 16> <Delay = 8.75>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [source/CNN.cpp:167]   --->   Operation 147 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [source/CNN.cpp:167]   --->   Operation 148 'specpipeline' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_img_port_O)" [source/CNN.cpp:167]   --->   Operation 149 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %img_port_addr_2, i8 %buff_output_img_load, i1 true) nounwind" [source/CNN.cpp:167]   --->   Operation 150 'write' <Predicate = (!exitcond3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind" [source/CNN.cpp:167]   --->   Operation 151 'specregionend' 'burstwrite_rend' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [source/CNN.cpp:167]   --->   Operation 152 'br' <Predicate = (!exitcond3)> <Delay = 0.00>

State 20 <SV = 15> <Delay = 8.75>
ST_20 : Operation 153 [5/5] (8.75ns)   --->   "%img_port_addr_2_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %img_port_addr_2) nounwind" [source/CNN.cpp:167]   --->   Operation 153 'writeresp' 'img_port_addr_2_wr_r_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 154 [1/1] (0.99ns)   --->   "%j_4 = add i4 %j_mid2, 1" [source/CNN.cpp:159]   --->   Operation 154 'add' 'j_4' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 16> <Delay = 8.75>
ST_21 : Operation 155 [4/5] (8.75ns)   --->   "%img_port_addr_2_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %img_port_addr_2) nounwind" [source/CNN.cpp:167]   --->   Operation 155 'writeresp' 'img_port_addr_2_wr_r_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 17> <Delay = 8.75>
ST_22 : Operation 156 [3/5] (8.75ns)   --->   "%img_port_addr_2_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %img_port_addr_2) nounwind" [source/CNN.cpp:167]   --->   Operation 156 'writeresp' 'img_port_addr_2_wr_r_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 18> <Delay = 8.75>
ST_23 : Operation 157 [2/5] (8.75ns)   --->   "%img_port_addr_2_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %img_port_addr_2) nounwind" [source/CNN.cpp:167]   --->   Operation 157 'writeresp' 'img_port_addr_2_wr_r_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 19> <Delay = 8.75>
ST_24 : Operation 158 [1/5] (8.75ns)   --->   "%img_port_addr_2_wr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %img_port_addr_2) nounwind" [source/CNN.cpp:167]   --->   Operation 158 'writeresp' 'img_port_addr_2_wr_r_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_32) nounwind" [source/CNN.cpp:186]   --->   Operation 159 'specregionend' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "br label %1" [source/CNN.cpp:159]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 3> <Delay = 8.75>
ST_25 : Operation 161 [6/7] (8.75ns)   --->   "%img_port_addr_9_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_port_addr_1, i32 10000) nounwind" [source/CNN.cpp:172]   --->   Operation 161 'readreq' 'img_port_addr_9_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 4> <Delay = 8.75>
ST_26 : Operation 162 [5/7] (8.75ns)   --->   "%img_port_addr_9_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_port_addr_1, i32 10000) nounwind" [source/CNN.cpp:172]   --->   Operation 162 'readreq' 'img_port_addr_9_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 5> <Delay = 8.75>
ST_27 : Operation 163 [4/7] (8.75ns)   --->   "%img_port_addr_9_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_port_addr_1, i32 10000) nounwind" [source/CNN.cpp:172]   --->   Operation 163 'readreq' 'img_port_addr_9_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 6> <Delay = 8.75>
ST_28 : Operation 164 [3/7] (8.75ns)   --->   "%img_port_addr_9_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_port_addr_1, i32 10000) nounwind" [source/CNN.cpp:172]   --->   Operation 164 'readreq' 'img_port_addr_9_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 7> <Delay = 8.75>
ST_29 : Operation 165 [2/7] (8.75ns)   --->   "%img_port_addr_9_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_port_addr_1, i32 10000) nounwind" [source/CNN.cpp:172]   --->   Operation 165 'readreq' 'img_port_addr_9_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 8> <Delay = 8.75>
ST_30 : Operation 166 [1/7] (8.75ns)   --->   "%img_port_addr_9_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_port_addr_1, i32 10000) nounwind" [source/CNN.cpp:172]   --->   Operation 166 'readreq' 'img_port_addr_9_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 167 [1/1] (0.46ns)   --->   "br label %burst.rd.header31" [source/CNN.cpp:172]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.46>

State 31 <SV = 9> <Delay = 1.98>
ST_31 : Operation 168 [1/1] (0.00ns)   --->   "%indvar1 = phi i14 [ %indvar_next1, %burst.rd.body32 ], [ 0, %burst.rd.header31.preheader ]" [source/CNN.cpp:172]   --->   Operation 168 'phi' 'indvar1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 169 [1/1] (1.98ns)   --->   "%exitcond2 = icmp eq i14 %indvar1, -6384" [source/CNN.cpp:172]   --->   Operation 169 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 170 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000) nounwind"   --->   Operation 170 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 171 [1/1] (1.52ns)   --->   "%indvar_next1 = add i14 %indvar1, 1" [source/CNN.cpp:172]   --->   Operation 171 'add' 'indvar_next1' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 172 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %burst.rd.end30, label %burst.rd.body32" [source/CNN.cpp:172]   --->   Operation 172 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 10> <Delay = 8.75>
ST_32 : Operation 173 [1/1] (8.75ns)   --->   "%img_port_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %img_port_addr_1) nounwind" [source/CNN.cpp:172]   --->   Operation 173 'read' 'img_port_addr_1_read' <Predicate = (!exitcond2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 11> <Delay = 2.77>
ST_33 : Operation 174 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [source/CNN.cpp:172]   --->   Operation 174 'specregionbegin' 'burstread_rbegin1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_33 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [source/CNN.cpp:172]   --->   Operation 175 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_33 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_img_po)" [source/CNN.cpp:172]   --->   Operation 176 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_33 : Operation 177 [1/1] (0.00ns)   --->   "%indvar3 = zext i14 %indvar1 to i64" [source/CNN.cpp:172]   --->   Operation 177 'zext' 'indvar3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_33 : Operation 178 [1/1] (0.00ns)   --->   "%buff_input_img_addr_1 = getelementptr [10000 x i8]* %buff_input_img, i64 0, i64 %indvar3" [source/CNN.cpp:172]   --->   Operation 178 'getelementptr' 'buff_input_img_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_33 : Operation 179 [1/1] (2.77ns)   --->   "store i8 %img_port_addr_1_read, i8* %buff_input_img_addr_1, align 1" [source/CNN.cpp:172]   --->   Operation 179 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10000> <RAM>
ST_33 : Operation 180 [1/1] (0.00ns)   --->   "%burstread_rend43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1) nounwind" [source/CNN.cpp:172]   --->   Operation 180 'specregionend' 'burstread_rend43' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_33 : Operation 181 [1/1] (0.00ns)   --->   "br label %burst.rd.header31" [source/CNN.cpp:172]   --->   Operation 181 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 34 <SV = 10> <Delay = 5.55>
ST_34 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_49_cast3 = zext i4 %j to i17" [source/CNN.cpp:174]   --->   Operation 182 'zext' 'tmp_49_cast3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 183 [1/1] (2.82ns) (grouped into DSP with root node p_sum)   --->   "%tmp_37 = mul i17 %tmp_49_cast3, 9604" [source/CNN.cpp:174]   --->   Operation 183 'mul' 'tmp_37' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 184 [1/1] (2.73ns) (root node of the DSP)   --->   "%p_sum = add i17 %tmp_37, 30000" [source/CNN.cpp:174]   --->   Operation 184 'add' 'p_sum' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 185 [1/1] (0.00ns)   --->   "%p_sum_cast = zext i17 %p_sum to i64" [source/CNN.cpp:174]   --->   Operation 185 'zext' 'p_sum_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 186 [1/1] (0.00ns)   --->   "%img_port_addr_3 = getelementptr inbounds i8* %img_port, i64 %p_sum_cast" [source/CNN.cpp:174]   --->   Operation 186 'getelementptr' 'img_port_addr_3' <Predicate = true> <Delay = 0.00>

State 35 <SV = 11> <Delay = 8.75>
ST_35 : Operation 187 [7/7] (8.75ns)   --->   "%img_port_addr_4_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_port_addr_3, i32 9604) nounwind" [source/CNN.cpp:174]   --->   Operation 187 'readreq' 'img_port_addr_4_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 12> <Delay = 8.75>
ST_36 : Operation 188 [6/7] (8.75ns)   --->   "%img_port_addr_4_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_port_addr_3, i32 9604) nounwind" [source/CNN.cpp:174]   --->   Operation 188 'readreq' 'img_port_addr_4_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 13> <Delay = 8.75>
ST_37 : Operation 189 [5/7] (8.75ns)   --->   "%img_port_addr_4_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_port_addr_3, i32 9604) nounwind" [source/CNN.cpp:174]   --->   Operation 189 'readreq' 'img_port_addr_4_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 14> <Delay = 8.75>
ST_38 : Operation 190 [4/7] (8.75ns)   --->   "%img_port_addr_4_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_port_addr_3, i32 9604) nounwind" [source/CNN.cpp:174]   --->   Operation 190 'readreq' 'img_port_addr_4_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 15> <Delay = 8.75>
ST_39 : Operation 191 [3/7] (8.75ns)   --->   "%img_port_addr_4_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_port_addr_3, i32 9604) nounwind" [source/CNN.cpp:174]   --->   Operation 191 'readreq' 'img_port_addr_4_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 16> <Delay = 8.75>
ST_40 : Operation 192 [2/7] (8.75ns)   --->   "%img_port_addr_4_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_port_addr_3, i32 9604) nounwind" [source/CNN.cpp:174]   --->   Operation 192 'readreq' 'img_port_addr_4_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 17> <Delay = 8.75>
ST_41 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_49_cast2 = zext i4 %j to i5" [source/CNN.cpp:174]   --->   Operation 193 'zext' 'tmp_49_cast2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_49_cast = zext i4 %j to i6" [source/CNN.cpp:174]   --->   Operation 194 'zext' 'tmp_49_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 195 [1/7] (8.75ns)   --->   "%img_port_addr_4_rd_r = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_port_addr_3, i32 9604) nounwind" [source/CNN.cpp:174]   --->   Operation 195 'readreq' 'img_port_addr_4_rd_r' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 196 [1/1] (0.46ns)   --->   "br label %burst.rd.header46" [source/CNN.cpp:174]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.46>

State 42 <SV = 18> <Delay = 1.98>
ST_42 : Operation 197 [1/1] (0.00ns)   --->   "%indvar5 = phi i14 [ 0, %burst.rd.end30 ], [ %indvar_next3, %burst.rd.body47 ]" [source/CNN.cpp:174]   --->   Operation 197 'phi' 'indvar5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 198 [1/1] (1.98ns)   --->   "%exitcond4 = icmp eq i14 %indvar5, -6780" [source/CNN.cpp:174]   --->   Operation 198 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 199 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9604, i64 9604, i64 9604) nounwind"   --->   Operation 199 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 200 [1/1] (1.52ns)   --->   "%indvar_next3 = add i14 %indvar5, 1" [source/CNN.cpp:174]   --->   Operation 200 'add' 'indvar_next3' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 201 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %burst.rd.end45, label %burst.rd.body47" [source/CNN.cpp:174]   --->   Operation 201 'br' <Predicate = true> <Delay = 0.00>

State 43 <SV = 19> <Delay = 8.75>
ST_43 : Operation 202 [1/1] (8.75ns)   --->   "%img_port_addr_3_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %img_port_addr_3) nounwind" [source/CNN.cpp:174]   --->   Operation 202 'read' 'img_port_addr_3_read' <Predicate = (!exitcond4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 20> <Delay = 2.77>
ST_44 : Operation 203 [1/1] (0.00ns)   --->   "%burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [source/CNN.cpp:174]   --->   Operation 203 'specregionbegin' 'burstread_rbegin2' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_44 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [source/CNN.cpp:174]   --->   Operation 204 'specpipeline' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_44 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_img_po)" [source/CNN.cpp:174]   --->   Operation 205 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_44 : Operation 206 [1/1] (0.00ns)   --->   "%indvar7 = zext i14 %indvar5 to i64" [source/CNN.cpp:174]   --->   Operation 206 'zext' 'indvar7' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_44 : Operation 207 [1/1] (0.00ns)   --->   "%buff_result_img_addr = getelementptr [9604 x i8]* %buff_result_img, i64 0, i64 %indvar7" [source/CNN.cpp:174]   --->   Operation 207 'getelementptr' 'buff_result_img_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_44 : Operation 208 [1/1] (2.77ns)   --->   "store i8 %img_port_addr_3_read, i8* %buff_result_img_addr, align 1" [source/CNN.cpp:174]   --->   Operation 208 'store' <Predicate = (!exitcond4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9604> <RAM>
ST_44 : Operation 209 [1/1] (0.00ns)   --->   "%burstread_rend57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2) nounwind" [source/CNN.cpp:174]   --->   Operation 209 'specregionend' 'burstread_rend57' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_44 : Operation 210 [1/1] (0.00ns)   --->   "br label %burst.rd.header46" [source/CNN.cpp:174]   --->   Operation 210 'br' <Predicate = (!exitcond4)> <Delay = 0.00>

State 45 <SV = 19> <Delay = 2.77>
ST_45 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i4 %j to i3" [source/CNN.cpp:159]   --->   Operation 211 'trunc' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 212 [1/1] (0.00ns)   --->   "%p_shl3 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_43, i3 0)" [source/CNN.cpp:177]   --->   Operation 212 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 213 [1/1] (1.28ns)   --->   "%tmp_38 = add i6 %tmp_49_cast, %p_shl3" [source/CNN.cpp:177]   --->   Operation 213 'add' 'tmp_38' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_53_cast = zext i6 %tmp_38 to i8" [source/CNN.cpp:177]   --->   Operation 214 'zext' 'tmp_53_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 215 [1/1] (1.30ns)   --->   "%sum2 = add i8 %tmp_53_cast, %tmp_31" [source/CNN.cpp:177]   --->   Operation 215 'add' 'sum2' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 216 [1/1] (1.02ns)   --->   "%tmp_39 = add i5 %tmp_49_cast2, %p_shl1" [source/CNN.cpp:177]   --->   Operation 216 'add' 'tmp_39' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_40 = zext i5 %tmp_39 to i64" [source/CNN.cpp:177]   --->   Operation 217 'zext' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 218 [1/1] (0.00ns)   --->   "%bias_addr_1 = getelementptr [8 x i8]* %bias, i64 0, i64 %tmp_40" [source/CNN.cpp:177]   --->   Operation 218 'getelementptr' 'bias_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 219 [2/2] (1.75ns)   --->   "%bias_load_1 = load i8* %bias_addr_1, align 1" [source/CNN.cpp:177]   --->   Operation 219 'load' 'bias_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9604> <RAM>

State 46 <SV = 20> <Delay = 2.22>
ST_46 : Operation 220 [1/2] (1.75ns)   --->   "%bias_load_1 = load i8* %bias_addr_1, align 1" [source/CNN.cpp:177]   --->   Operation 220 'load' 'bias_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9604> <RAM>
ST_46 : Operation 221 [2/2] (0.46ns)   --->   "call fastcc void @CONV([10000 x i8]* %buff_input_img, [27 x i8]* %kernel, i8 %sum2, i8 signext %bias_load_1, [9604 x i8]* %buff_output_img) nounwind" [source/CNN.cpp:177]   --->   Operation 221 'call' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 21> <Delay = 0.46>
ST_47 : Operation 222 [1/2] (0.00ns)   --->   "call fastcc void @CONV([10000 x i8]* %buff_input_img, [27 x i8]* %kernel, i8 %sum2, i8 signext %bias_load_1, [9604 x i8]* %buff_output_img) nounwind" [source/CNN.cpp:177]   --->   Operation 222 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 223 [1/1] (0.46ns)   --->   "br label %2" [source/CNN.cpp:131]   --->   Operation 223 'br' <Predicate = true> <Delay = 0.46>

State 48 <SV = 22> <Delay = 2.77>
ST_48 : Operation 224 [1/1] (0.00ns)   --->   "%i_i = phi i8 [ 0, %burst.rd.end45 ], [ %i_5, %2 ]"   --->   Operation 224 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_i = sext i8 %i_i to i64" [source/CNN.cpp:137]   --->   Operation 225 'sext' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 226 [1/1] (0.00ns)   --->   "%buff_result_img_addr_1 = getelementptr [9604 x i8]* %buff_result_img, i64 0, i64 %tmp_i" [source/CNN.cpp:137]   --->   Operation 226 'getelementptr' 'buff_result_img_addr_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 227 [2/2] (2.77ns)   --->   "%buff_result_img_load = load i8* %buff_result_img_addr_1, align 1" [source/CNN.cpp:137]   --->   Operation 227 'load' 'buff_result_img_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9604> <RAM>
ST_48 : Operation 228 [1/1] (0.00ns)   --->   "%buff_output_img_addr_1 = getelementptr [9604 x i8]* %buff_output_img, i64 0, i64 %tmp_i" [source/CNN.cpp:137]   --->   Operation 228 'getelementptr' 'buff_output_img_addr_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 229 [2/2] (2.77ns)   --->   "%buff_output_img_load_1 = load i8* %buff_output_img_addr_1, align 1" [source/CNN.cpp:137]   --->   Operation 229 'load' 'buff_output_img_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9604> <RAM>
ST_48 : Operation 230 [1/1] (1.30ns)   --->   "%i_5 = add i8 %i_i, 1" [source/CNN.cpp:131]   --->   Operation 230 'add' 'i_5' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 23> <Delay = 6.84>
ST_49 : Operation 231 [1/2] (2.77ns)   --->   "%buff_result_img_load = load i8* %buff_result_img_addr_1, align 1" [source/CNN.cpp:137]   --->   Operation 231 'load' 'buff_result_img_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9604> <RAM>
ST_49 : Operation 232 [1/2] (2.77ns)   --->   "%buff_output_img_load_1 = load i8* %buff_output_img_addr_1, align 1" [source/CNN.cpp:137]   --->   Operation 232 'load' 'buff_output_img_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9604> <RAM>
ST_49 : Operation 233 [1/1] (1.30ns)   --->   "%tmp_1_i = add i8 %buff_output_img_load_1, %buff_result_img_load" [source/CNN.cpp:137]   --->   Operation 233 'add' 'tmp_1_i' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 234 [1/1] (2.77ns)   --->   "store i8 %tmp_1_i, i8* %buff_output_img_addr_1, align 1" [source/CNN.cpp:137]   --->   Operation 234 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9604> <RAM>
ST_49 : Operation 235 [1/1] (0.00ns)   --->   "br label %2" [source/CNN.cpp:131]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_port]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_50            (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
StgValue_51            (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
StgValue_52            (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
StgValue_53            (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000]
buff_input_img         (alloca           ) [ 00111111111111111111111111111111111111111111111100]
buff_output_img        (alloca           ) [ 00111111111111111111111111111111111111111111111111]
buff_result_img        (alloca           ) [ 00111111111111111111111111111111111111111111111111]
StgValue_57            (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
StgValue_58            (specmemcore      ) [ 00000000000000000000000000000000000000000000000000]
StgValue_59            (br               ) [ 01111111111111111111111110000000000000000000000000]
indvar_flatten         (phi              ) [ 00100000000000000000000000000000000000000000000000]
i                      (phi              ) [ 00110000000000000000000000000000000000000000000000]
j                      (phi              ) [ 00110000000000000000000001111111111111111111110000]
tmp                    (icmp             ) [ 00010000000000000000000000000000000000000000000000]
tmp_cast               (zext             ) [ 00000000000000000000000000000000000000000000000000]
tmp_s                  (mul              ) [ 00000000000000000000000000000000000000000000000000]
tmp_30                 (zext             ) [ 00010000000000000000000000000000000000000000000000]
tmp_41                 (trunc            ) [ 00010000000000000000000000000000000000000000000000]
p_shl1                 (bitconcatenate   ) [ 00010000000000000000000001111111111111111111110000]
tmp_31                 (bitconcatenate   ) [ 00010000000000000000000001111111111111111111110000]
exitcond_flatten       (icmp             ) [ 00111111111111111111111110000000000000000000000000]
indvar_flatten_next    (add              ) [ 01111111111111111111111110000000000000000000000000]
StgValue_72            (br               ) [ 00000000000000000000000000000000000000000000000000]
exitcond               (icmp             ) [ 00010000000000000000000000000000000000000000000000]
StgValue_74            (ret              ) [ 00000000000000000000000000000000000000000000000000]
i_4                    (add              ) [ 00000000000000000000000000000000000000000000000000]
StgValue_76            (specloopname     ) [ 00000000000000000000000000000000000000000000000000]
j_mid2                 (select           ) [ 00001111111111111111100000000000000000000000000000]
tmp_mid1               (icmp             ) [ 00000000000000000000000000000000000000000000000000]
tmp_mid2               (select           ) [ 00111111111111111111111110000000000000000000000000]
tmp_cast_mid1          (zext             ) [ 00000000000000000000000000000000000000000000000000]
tmp_30_mid1            (mul              ) [ 00000000000000000000000000000000000000000000000000]
tmp_31_mid2            (select           ) [ 00000000000000000000000000000000000000000000000000]
tmp_31_mid2_cast       (zext             ) [ 00000000000000000000000000000000000000000000000000]
p_shl1_mid1            (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000]
p_shl1_mid2            (select           ) [ 00001111111111100000000000000000000000000000000000]
tmp_32_mid1            (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000]
tmp_32_mid2            (select           ) [ 00001111111111110000000000000000000000000000000000]
i_mid2                 (select           ) [ 01101111111111111111111110000000000000000000000000]
StgValue_89            (specloopname     ) [ 00000000000000000000000000000000000000000000000000]
tmp_32                 (specregionbegin  ) [ 00001111111111111111111110000000000000000000000000]
StgValue_91            (br               ) [ 00000000000000000000000000000000000000000000000000]
img_port_addr          (getelementptr    ) [ 00001111111111000000000000000000000000000000000000]
img_port_addr_1        (getelementptr    ) [ 00000000000000000000000001111111110000000000000000]
img_port_addr_1_rd_r   (readreq          ) [ 00000000000000000000000000000000000000000000000000]
StgValue_102           (br               ) [ 00111111111111111111111110000000000000000000000000]
indvar                 (phi              ) [ 00000000000111000000000000000000000000000000000000]
exitcond1              (icmp             ) [ 00111111111111111111111110000000000000000000000000]
empty                  (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
indvar_next            (add              ) [ 00111111111111111111111110000000000000000000000000]
StgValue_107           (br               ) [ 00000000000000000000000000000000000000000000000000]
img_port_addr_read     (read             ) [ 00000000000101000000000000000000000000000000000000]
burstread_rbegin       (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000]
StgValue_110           (specpipeline     ) [ 00000000000000000000000000000000000000000000000000]
StgValue_111           (specloopname     ) [ 00000000000000000000000000000000000000000000000000]
indvar2                (zext             ) [ 00000000000000000000000000000000000000000000000000]
buff_input_img_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
StgValue_114           (store            ) [ 00000000000000000000000000000000000000000000000000]
burstread_rend         (specregionend    ) [ 00000000000000000000000000000000000000000000000000]
StgValue_116           (br               ) [ 00111111111111111111111110000000000000000000000000]
tmp_42_cast6           (zext             ) [ 00000000000000000000000000000000000000000000000000]
tmp_34                 (add              ) [ 00000000000000000000000000000000000000000000000000]
tmp_35                 (zext             ) [ 00000000000000000000000000000000000000000000000000]
bias_addr              (getelementptr    ) [ 00000000000000010000000000000000000000000000000000]
tmp_42_cast7           (zext             ) [ 00000000000000000000000000000000000000000000000000]
tmp_42_cast            (zext             ) [ 00000000000000000000000000000000000000000000000000]
tmp_42                 (trunc            ) [ 00000000000000000000000000000000000000000000000000]
p_shl2                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000]
tmp_33                 (add              ) [ 00000000000000000000000000000000000000000000000000]
tmp_44_cast            (zext             ) [ 00000000000000000000000000000000000000000000000000]
sum                    (add              ) [ 00000000000000001000000000000000000000000000000000]
bias_load              (load             ) [ 00000000000000001000000000000000000000000000000000]
tmp_36                 (mul              ) [ 00000000000000000000000000000000000000000000000000]
p_sum6                 (add              ) [ 00000000000000000000000000000000000000000000000000]
p_sum6_cast            (zext             ) [ 00000000000000000000000000000000000000000000000000]
img_port_addr_2        (getelementptr    ) [ 00000000000000001111111110000000000000000000000000]
StgValue_135           (call             ) [ 00000000000000000000000000000000000000000000000000]
img_port_addr_2_wr_r   (writereq         ) [ 00000000000000000000000000000000000000000000000000]
StgValue_137           (br               ) [ 00111111111111111111111110000000000000000000000000]
indvar4                (phi              ) [ 00000000000000000100000000000000000000000000000000]
exitcond3              (icmp             ) [ 00111111111111111111111110000000000000000000000000]
empty_30               (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
indvar_next2           (add              ) [ 00111111111111111111111110000000000000000000000000]
StgValue_142           (br               ) [ 00000000000000000000000000000000000000000000000000]
indvar6                (zext             ) [ 00000000000000000000000000000000000000000000000000]
buff_output_img_addr   (getelementptr    ) [ 00000000000000000110000000000000000000000000000000]
buff_output_img_load   (load             ) [ 00000000000000000101000000000000000000000000000000]
burstwrite_rbegin      (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000]
StgValue_148           (specpipeline     ) [ 00000000000000000000000000000000000000000000000000]
StgValue_149           (specloopname     ) [ 00000000000000000000000000000000000000000000000000]
StgValue_150           (write            ) [ 00000000000000000000000000000000000000000000000000]
burstwrite_rend        (specregionend    ) [ 00000000000000000000000000000000000000000000000000]
StgValue_152           (br               ) [ 00111111111111111111111110000000000000000000000000]
j_4                    (add              ) [ 01100000000000000000011110000000000000000000000000]
img_port_addr_2_wr_r_1 (writeresp        ) [ 00000000000000000000000000000000000000000000000000]
empty_31               (specregionend    ) [ 00000000000000000000000000000000000000000000000000]
StgValue_160           (br               ) [ 01111111111111111111111110000000000000000000000000]
img_port_addr_9_rd_r   (readreq          ) [ 00000000000000000000000000000000000000000000000000]
StgValue_167           (br               ) [ 00000000000000000000000000000011110000000000000000]
indvar1                (phi              ) [ 00000000000000000000000000000001110000000000000000]
exitcond2              (icmp             ) [ 00000000000000000000000000000001110000000000000000]
empty_32               (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
indvar_next1           (add              ) [ 00000000000000000000000000000011110000000000000000]
StgValue_172           (br               ) [ 00000000000000000000000000000000000000000000000000]
img_port_addr_1_read   (read             ) [ 00000000000000000000000000000001010000000000000000]
burstread_rbegin1      (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000]
StgValue_175           (specpipeline     ) [ 00000000000000000000000000000000000000000000000000]
StgValue_176           (specloopname     ) [ 00000000000000000000000000000000000000000000000000]
indvar3                (zext             ) [ 00000000000000000000000000000000000000000000000000]
buff_input_img_addr_1  (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
StgValue_179           (store            ) [ 00000000000000000000000000000000000000000000000000]
burstread_rend43       (specregionend    ) [ 00000000000000000000000000000000000000000000000000]
StgValue_181           (br               ) [ 00000000000000000000000000000011110000000000000000]
tmp_49_cast3           (zext             ) [ 00000000000000000000000000000000000000000000000000]
tmp_37                 (mul              ) [ 00000000000000000000000000000000000000000000000000]
p_sum                  (add              ) [ 00000000000000000000000000000000000000000000000000]
p_sum_cast             (zext             ) [ 00000000000000000000000000000000000000000000000000]
img_port_addr_3        (getelementptr    ) [ 00000000000000000000000000000000000111111111100000]
tmp_49_cast2           (zext             ) [ 00000000000000000000000000000000000000000011110000]
tmp_49_cast            (zext             ) [ 00000000000000000000000000000000000000000011110000]
img_port_addr_4_rd_r   (readreq          ) [ 00000000000000000000000000000000000000000000000000]
StgValue_196           (br               ) [ 00000000000000000000000000000000000000000111100000]
indvar5                (phi              ) [ 00000000000000000000000000000000000000000011100000]
exitcond4              (icmp             ) [ 00000000000000000000000000000000000000000011100000]
empty_33               (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
indvar_next3           (add              ) [ 00000000000000000000000000000000000000000111100000]
StgValue_201           (br               ) [ 00000000000000000000000000000000000000000000000000]
img_port_addr_3_read   (read             ) [ 00000000000000000000000000000000000000000010100000]
burstread_rbegin2      (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000]
StgValue_204           (specpipeline     ) [ 00000000000000000000000000000000000000000000000000]
StgValue_205           (specloopname     ) [ 00000000000000000000000000000000000000000000000000]
indvar7                (zext             ) [ 00000000000000000000000000000000000000000000000000]
buff_result_img_addr   (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
StgValue_208           (store            ) [ 00000000000000000000000000000000000000000000000000]
burstread_rend57       (specregionend    ) [ 00000000000000000000000000000000000000000000000000]
StgValue_210           (br               ) [ 00000000000000000000000000000000000000000111100000]
tmp_43                 (trunc            ) [ 00000000000000000000000000000000000000000000000000]
p_shl3                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000]
tmp_38                 (add              ) [ 00000000000000000000000000000000000000000000000000]
tmp_53_cast            (zext             ) [ 00000000000000000000000000000000000000000000000000]
sum2                   (add              ) [ 00000000000000000000000000000000000000000000001100]
tmp_39                 (add              ) [ 00000000000000000000000000000000000000000000000000]
tmp_40                 (zext             ) [ 00000000000000000000000000000000000000000000000000]
bias_addr_1            (getelementptr    ) [ 00000000000000000000000000000000000000000000001000]
bias_load_1            (load             ) [ 00000000000000000000000000000000000000000000000100]
StgValue_222           (call             ) [ 00000000000000000000000000000000000000000000000000]
StgValue_223           (br               ) [ 00000000000000000000000000000000000000000000000111]
i_i                    (phi              ) [ 00000000000000000000000000000000000000000000000010]
tmp_i                  (sext             ) [ 00000000000000000000000000000000000000000000000000]
buff_result_img_addr_1 (getelementptr    ) [ 00000000000000000000000000000000000000000000000001]
buff_output_img_addr_1 (getelementptr    ) [ 00000000000000000000000000000000000000000000000001]
i_5                    (add              ) [ 00000000000000000000000000000000000000000000000111]
buff_result_img_load   (load             ) [ 00000000000000000000000000000000000000000000000000]
buff_output_img_load_1 (load             ) [ 00000000000000000000000000000000000000000000000000]
tmp_1_i                (add              ) [ 00000000000000000000000000000000000000000000000000]
StgValue_234           (store            ) [ 00000000000000000000000000000000000000000000000000]
StgValue_235           (br               ) [ 00000000000000000000000000000000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_port">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_port"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CNN_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i1.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CNN_label0_CNN_label"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_OC_img_po"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_img_port_O"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="buff_input_img_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_input_img/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buff_output_img_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_output_img/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="buff_result_img_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_result_img/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_readreq_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="0" index="2" bw="15" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="img_port_addr_9_rd_r/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_readreq_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="1"/>
<pin id="146" dir="0" index="2" bw="15" slack="0"/>
<pin id="147" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="img_port_addr_1_rd_r/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="img_port_addr_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="9"/>
<pin id="153" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_port_addr_read/12 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_writeresp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="1"/>
<pin id="158" dir="0" index="2" bw="15" slack="0"/>
<pin id="159" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="img_port_addr_2_wr_r/16 img_port_addr_2_wr_r_1/20 "/>
</bind>
</comp>

<comp id="162" class="1004" name="StgValue_150_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="4"/>
<pin id="165" dir="0" index="2" bw="8" slack="1"/>
<pin id="166" dir="0" index="3" bw="1" slack="0"/>
<pin id="167" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_150/19 "/>
</bind>
</comp>

<comp id="171" class="1004" name="img_port_addr_1_read_read_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="8"/>
<pin id="174" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_port_addr_1_read/32 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_readreq_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="1"/>
<pin id="179" dir="0" index="2" bw="15" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="img_port_addr_4_rd_r/35 "/>
</bind>
</comp>

<comp id="183" class="1004" name="img_port_addr_3_read_read_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="9"/>
<pin id="186" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_port_addr_3_read/43 "/>
</bind>
</comp>

<comp id="188" class="1004" name="buff_input_img_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="14" slack="0"/>
<pin id="192" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_input_img_addr/13 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="0" slack="0"/>
<pin id="199" dir="0" index="4" bw="14" slack="1"/>
<pin id="200" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="201" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="202" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_114/13 StgValue_179/33 "/>
</bind>
</comp>

<comp id="204" class="1004" name="bias_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="5" slack="0"/>
<pin id="208" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/14 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/14 bias_load_1/45 "/>
</bind>
</comp>

<comp id="217" class="1004" name="buff_output_img_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="14" slack="0"/>
<pin id="221" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_output_img_addr/17 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="14" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buff_output_img_load/17 buff_output_img_load_1/48 StgValue_234/49 "/>
</bind>
</comp>

<comp id="229" class="1004" name="buff_input_img_addr_1_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="14" slack="0"/>
<pin id="233" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_input_img_addr_1/33 "/>
</bind>
</comp>

<comp id="236" class="1004" name="buff_result_img_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="14" slack="0"/>
<pin id="240" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_result_img_addr/44 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="14" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="1"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_208/44 buff_result_img_load/48 "/>
</bind>
</comp>

<comp id="248" class="1004" name="bias_addr_1_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="5" slack="0"/>
<pin id="252" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr_1/45 "/>
</bind>
</comp>

<comp id="256" class="1004" name="buff_result_img_addr_1_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_result_img_addr_1/48 "/>
</bind>
</comp>

<comp id="263" class="1004" name="buff_output_img_addr_1_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="8" slack="0"/>
<pin id="267" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_output_img_addr_1/48 "/>
</bind>
</comp>

<comp id="270" class="1005" name="indvar_flatten_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="1"/>
<pin id="272" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="indvar_flatten_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="5" slack="0"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="281" class="1005" name="i_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="1"/>
<pin id="283" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="i_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="2" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="293" class="1005" name="j_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="1"/>
<pin id="295" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="j_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="4" slack="1"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="305" class="1005" name="indvar_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="14" slack="1"/>
<pin id="307" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="indvar_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="14" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/11 "/>
</bind>
</comp>

<comp id="317" class="1005" name="indvar4_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="14" slack="1"/>
<pin id="319" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar4 (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="indvar4_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="14" slack="0"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar4/17 "/>
</bind>
</comp>

<comp id="328" class="1005" name="indvar1_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="14" slack="1"/>
<pin id="330" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar1 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="indvar1_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="14" slack="0"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="1" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar1/31 "/>
</bind>
</comp>

<comp id="340" class="1005" name="indvar5_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="14" slack="1"/>
<pin id="342" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar5 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="indvar5_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="14" slack="0"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar5/42 "/>
</bind>
</comp>

<comp id="352" class="1005" name="i_i_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="1"/>
<pin id="354" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="i_i_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="8" slack="0"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/48 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_CONV_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="0" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="8" slack="0"/>
<pin id="367" dir="0" index="3" bw="8" slack="0"/>
<pin id="368" dir="0" index="4" bw="8" slack="0"/>
<pin id="369" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="370" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_130/15 StgValue_221/46 "/>
</bind>
</comp>

<comp id="374" class="1005" name="reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="1"/>
<pin id="376" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bias_load bias_load_1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="2" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="2" slack="0"/>
<pin id="387" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_s_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="15" slack="0"/>
<pin id="391" dir="0" index="1" bw="2" slack="0"/>
<pin id="392" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_30_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="17" slack="0"/>
<pin id="397" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_41_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="17" slack="0"/>
<pin id="401" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_41/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_shl1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="0" index="1" bw="2" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_31_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="2" slack="0"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="0" index="3" bw="2" slack="0"/>
<pin id="416" dir="0" index="4" bw="1" slack="0"/>
<pin id="417" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="exitcond_flatten_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="0"/>
<pin id="425" dir="0" index="1" bw="4" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="indvar_flatten_next_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="5" slack="0"/>
<pin id="432" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="exitcond_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="0" index="1" bw="4" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="i_4_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="1"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="j_mid2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="4" slack="1"/>
<pin id="451" dir="1" index="3" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_mid1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="2" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_mid2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="1" slack="1"/>
<pin id="464" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_cast_mid1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_mid1/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_30_mid1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="2" slack="0"/>
<pin id="472" dir="0" index="1" bw="15" slack="0"/>
<pin id="473" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_30_mid1/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_31_mid2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="0" index="1" bw="15" slack="0"/>
<pin id="479" dir="0" index="2" bw="15" slack="1"/>
<pin id="480" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_31_mid2/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_31_mid2_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="15" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_mid2_cast/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_shl1_mid1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="0" index="1" bw="2" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_mid1/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_shl1_mid2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="1"/>
<pin id="496" dir="0" index="1" bw="5" slack="0"/>
<pin id="497" dir="0" index="2" bw="5" slack="1"/>
<pin id="498" dir="1" index="3" bw="5" slack="9"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_shl1_mid2/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_32_mid1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="0" index="1" bw="2" slack="0"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="0" index="3" bw="2" slack="0"/>
<pin id="505" dir="0" index="4" bw="1" slack="0"/>
<pin id="506" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32_mid1/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_32_mid2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="0" index="1" bw="8" slack="0"/>
<pin id="515" dir="0" index="2" bw="8" slack="1"/>
<pin id="516" dir="1" index="3" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_32_mid2/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="i_mid2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="0" index="1" bw="2" slack="0"/>
<pin id="521" dir="0" index="2" bw="2" slack="1"/>
<pin id="522" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="img_port_addr_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="0" index="1" bw="15" slack="0"/>
<pin id="528" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_port_addr/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="img_port_addr_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="17" slack="1"/>
<pin id="534" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_port_addr_1/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="exitcond1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="14" slack="0"/>
<pin id="539" dir="0" index="1" bw="14" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/11 "/>
</bind>
</comp>

<comp id="543" class="1004" name="indvar_next_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="14" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/11 "/>
</bind>
</comp>

<comp id="549" class="1004" name="indvar2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="14" slack="2"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar2/13 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_42_cast6_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="9"/>
<pin id="556" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast6/14 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_34_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="0"/>
<pin id="559" dir="0" index="1" bw="5" slack="9"/>
<pin id="560" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/14 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_35_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="5" slack="0"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35/14 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_42_cast7_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="4" slack="10"/>
<pin id="569" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast7/15 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_42_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="10"/>
<pin id="572" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast/15 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_42_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="4" slack="10"/>
<pin id="575" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_42/15 "/>
</bind>
</comp>

<comp id="576" class="1004" name="p_shl2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="6" slack="0"/>
<pin id="578" dir="0" index="1" bw="3" slack="0"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/15 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_33_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="0"/>
<pin id="586" dir="0" index="1" bw="6" slack="0"/>
<pin id="587" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33/15 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_44_cast_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="6" slack="0"/>
<pin id="592" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44_cast/15 "/>
</bind>
</comp>

<comp id="594" class="1004" name="sum_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="0"/>
<pin id="596" dir="0" index="1" bw="8" slack="10"/>
<pin id="597" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/15 "/>
</bind>
</comp>

<comp id="600" class="1004" name="p_sum6_cast_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="17" slack="0"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_sum6_cast/15 "/>
</bind>
</comp>

<comp id="603" class="1004" name="img_port_addr_2_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="0"/>
<pin id="605" dir="0" index="1" bw="17" slack="0"/>
<pin id="606" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_port_addr_2/15 "/>
</bind>
</comp>

<comp id="609" class="1004" name="exitcond3_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="14" slack="0"/>
<pin id="611" dir="0" index="1" bw="14" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/17 "/>
</bind>
</comp>

<comp id="615" class="1004" name="indvar_next2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="14" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next2/17 "/>
</bind>
</comp>

<comp id="621" class="1004" name="indvar6_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="14" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar6/17 "/>
</bind>
</comp>

<comp id="626" class="1004" name="j_4_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="13"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/20 "/>
</bind>
</comp>

<comp id="631" class="1004" name="exitcond2_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="14" slack="0"/>
<pin id="633" dir="0" index="1" bw="14" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/31 "/>
</bind>
</comp>

<comp id="637" class="1004" name="indvar_next1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="14" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next1/31 "/>
</bind>
</comp>

<comp id="643" class="1004" name="indvar3_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="14" slack="2"/>
<pin id="645" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar3/33 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_49_cast3_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="4" slack="9"/>
<pin id="650" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49_cast3/34 "/>
</bind>
</comp>

<comp id="652" class="1004" name="p_sum_cast_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="17" slack="0"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_sum_cast/34 "/>
</bind>
</comp>

<comp id="655" class="1004" name="img_port_addr_3_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="0"/>
<pin id="657" dir="0" index="1" bw="17" slack="0"/>
<pin id="658" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_port_addr_3/34 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_49_cast2_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="16"/>
<pin id="663" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49_cast2/41 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_49_cast_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="4" slack="16"/>
<pin id="667" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49_cast/41 "/>
</bind>
</comp>

<comp id="669" class="1004" name="exitcond4_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="14" slack="0"/>
<pin id="671" dir="0" index="1" bw="14" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/42 "/>
</bind>
</comp>

<comp id="675" class="1004" name="indvar_next3_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="14" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next3/42 "/>
</bind>
</comp>

<comp id="681" class="1004" name="indvar7_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="14" slack="2"/>
<pin id="683" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar7/44 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_43_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="4" slack="18"/>
<pin id="688" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_43/45 "/>
</bind>
</comp>

<comp id="690" class="1004" name="p_shl3_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="6" slack="0"/>
<pin id="692" dir="0" index="1" bw="3" slack="0"/>
<pin id="693" dir="0" index="2" bw="1" slack="0"/>
<pin id="694" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/45 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_38_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="4" slack="2"/>
<pin id="700" dir="0" index="1" bw="6" slack="0"/>
<pin id="701" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_38/45 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_53_cast_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="6" slack="0"/>
<pin id="705" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53_cast/45 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sum2_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="6" slack="0"/>
<pin id="709" dir="0" index="1" bw="8" slack="18"/>
<pin id="710" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/45 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_39_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="2"/>
<pin id="714" dir="0" index="1" bw="5" slack="18"/>
<pin id="715" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_39/45 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_40_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="5" slack="0"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40/45 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_i_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="0"/>
<pin id="723" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i/48 "/>
</bind>
</comp>

<comp id="727" class="1004" name="i_5_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/48 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_1_i_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="0"/>
<pin id="735" dir="0" index="1" bw="8" slack="0"/>
<pin id="736" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_i/49 "/>
</bind>
</comp>

<comp id="740" class="1007" name="grp_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="17" slack="0"/>
<pin id="742" dir="0" index="1" bw="4" slack="0"/>
<pin id="743" dir="0" index="2" bw="17" slack="0"/>
<pin id="744" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_36/15 p_sum6/15 "/>
</bind>
</comp>

<comp id="749" class="1007" name="grp_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="4" slack="0"/>
<pin id="751" dir="0" index="1" bw="17" slack="0"/>
<pin id="752" dir="0" index="2" bw="17" slack="0"/>
<pin id="753" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_37/34 p_sum/34 "/>
</bind>
</comp>

<comp id="758" class="1005" name="tmp_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="763" class="1005" name="tmp_30_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="64" slack="1"/>
<pin id="765" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="768" class="1005" name="tmp_41_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="15" slack="1"/>
<pin id="770" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="773" class="1005" name="p_shl1_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="5" slack="1"/>
<pin id="775" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_shl1 "/>
</bind>
</comp>

<comp id="779" class="1005" name="tmp_31_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="1"/>
<pin id="781" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="788" class="1005" name="indvar_flatten_next_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="5" slack="0"/>
<pin id="790" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="793" class="1005" name="exitcond_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="1"/>
<pin id="795" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="803" class="1005" name="j_mid2_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="4" slack="9"/>
<pin id="805" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="815" class="1005" name="p_shl1_mid2_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="5" slack="9"/>
<pin id="817" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opset="p_shl1_mid2 "/>
</bind>
</comp>

<comp id="820" class="1005" name="tmp_32_mid2_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="10"/>
<pin id="822" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="tmp_32_mid2 "/>
</bind>
</comp>

<comp id="825" class="1005" name="i_mid2_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="2" slack="1"/>
<pin id="827" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="830" class="1005" name="img_port_addr_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="1"/>
<pin id="832" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_port_addr "/>
</bind>
</comp>

<comp id="836" class="1005" name="img_port_addr_1_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="1"/>
<pin id="838" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_port_addr_1 "/>
</bind>
</comp>

<comp id="842" class="1005" name="exitcond1_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="1"/>
<pin id="844" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="846" class="1005" name="indvar_next_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="14" slack="0"/>
<pin id="848" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="851" class="1005" name="img_port_addr_read_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="1"/>
<pin id="853" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_port_addr_read "/>
</bind>
</comp>

<comp id="856" class="1005" name="bias_addr_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="3" slack="1"/>
<pin id="858" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="861" class="1005" name="sum_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="1"/>
<pin id="863" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="866" class="1005" name="img_port_addr_2_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="1"/>
<pin id="868" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_port_addr_2 "/>
</bind>
</comp>

<comp id="872" class="1005" name="exitcond3_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="1"/>
<pin id="874" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="876" class="1005" name="indvar_next2_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="14" slack="0"/>
<pin id="878" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next2 "/>
</bind>
</comp>

<comp id="881" class="1005" name="buff_output_img_addr_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="14" slack="1"/>
<pin id="883" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="buff_output_img_addr "/>
</bind>
</comp>

<comp id="886" class="1005" name="buff_output_img_load_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="1"/>
<pin id="888" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buff_output_img_load "/>
</bind>
</comp>

<comp id="891" class="1005" name="j_4_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="4" slack="1"/>
<pin id="893" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="896" class="1005" name="exitcond2_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="1"/>
<pin id="898" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="900" class="1005" name="indvar_next1_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="14" slack="0"/>
<pin id="902" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next1 "/>
</bind>
</comp>

<comp id="905" class="1005" name="img_port_addr_1_read_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="1"/>
<pin id="907" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_port_addr_1_read "/>
</bind>
</comp>

<comp id="910" class="1005" name="img_port_addr_3_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="1"/>
<pin id="912" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_port_addr_3 "/>
</bind>
</comp>

<comp id="916" class="1005" name="tmp_49_cast2_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="5" slack="2"/>
<pin id="918" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_49_cast2 "/>
</bind>
</comp>

<comp id="921" class="1005" name="tmp_49_cast_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="6" slack="2"/>
<pin id="923" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_49_cast "/>
</bind>
</comp>

<comp id="926" class="1005" name="exitcond4_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="1"/>
<pin id="928" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="930" class="1005" name="indvar_next3_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="14" slack="0"/>
<pin id="932" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next3 "/>
</bind>
</comp>

<comp id="935" class="1005" name="img_port_addr_3_read_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="8" slack="1"/>
<pin id="937" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_port_addr_3_read "/>
</bind>
</comp>

<comp id="940" class="1005" name="sum2_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="1"/>
<pin id="942" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum2 "/>
</bind>
</comp>

<comp id="945" class="1005" name="bias_addr_1_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="3" slack="1"/>
<pin id="947" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr_1 "/>
</bind>
</comp>

<comp id="950" class="1005" name="buff_result_img_addr_1_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="14" slack="1"/>
<pin id="952" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="buff_result_img_addr_1 "/>
</bind>
</comp>

<comp id="955" class="1005" name="buff_output_img_addr_1_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="14" slack="1"/>
<pin id="957" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="buff_output_img_addr_1 "/>
</bind>
</comp>

<comp id="960" class="1005" name="i_5_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="0"/>
<pin id="962" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="64" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="66" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="64" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="66" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="78" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="100" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="102" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="168"><net_src comp="112" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="114" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="170"><net_src comp="116" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="175"><net_src comp="78" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="64" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="102" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="78" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="88" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="203"><net_src comp="188" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="88" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="88" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="88" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="235"><net_src comp="229" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="241"><net_src comp="88" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="4" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="88" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="248" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="261"><net_src comp="88" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="256" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="268"><net_src comp="88" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="263" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="32" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="285" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="297" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="308"><net_src comp="68" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="316"><net_src comp="309" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="320"><net_src comp="68" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="68" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="339"><net_src comp="332" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="343"><net_src comp="68" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="344" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="355"><net_src comp="120" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="371"><net_src comp="94" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="2" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="373"><net_src comp="211" pin="3"/><net_sink comp="363" pin=4"/></net>

<net id="377"><net_src comp="211" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="363" pin=4"/></net>

<net id="383"><net_src comp="285" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="32" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="285" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="36" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="385" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="389" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="38" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="285" pin="4"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="40" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="418"><net_src comp="42" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="285" pin="4"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="44" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="421"><net_src comp="285" pin="4"/><net_sink comp="411" pin=3"/></net>

<net id="422"><net_src comp="40" pin="0"/><net_sink comp="411" pin=4"/></net>

<net id="427"><net_src comp="274" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="46" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="48" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="274" pin="4"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="297" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="50" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="281" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="52" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="34" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="453"><net_src comp="293" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="458"><net_src comp="441" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="32" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="454" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="441" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="466" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="58" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="470" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="476" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="38" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="441" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="40" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="499"><net_src comp="486" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="507"><net_src comp="42" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="441" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="44" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="510"><net_src comp="441" pin="2"/><net_sink comp="500" pin=3"/></net>

<net id="511"><net_src comp="40" pin="0"/><net_sink comp="500" pin=4"/></net>

<net id="517"><net_src comp="500" pin="5"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="441" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="524"><net_src comp="281" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="0" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="482" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="0" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="531" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="541"><net_src comp="309" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="70" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="309" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="76" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="305" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="561"><net_src comp="554" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="557" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="581"><net_src comp="92" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="573" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="40" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="588"><net_src comp="570" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="576" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="584" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="594" pin="2"/><net_sink comp="363" pin=3"/></net>

<net id="607"><net_src comp="0" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="321" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="104" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="321" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="76" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="321" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="630"><net_src comp="118" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="332" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="70" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="332" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="76" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="328" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="651"><net_src comp="293" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="659"><net_src comp="0" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="652" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="293" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="293" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="344" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="104" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="344" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="76" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="684"><net_src comp="340" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="689"><net_src comp="293" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="695"><net_src comp="92" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="686" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="40" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="702"><net_src comp="690" pin="3"/><net_sink comp="698" pin=1"/></net>

<net id="706"><net_src comp="698" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="711"><net_src comp="703" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="719"><net_src comp="712" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="724"><net_src comp="356" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="731"><net_src comp="356" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="122" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="223" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="242" pin="3"/><net_sink comp="733" pin=1"/></net>

<net id="739"><net_src comp="733" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="745"><net_src comp="96" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="567" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="98" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="748"><net_src comp="740" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="754"><net_src comp="648" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="96" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="98" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="757"><net_src comp="749" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="761"><net_src comp="379" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="766"><net_src comp="395" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="771"><net_src comp="399" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="776"><net_src comp="403" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="782"><net_src comp="411" pin="5"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="791"><net_src comp="429" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="796"><net_src comp="435" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="799"><net_src comp="793" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="800"><net_src comp="793" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="801"><net_src comp="793" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="802"><net_src comp="793" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="806"><net_src comp="447" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="809"><net_src comp="803" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="810"><net_src comp="803" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="811"><net_src comp="803" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="818"><net_src comp="494" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="823"><net_src comp="512" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="828"><net_src comp="518" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="833"><net_src comp="525" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="839"><net_src comp="531" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="845"><net_src comp="537" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="543" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="854"><net_src comp="150" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="859"><net_src comp="204" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="864"><net_src comp="594" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="363" pin=3"/></net>

<net id="869"><net_src comp="603" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="875"><net_src comp="609" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="615" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="884"><net_src comp="217" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="889"><net_src comp="223" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="894"><net_src comp="626" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="899"><net_src comp="631" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="637" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="908"><net_src comp="171" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="913"><net_src comp="655" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="919"><net_src comp="661" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="924"><net_src comp="665" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="929"><net_src comp="669" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="933"><net_src comp="675" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="938"><net_src comp="183" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="943"><net_src comp="707" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="363" pin=3"/></net>

<net id="948"><net_src comp="248" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="953"><net_src comp="256" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="958"><net_src comp="263" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="963"><net_src comp="727" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="356" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_port | {16 19 20 21 22 23 24 }
 - Input state : 
	Port: CNN : img_port | {3 4 5 6 7 8 9 10 12 25 26 27 28 29 30 32 35 36 37 38 39 40 41 43 }
	Port: CNN : kernel | {15 16 46 47 }
	Port: CNN : bias | {14 15 45 46 }
  - Chain level:
	State 1
		StgValue_58 : 1
	State 2
		tmp : 1
		tmp_cast : 1
		tmp_s : 2
		tmp_30 : 3
		tmp_41 : 3
		p_shl1 : 1
		tmp_31 : 1
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_72 : 2
		exitcond : 1
	State 3
		tmp_mid1 : 1
		tmp_mid2 : 2
		tmp_cast_mid1 : 1
		tmp_30_mid1 : 2
		tmp_31_mid2 : 3
		tmp_31_mid2_cast : 4
		p_shl1_mid1 : 1
		p_shl1_mid2 : 2
		tmp_32_mid1 : 1
		tmp_32_mid2 : 2
		i_mid2 : 1
		StgValue_91 : 3
		img_port_addr : 5
		img_port_addr_9_rd_r : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		exitcond1 : 1
		indvar_next : 1
		StgValue_107 : 2
	State 12
	State 13
		buff_input_img_addr : 1
		StgValue_114 : 2
		burstread_rend : 1
	State 14
		tmp_34 : 1
		tmp_35 : 2
		bias_addr : 3
		bias_load : 4
	State 15
		p_shl2 : 1
		tmp_33 : 2
		tmp_44_cast : 3
		sum : 4
		StgValue_130 : 5
		tmp_36 : 1
		p_sum6 : 2
		p_sum6_cast : 3
		img_port_addr_2 : 4
	State 16
	State 17
		exitcond3 : 1
		indvar_next2 : 1
		StgValue_142 : 2
		indvar6 : 1
		buff_output_img_addr : 2
		buff_output_img_load : 3
	State 18
	State 19
		burstwrite_rend : 1
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		exitcond2 : 1
		indvar_next1 : 1
		StgValue_172 : 2
	State 32
	State 33
		buff_input_img_addr_1 : 1
		StgValue_179 : 2
		burstread_rend43 : 1
	State 34
		tmp_37 : 1
		p_sum : 2
		p_sum_cast : 3
		img_port_addr_3 : 4
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
		exitcond4 : 1
		indvar_next3 : 1
		StgValue_201 : 2
	State 43
	State 44
		buff_result_img_addr : 1
		StgValue_208 : 2
		burstread_rend57 : 1
	State 45
		p_shl3 : 1
		tmp_38 : 2
		tmp_53_cast : 3
		sum2 : 4
		tmp_40 : 1
		bias_addr_1 : 2
		bias_load_1 : 3
	State 46
		StgValue_221 : 1
	State 47
	State 48
		tmp_i : 1
		buff_result_img_addr_1 : 2
		buff_result_img_load : 3
		buff_output_img_addr_1 : 2
		buff_output_img_load_1 : 3
		i_5 : 1
	State 49
		tmp_1_i : 1
		StgValue_234 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   call   |          grp_CONV_fu_363         |    16   |    3    |  3.605  |   493   |   618   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |    indvar_flatten_next_fu_429    |    0    |    0    |    0    |    0    |    7    |
|          |            i_4_fu_441            |    0    |    0    |    0    |    0    |    3    |
|          |        indvar_next_fu_543        |    0    |    0    |    0    |    0    |    14   |
|          |           tmp_34_fu_557          |    0    |    0    |    0    |    0    |    7    |
|          |           tmp_33_fu_584          |    0    |    0    |    0    |    0    |    6    |
|          |            sum_fu_594            |    0    |    0    |    0    |    0    |    8    |
|          |        indvar_next2_fu_615       |    0    |    0    |    0    |    0    |    14   |
|    add   |            j_4_fu_626            |    0    |    0    |    0    |    0    |    6    |
|          |        indvar_next1_fu_637       |    0    |    0    |    0    |    0    |    14   |
|          |        indvar_next3_fu_675       |    0    |    0    |    0    |    0    |    14   |
|          |           tmp_38_fu_698          |    0    |    0    |    0    |    0    |    6    |
|          |            sum2_fu_707           |    0    |    0    |    0    |    0    |    8    |
|          |           tmp_39_fu_712          |    0    |    0    |    0    |    0    |    7    |
|          |            i_5_fu_727            |    0    |    0    |    0    |    0    |    8    |
|          |          tmp_1_i_fu_733          |    0    |    0    |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |           j_mid2_fu_447          |    0    |    0    |    0    |    0    |    4    |
|          |          tmp_mid2_fu_460         |    0    |    0    |    0    |    0    |    2    |
|  select  |        tmp_31_mid2_fu_476        |    0    |    0    |    0    |    0    |    15   |
|          |        p_shl1_mid2_fu_494        |    0    |    0    |    0    |    0    |    5    |
|          |        tmp_32_mid2_fu_512        |    0    |    0    |    0    |    0    |    8    |
|          |           i_mid2_fu_518          |    0    |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |            tmp_fu_379            |    0    |    0    |    0    |    0    |    1    |
|          |      exitcond_flatten_fu_423     |    0    |    0    |    0    |    0    |    2    |
|          |          exitcond_fu_435         |    0    |    0    |    0    |    0    |    2    |
|   icmp   |          tmp_mid1_fu_454         |    0    |    0    |    0    |    0    |    1    |
|          |         exitcond1_fu_537         |    0    |    0    |    0    |    0    |    6    |
|          |         exitcond3_fu_609         |    0    |    0    |    0    |    0    |    6    |
|          |         exitcond2_fu_631         |    0    |    0    |    0    |    0    |    6    |
|          |         exitcond4_fu_669         |    0    |    0    |    0    |    0    |    6    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|    mul   |           tmp_s_fu_389           |    0    |    0    |    0    |    0    |    6    |
|          |        tmp_30_mid1_fu_470        |    0    |    0    |    0    |    0    |    6    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|  muladd  |            grp_fu_740            |    0    |    1    |    0    |    0    |    0    |
|          |            grp_fu_749            |    0    |    1    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |        grp_readreq_fu_136        |    0    |    0    |    0    |    0    |    0    |
|  readreq |        grp_readreq_fu_143        |    0    |    0    |    0    |    0    |    0    |
|          |        grp_readreq_fu_176        |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |  img_port_addr_read_read_fu_150  |    0    |    0    |    0    |    0    |    0    |
|   read   | img_port_addr_1_read_read_fu_171 |    0    |    0    |    0    |    0    |    0    |
|          | img_port_addr_3_read_read_fu_183 |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_155       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   write  |     StgValue_150_write_fu_162    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_cast_fu_385         |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_30_fu_395          |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_cast_mid1_fu_466       |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_31_mid2_cast_fu_482     |    0    |    0    |    0    |    0    |    0    |
|          |          indvar2_fu_549          |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_42_cast6_fu_554       |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_35_fu_562          |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_42_cast7_fu_567       |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_42_cast_fu_570        |    0    |    0    |    0    |    0    |    0    |
|   zext   |        tmp_44_cast_fu_590        |    0    |    0    |    0    |    0    |    0    |
|          |        p_sum6_cast_fu_600        |    0    |    0    |    0    |    0    |    0    |
|          |          indvar6_fu_621          |    0    |    0    |    0    |    0    |    0    |
|          |          indvar3_fu_643          |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_49_cast3_fu_648       |    0    |    0    |    0    |    0    |    0    |
|          |         p_sum_cast_fu_652        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_49_cast2_fu_661       |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_49_cast_fu_665        |    0    |    0    |    0    |    0    |    0    |
|          |          indvar7_fu_681          |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_53_cast_fu_703        |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_40_fu_716          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_41_fu_399          |    0    |    0    |    0    |    0    |    0    |
|   trunc  |           tmp_42_fu_573          |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_43_fu_686          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |           p_shl1_fu_403          |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_31_fu_411          |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|        p_shl1_mid1_fu_486        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_32_mid1_fu_500        |    0    |    0    |    0    |    0    |    0    |
|          |           p_shl2_fu_576          |    0    |    0    |    0    |    0    |    0    |
|          |           p_shl3_fu_690          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   sext   |           tmp_i_fu_721           |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                  |    16   |    5    |  3.605  |   493   |   826   |
|----------|----------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
| buff_input_img|    8   |    0   |    0   |
|buff_output_img|    8   |    0   |    0   |
|buff_result_img|    8   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |   24   |    0   |    0   |
+---------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      bias_addr_1_reg_945     |    3   |
|       bias_addr_reg_856      |    3   |
|buff_output_img_addr_1_reg_955|   14   |
| buff_output_img_addr_reg_881 |   14   |
| buff_output_img_load_reg_886 |    8   |
|buff_result_img_addr_1_reg_950|   14   |
|       exitcond1_reg_842      |    1   |
|       exitcond2_reg_896      |    1   |
|       exitcond3_reg_872      |    1   |
|       exitcond4_reg_926      |    1   |
|       exitcond_reg_793       |    1   |
|          i_5_reg_960         |    8   |
|          i_i_reg_352         |    8   |
|        i_mid2_reg_825        |    2   |
|           i_reg_281          |    2   |
| img_port_addr_1_read_reg_905 |    8   |
|    img_port_addr_1_reg_836   |    8   |
|    img_port_addr_2_reg_866   |    8   |
| img_port_addr_3_read_reg_935 |    8   |
|    img_port_addr_3_reg_910   |    8   |
|  img_port_addr_read_reg_851  |    8   |
|     img_port_addr_reg_830    |    8   |
|        indvar1_reg_328       |   14   |
|        indvar4_reg_317       |   14   |
|        indvar5_reg_340       |   14   |
|  indvar_flatten_next_reg_788 |    5   |
|    indvar_flatten_reg_270    |    5   |
|     indvar_next1_reg_900     |   14   |
|     indvar_next2_reg_876     |   14   |
|     indvar_next3_reg_930     |   14   |
|      indvar_next_reg_846     |   14   |
|        indvar_reg_305        |   14   |
|          j_4_reg_891         |    4   |
|        j_mid2_reg_803        |    4   |
|           j_reg_293          |    4   |
|      p_shl1_mid2_reg_815     |    5   |
|        p_shl1_reg_773        |    5   |
|            reg_374           |    8   |
|         sum2_reg_940         |    8   |
|          sum_reg_861         |    8   |
|        tmp_30_reg_763        |   64   |
|        tmp_31_reg_779        |    8   |
|      tmp_32_mid2_reg_820     |    8   |
|        tmp_41_reg_768        |   15   |
|     tmp_49_cast2_reg_916     |    5   |
|      tmp_49_cast_reg_921     |    6   |
|          tmp_reg_758         |    1   |
+------------------------------+--------+
|             Total            |   412  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_136  |  p1  |   2  |   8  |   16   ||    3    |
| grp_writeresp_fu_155 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_194  |  p2  |   2  |   0  |    0   ||    3    |
|   grp_access_fu_194  |  p4  |   2  |  14  |   28   ||    3    |
|   grp_access_fu_211  |  p0  |   4  |   3  |   12   ||    3    |
|   grp_access_fu_223  |  p0  |   4  |  14  |   56   ||    3    |
|   grp_access_fu_242  |  p0  |   3  |  14  |   42   ||    3    |
|       i_reg_281      |  p0  |   2  |   2  |    4   ||    3    |
|       j_reg_293      |  p0  |   2  |   4  |    8   ||    3    |
|    indvar_reg_305    |  p0  |   2  |  14  |   28   ||    3    |
|    indvar1_reg_328   |  p0  |   2  |  14  |   28   ||    3    |
|    indvar5_reg_340   |  p0  |   2  |  14  |   28   ||    3    |
|    grp_CONV_fu_363   |  p3  |   3  |   8  |   24   ||    3    |
|    grp_CONV_fu_363   |  p4  |   2  |   8  |   16   ||    3    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   292  ||  8.418  ||    39   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   16   |    5   |    3   |   493  |   826  |
|   Memory  |   24   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   39   |
|  Register |    -   |    -   |    -   |   412  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   40   |    5   |   12   |   905  |   865  |
+-----------+--------+--------+--------+--------+--------+
