<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p119" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_119{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t2_119{left:791px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3_119{left:837px;bottom:68px;letter-spacing:0.1px;}
#t4_119{left:70px;bottom:1084px;}
#t5_119{left:96px;bottom:1088px;letter-spacing:-0.17px;}
#t6_119{left:131px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#t7_119{left:96px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_119{left:70px;bottom:1045px;}
#t9_119{left:96px;bottom:1048px;letter-spacing:-0.15px;}
#ta_119{left:132px;bottom:1048px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tb_119{left:70px;bottom:1022px;}
#tc_119{left:96px;bottom:1025px;letter-spacing:-0.13px;}
#td_119{left:130px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_119{left:70px;bottom:999px;}
#tf_119{left:96px;bottom:1002px;letter-spacing:-0.17px;}
#tg_119{left:132px;bottom:1002px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_119{left:96px;bottom:985px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#ti_119{left:70px;bottom:941px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_119{left:70px;bottom:920px;}
#tk_119{left:83px;bottom:920px;letter-spacing:-0.13px;word-spacing:-0.07px;}
#tl_119{left:116px;bottom:920px;letter-spacing:-0.15px;}
#tm_119{left:70px;bottom:900px;}
#tn_119{left:83px;bottom:900px;letter-spacing:-0.15px;word-spacing:-0.04px;}
#to_119{left:113px;bottom:900px;letter-spacing:-0.14px;word-spacing:-0.06px;}
#tp_119{left:70px;bottom:880px;}
#tq_119{left:83px;bottom:880px;letter-spacing:-0.17px;word-spacing:-0.1px;}
#tr_119{left:136px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.14px;}
#ts_119{left:70px;bottom:863px;letter-spacing:-0.14px;word-spacing:0.49px;}
#tt_119{left:70px;bottom:846px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#tu_119{left:70px;bottom:796px;letter-spacing:-0.09px;}
#tv_119{left:156px;bottom:796px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tw_119{left:70px;bottom:777px;letter-spacing:-0.14px;word-spacing:0.91px;}
#tx_119{left:70px;bottom:760px;letter-spacing:-0.15px;word-spacing:0.22px;}
#ty_119{left:70px;bottom:743px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tz_119{left:70px;bottom:693px;letter-spacing:-0.09px;}
#t10_119{left:156px;bottom:693px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t11_119{left:70px;bottom:669px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t12_119{left:70px;bottom:619px;letter-spacing:-0.09px;}
#t13_119{left:156px;bottom:619px;letter-spacing:-0.09px;word-spacing:0.02px;}
#t14_119{left:70px;bottom:595px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_119{left:70px;bottom:578px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_119{left:70px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_119{left:70px;bottom:527px;}
#t18_119{left:96px;bottom:531px;letter-spacing:-0.17px;word-spacing:-1.02px;}
#t19_119{left:186px;bottom:531px;letter-spacing:-0.16px;word-spacing:-1.05px;}
#t1a_119{left:96px;bottom:514px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_119{left:70px;bottom:488px;}
#t1c_119{left:96px;bottom:491px;letter-spacing:-0.16px;}
#t1d_119{left:172px;bottom:491px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1e_119{left:70px;bottom:465px;}
#t1f_119{left:96px;bottom:468px;letter-spacing:-0.15px;}
#t1g_119{left:166px;bottom:468px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1h_119{left:368px;bottom:468px;letter-spacing:-0.16px;}
#t1i_119{left:398px;bottom:468px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1j_119{left:70px;bottom:442px;}
#t1k_119{left:96px;bottom:445px;letter-spacing:-0.15px;}
#t1l_119{left:170px;bottom:445px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_119{left:372px;bottom:445px;letter-spacing:-0.15px;}
#t1n_119{left:399px;bottom:445px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1o_119{left:70px;bottom:395px;letter-spacing:-0.09px;}
#t1p_119{left:156px;bottom:395px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1q_119{left:70px;bottom:371px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1r_119{left:70px;bottom:354px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1s_119{left:70px;bottom:328px;}
#t1t_119{left:96px;bottom:331px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1u_119{left:70px;bottom:305px;}
#t1v_119{left:96px;bottom:309px;letter-spacing:-0.17px;word-spacing:-0.53px;}
#t1w_119{left:96px;bottom:292px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1x_119{left:70px;bottom:265px;}
#t1y_119{left:96px;bottom:269px;letter-spacing:-0.16px;word-spacing:-0.76px;}
#t1z_119{left:96px;bottom:252px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t20_119{left:96px;bottom:235px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t21_119{left:96px;bottom:218px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t22_119{left:70px;bottom:192px;}
#t23_119{left:96px;bottom:195px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#t24_119{left:96px;bottom:179px;letter-spacing:-0.13px;word-spacing:-0.72px;}
#t25_119{left:96px;bottom:162px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t26_119{left:96px;bottom:145px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t27_119{left:96px;bottom:128px;letter-spacing:-0.13px;word-spacing:-0.47px;}

.s1_119{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s2_119{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s3_119{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s4_119{font-size:14px;font-family:Verdana-Bold_5ka;color:#000;}
.s5_119{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_119{font-size:17px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s7_119{font-size:14px;font-family:Verdana-Italic_5ki;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts119" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_5ka;
	src: url("fonts/Verdana-Bold_5ka.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_5ki;
	src: url("fonts/Verdana-Italic_5ki.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg119Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg119" style="-webkit-user-select: none;"><object width="935" height="1210" data="119/119.svg" type="image/svg+xml" id="pdf119" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_119" class="t s1_119">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t2_119" class="t s2_119">Vol. 2A </span><span id="t3_119" class="t s2_119">3-9 </span>
<span id="t4_119" class="t s3_119">• </span><span id="t5_119" class="t s4_119">N.E. </span><span id="t6_119" class="t s5_119">— Indicates an instruction syntax is not encodable in 64-bit mode (it may represent part of a sequence of </span>
<span id="t7_119" class="t s5_119">valid instructions in other modes). </span>
<span id="t8_119" class="t s3_119">• </span><span id="t9_119" class="t s4_119">N.P. </span><span id="ta_119" class="t s5_119">— Indicates the REX prefix does not affect the legacy instruction in 64-bit mode. </span>
<span id="tb_119" class="t s3_119">• </span><span id="tc_119" class="t s4_119">N.I. </span><span id="td_119" class="t s5_119">— Indicates the opcode is treated as a new instruction in 64-bit mode. </span>
<span id="te_119" class="t s3_119">• </span><span id="tf_119" class="t s4_119">N.S. </span><span id="tg_119" class="t s5_119">— Indicates an instruction syntax that requires an address override prefix in 64-bit mode and is not </span>
<span id="th_119" class="t s5_119">supported. Using an address override prefix in 64-bit mode may result in model-specific execution behavior. </span>
<span id="ti_119" class="t s5_119">The Compatibility/Legacy Mode support is to the right of the ‘slash’ and has the following notation: </span>
<span id="tj_119" class="t s5_119">• </span><span id="tk_119" class="t s4_119">V — </span><span id="tl_119" class="t s5_119">Supported. </span>
<span id="tm_119" class="t s5_119">• </span><span id="tn_119" class="t s4_119">I — </span><span id="to_119" class="t s5_119">Not supported. </span>
<span id="tp_119" class="t s5_119">• </span><span id="tq_119" class="t s4_119">N.E. — </span><span id="tr_119" class="t s5_119">Indicates an Intel 64 instruction mnemonics/syntax that is not encodable; the opcode sequence is not </span>
<span id="ts_119" class="t s5_119">applicable as an individual instruction in compatibility mode or IA-32 mode. The opcode may represent a valid </span>
<span id="tt_119" class="t s5_119">sequence of legacy IA-32 instructions. </span>
<span id="tu_119" class="t s6_119">3.1.1.6 </span><span id="tv_119" class="t s6_119">CPUID Support Column in the Instruction Summary Table </span>
<span id="tw_119" class="t s5_119">The fourth column holds abbreviated CPUID feature flags (e.g., appropriate bit in CPUID.1.ECX, CPUID.1.EDX </span>
<span id="tx_119" class="t s5_119">for SSE/SSE2/SSE3/SSSE3/SSE4.1/SSE4.2/AESNI/PCLMULQDQ/AVX/RDRAND support) that indicate processor </span>
<span id="ty_119" class="t s5_119">support for the instruction. If the corresponding flag is ‘0’, the instruction will #UD. </span>
<span id="tz_119" class="t s6_119">3.1.1.7 </span><span id="t10_119" class="t s6_119">Description Column in the Instruction Summary Table </span>
<span id="t11_119" class="t s5_119">The “Description” column briefly explains forms of the instruction. </span>
<span id="t12_119" class="t s6_119">3.1.1.8 </span><span id="t13_119" class="t s6_119">Description Section </span>
<span id="t14_119" class="t s5_119">Each instruction is then described by number of information sections. The “Description” section describes the </span>
<span id="t15_119" class="t s5_119">purpose of the instructions and required operands in more detail. </span>
<span id="t16_119" class="t s5_119">Summary of terms that may be used in the description section: </span>
<span id="t17_119" class="t s3_119">• </span><span id="t18_119" class="t s4_119">Legacy SSE </span><span id="t19_119" class="t s5_119">— Refers to SSE, SSE2, SSE3, SSSE3, SSE4, AESNI, PCLMULQDQ, and any future instruction sets </span>
<span id="t1a_119" class="t s5_119">referencing XMM registers and encoded without a VEX prefix. </span>
<span id="t1b_119" class="t s3_119">• </span><span id="t1c_119" class="t s4_119">VEX.vvvv </span><span id="t1d_119" class="t s5_119">— The VEX bit field specifying a source or destination register (in 1’s complement form). </span>
<span id="t1e_119" class="t s3_119">• </span><span id="t1f_119" class="t s4_119">rm_field </span><span id="t1g_119" class="t s5_119">— shorthand for the ModR/M </span><span id="t1h_119" class="t s7_119">r/m </span><span id="t1i_119" class="t s5_119">field and any REX.B </span>
<span id="t1j_119" class="t s3_119">• </span><span id="t1k_119" class="t s4_119">reg_field </span><span id="t1l_119" class="t s5_119">— shorthand for the ModR/M </span><span id="t1m_119" class="t s7_119">reg </span><span id="t1n_119" class="t s5_119">field and any REX.R </span>
<span id="t1o_119" class="t s6_119">3.1.1.9 </span><span id="t1p_119" class="t s6_119">Operation Section </span>
<span id="t1q_119" class="t s5_119">The “Operation” section contains an algorithm description (frequently written in pseudo-code) for the instruction. </span>
<span id="t1r_119" class="t s5_119">Algorithms are composed of the following elements: </span>
<span id="t1s_119" class="t s3_119">• </span><span id="t1t_119" class="t s5_119">Comments are enclosed within the symbol pairs “(*” and “*)”. </span>
<span id="t1u_119" class="t s3_119">• </span><span id="t1v_119" class="t s5_119">Compound statements are enclosed in keywords, such as: IF, THEN, ELSE, and FI for an if statement; DO and </span>
<span id="t1w_119" class="t s5_119">OD for a do statement; or CASE... OF for a case statement. </span>
<span id="t1x_119" class="t s3_119">• </span><span id="t1y_119" class="t s5_119">A register name implies the contents of the register. A register name enclosed in brackets implies the contents </span>
<span id="t1z_119" class="t s5_119">of the location whose address is contained in that register. For example, ES:[DI] indicates the contents of the </span>
<span id="t20_119" class="t s5_119">location whose ES segment relative address is in register DI. [SI] indicates the contents of the address </span>
<span id="t21_119" class="t s5_119">contained in register SI relative to the SI register’s default segment (DS) or the overridden segment. </span>
<span id="t22_119" class="t s3_119">• </span><span id="t23_119" class="t s5_119">Parentheses around the “E” in a general-purpose register name, such as (E)SI, indicates that the offset is read </span>
<span id="t24_119" class="t s5_119">from the SI register if the address-size attribute is 16, from the ESI register if the address-size attribute is 32. </span>
<span id="t25_119" class="t s5_119">Parentheses around the “R” in a general-purpose register name, (R)SI, in the presence of a 64-bit register </span>
<span id="t26_119" class="t s5_119">definition such as (R)SI, indicates that the offset is read from the 64-bit RSI register if the address-size </span>
<span id="t27_119" class="t s5_119">attribute is 64. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
