Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 28 04:33:22 2022
| Host         : DESKTOP-6P6FIIL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.612        0.000                      0                  232        0.212        0.000                      0                  232        4.500        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               2.612        0.000                      0                  232        0.212        0.000                      0                  232        4.500        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.612ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/bottom_ram/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 1.425ns (21.840%)  route 5.100ns (78.160%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.612     5.196    matrixwriter/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  matrixwriter/M_sclk_counter_q_reg[1]/Q
                         net (fo=3, routed)           0.978     6.630    matrixwriter/M_sclk_counter_q_reg[1]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  matrixwriter/M_sclk_q_i_9/O
                         net (fo=1, routed)           0.704     7.457    matrixwriter/M_sclk_q_i_9_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.581 r  matrixwriter/M_sclk_q_i_4/O
                         net (fo=4, routed)           0.572     8.154    matrixwriter/M_sclk_q_i_4_n_0
    SLICE_X61Y79         LUT4 (Prop_lut4_I1_O)        0.118     8.272 f  matrixwriter/M_col_index_q[4]_i_2/O
                         net (fo=9, routed)           0.879     9.151    matrixwriter/M_sclk_counter_q_reg[25]_0
    SLICE_X63Y77         LUT4 (Prop_lut4_I0_O)        0.326     9.477 r  matrixwriter/mem_reg_i_31/O
                         net (fo=12, routed)          0.562    10.039    matrixwriter/M_latch_blank_q_reg[1]_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I4_O)        0.124    10.163 f  matrixwriter/mem_reg_i_30/O
                         net (fo=1, routed)           0.564    10.727    matrixram/bottom_ram/mem_reg_1
    SLICE_X59Y80         LUT3 (Prop_lut3_I2_O)        0.153    10.880 r  matrixram/bottom_ram/mem_reg_i_16/O
                         net (fo=2, routed)           0.841    11.721    matrixram/bottom_ram/M_ram_state_q_reg[0][1]
    RAMB18_X2Y32         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.475    14.880    matrixram/bottom_ram/clk_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.137    
                         clock uncertainty           -0.035    15.102    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.769    14.333    matrixram/bottom_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                  2.612    

Slack (MET) :             2.612ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/top_ram/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 1.425ns (21.840%)  route 5.100ns (78.160%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.612     5.196    matrixwriter/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  matrixwriter/M_sclk_counter_q_reg[1]/Q
                         net (fo=3, routed)           0.978     6.630    matrixwriter/M_sclk_counter_q_reg[1]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  matrixwriter/M_sclk_q_i_9/O
                         net (fo=1, routed)           0.704     7.457    matrixwriter/M_sclk_q_i_9_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.581 r  matrixwriter/M_sclk_q_i_4/O
                         net (fo=4, routed)           0.572     8.154    matrixwriter/M_sclk_q_i_4_n_0
    SLICE_X61Y79         LUT4 (Prop_lut4_I1_O)        0.118     8.272 f  matrixwriter/M_col_index_q[4]_i_2/O
                         net (fo=9, routed)           0.879     9.151    matrixwriter/M_sclk_counter_q_reg[25]_0
    SLICE_X63Y77         LUT4 (Prop_lut4_I0_O)        0.326     9.477 r  matrixwriter/mem_reg_i_31/O
                         net (fo=12, routed)          0.562    10.039    matrixwriter/M_latch_blank_q_reg[1]_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I4_O)        0.124    10.163 f  matrixwriter/mem_reg_i_30/O
                         net (fo=1, routed)           0.564    10.727    matrixram/bottom_ram/mem_reg_1
    SLICE_X59Y80         LUT3 (Prop_lut3_I2_O)        0.153    10.880 r  matrixram/bottom_ram/mem_reg_i_16/O
                         net (fo=2, routed)           0.841    11.721    matrixram/top_ram/ADDRBWRADDR[5]
    RAMB18_X2Y33         RAMB18E1                                     r  matrixram/top_ram/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.475    14.880    matrixram/top_ram/clk_IBUF_BUFG
    RAMB18_X2Y33         RAMB18E1                                     r  matrixram/top_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.137    
                         clock uncertainty           -0.035    15.102    
    RAMB18_X2Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.769    14.333    matrixram/top_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                  2.612    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 matrixram/M_data_address_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/bottom_ram/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.890ns  (logic 2.189ns (31.771%)  route 4.701ns (68.229%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.546     5.130    matrixram/clk_IBUF_BUFG
    SLICE_X56Y79         FDRE                                         r  matrixram/M_data_address_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  matrixram/M_data_address_q_reg[0]/Q
                         net (fo=10, routed)          0.686     6.334    matrixram/M_data_address_q_reg[0]
    SLICE_X55Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.064 r  matrixram/M_top_ram_write_data3_carry/O[3]
                         net (fo=17, routed)          1.768     8.832    matrixram/bottom_ram/M_bottom_ram_write_data3[3]
    SLICE_X57Y83         LUT6 (Prop_lut6_I0_O)        0.306     9.138 f  matrixram/bottom_ram/mem_reg_i_16__0/O
                         net (fo=1, routed)           0.000     9.138    matrixram/bottom_ram/mem_reg_i_16__0_n_0
    SLICE_X57Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     9.350 f  matrixram/bottom_ram/mem_reg_i_12__0/O
                         net (fo=2, routed)           0.702    10.051    matrixram/bottom_ram/mem_reg_i_12__0_n_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I0_O)        0.299    10.350 f  matrixram/bottom_ram/mem_reg_i_6__0/O
                         net (fo=2, routed)           1.005    11.356    matrixram/bottom_ram/mem_reg_i_6__0_n_0
    SLICE_X58Y82         LUT5 (Prop_lut5_I3_O)        0.124    11.480 r  matrixram/bottom_ram/mem_reg_i_2/O
                         net (fo=1, routed)           0.540    12.020    matrixram/bottom_ram/M_bottom_ram_write_data[1]
    RAMB18_X2Y32         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.478    14.883    matrixram/bottom_ram/clk_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.271    15.153    
                         clock uncertainty           -0.035    15.118    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.241    14.877    matrixram/bottom_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -12.020    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/bottom_ram/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 1.396ns (22.041%)  route 4.938ns (77.959%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.612     5.196    matrixwriter/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  matrixwriter/M_sclk_counter_q_reg[1]/Q
                         net (fo=3, routed)           0.978     6.630    matrixwriter/M_sclk_counter_q_reg[1]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.754 f  matrixwriter/M_sclk_q_i_9/O
                         net (fo=1, routed)           0.704     7.457    matrixwriter/M_sclk_q_i_9_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.581 f  matrixwriter/M_sclk_q_i_4/O
                         net (fo=4, routed)           0.572     8.154    matrixwriter/M_sclk_q_i_4_n_0
    SLICE_X61Y79         LUT4 (Prop_lut4_I1_O)        0.118     8.272 r  matrixwriter/M_col_index_q[4]_i_2/O
                         net (fo=9, routed)           0.879     9.151    matrixwriter/M_sclk_counter_q_reg[25]_0
    SLICE_X63Y77         LUT4 (Prop_lut4_I0_O)        0.326     9.477 f  matrixwriter/mem_reg_i_31/O
                         net (fo=12, routed)          0.490     9.967    matrixwriter/M_latch_blank_q_reg[1]_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I4_O)        0.124    10.091 r  matrixwriter/mem_reg_i_28/O
                         net (fo=4, routed)           0.485    10.575    matrixwriter/mem_reg_i_28_n_0
    SLICE_X60Y79         LUT5 (Prop_lut5_I4_O)        0.124    10.699 r  matrixwriter/mem_reg_i_15__0/O
                         net (fo=2, routed)           0.830    11.530    matrixram/bottom_ram/ADDRBWRADDR[4]
    RAMB18_X2Y32         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.475    14.880    matrixram/bottom_ram/clk_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.137    
                         clock uncertainty           -0.035    15.102    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    14.536    matrixram/bottom_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/top_ram/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 1.396ns (22.041%)  route 4.938ns (77.959%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.612     5.196    matrixwriter/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  matrixwriter/M_sclk_counter_q_reg[1]/Q
                         net (fo=3, routed)           0.978     6.630    matrixwriter/M_sclk_counter_q_reg[1]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.754 f  matrixwriter/M_sclk_q_i_9/O
                         net (fo=1, routed)           0.704     7.457    matrixwriter/M_sclk_q_i_9_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.581 f  matrixwriter/M_sclk_q_i_4/O
                         net (fo=4, routed)           0.572     8.154    matrixwriter/M_sclk_q_i_4_n_0
    SLICE_X61Y79         LUT4 (Prop_lut4_I1_O)        0.118     8.272 r  matrixwriter/M_col_index_q[4]_i_2/O
                         net (fo=9, routed)           0.879     9.151    matrixwriter/M_sclk_counter_q_reg[25]_0
    SLICE_X63Y77         LUT4 (Prop_lut4_I0_O)        0.326     9.477 f  matrixwriter/mem_reg_i_31/O
                         net (fo=12, routed)          0.490     9.967    matrixwriter/M_latch_blank_q_reg[1]_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I4_O)        0.124    10.091 r  matrixwriter/mem_reg_i_28/O
                         net (fo=4, routed)           0.485    10.575    matrixwriter/mem_reg_i_28_n_0
    SLICE_X60Y79         LUT5 (Prop_lut5_I4_O)        0.124    10.699 r  matrixwriter/mem_reg_i_15__0/O
                         net (fo=2, routed)           0.830    11.530    matrixram/top_ram/ADDRBWRADDR[6]
    RAMB18_X2Y33         RAMB18E1                                     r  matrixram/top_ram/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.475    14.880    matrixram/top_ram/clk_IBUF_BUFG
    RAMB18_X2Y33         RAMB18E1                                     r  matrixram/top_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.137    
                         clock uncertainty           -0.035    15.102    
    RAMB18_X2Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    14.536    matrixram/top_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.010ns  (required time - arrival time)
  Source:                 matrixram/M_data_address_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/bottom_ram/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 2.189ns (32.494%)  route 4.548ns (67.506%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.546     5.130    matrixram/clk_IBUF_BUFG
    SLICE_X56Y79         FDRE                                         r  matrixram/M_data_address_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  matrixram/M_data_address_q_reg[0]/Q
                         net (fo=10, routed)          0.686     6.334    matrixram/M_data_address_q_reg[0]
    SLICE_X55Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.064 r  matrixram/M_top_ram_write_data3_carry/O[3]
                         net (fo=17, routed)          1.768     8.832    matrixram/bottom_ram/M_bottom_ram_write_data3[3]
    SLICE_X57Y83         LUT6 (Prop_lut6_I0_O)        0.306     9.138 f  matrixram/bottom_ram/mem_reg_i_16__0/O
                         net (fo=1, routed)           0.000     9.138    matrixram/bottom_ram/mem_reg_i_16__0_n_0
    SLICE_X57Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     9.350 f  matrixram/bottom_ram/mem_reg_i_12__0/O
                         net (fo=2, routed)           0.702    10.051    matrixram/bottom_ram/mem_reg_i_12__0_n_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I0_O)        0.299    10.350 f  matrixram/bottom_ram/mem_reg_i_6__0/O
                         net (fo=2, routed)           0.813    11.164    matrixram/bottom_ram/mem_reg_i_6__0_n_0
    SLICE_X59Y82         LUT5 (Prop_lut5_I3_O)        0.124    11.288 r  matrixram/bottom_ram/mem_reg_i_3/O
                         net (fo=1, routed)           0.579    11.867    matrixram/bottom_ram/M_bottom_ram_write_data[0]
    RAMB18_X2Y32         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.478    14.883    matrixram/bottom_ram/clk_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.271    15.153    
                         clock uncertainty           -0.035    15.118    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.877    matrixram/bottom_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -11.867    
  -------------------------------------------------------------------
                         slack                                  3.010    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/bottom_ram/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 1.396ns (22.346%)  route 4.851ns (77.654%))
  Logic Levels:           6  (LUT4=3 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.612     5.196    matrixwriter/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  matrixwriter/M_sclk_counter_q_reg[1]/Q
                         net (fo=3, routed)           0.978     6.630    matrixwriter/M_sclk_counter_q_reg[1]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.754 f  matrixwriter/M_sclk_q_i_9/O
                         net (fo=1, routed)           0.704     7.457    matrixwriter/M_sclk_q_i_9_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.581 f  matrixwriter/M_sclk_q_i_4/O
                         net (fo=4, routed)           0.572     8.154    matrixwriter/M_sclk_q_i_4_n_0
    SLICE_X61Y79         LUT4 (Prop_lut4_I1_O)        0.118     8.272 r  matrixwriter/M_col_index_q[4]_i_2/O
                         net (fo=9, routed)           0.879     9.151    matrixwriter/M_sclk_counter_q_reg[25]_0
    SLICE_X63Y77         LUT4 (Prop_lut4_I0_O)        0.326     9.477 f  matrixwriter/mem_reg_i_31/O
                         net (fo=12, routed)          0.490     9.967    matrixwriter/M_latch_blank_q_reg[1]_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I4_O)        0.124    10.091 r  matrixwriter/mem_reg_i_28/O
                         net (fo=4, routed)           0.488    10.578    matrixwriter/mem_reg_i_28_n_0
    SLICE_X60Y79         LUT6 (Prop_lut6_I4_O)        0.124    10.702 r  matrixwriter/mem_reg_i_14/O
                         net (fo=2, routed)           0.741    11.443    matrixram/bottom_ram/ADDRBWRADDR[5]
    RAMB18_X2Y32         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.475    14.880    matrixram/bottom_ram/clk_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.137    
                         clock uncertainty           -0.035    15.102    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.536    matrixram/bottom_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/top_ram/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 1.396ns (22.346%)  route 4.851ns (77.654%))
  Logic Levels:           6  (LUT4=3 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.612     5.196    matrixwriter/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  matrixwriter/M_sclk_counter_q_reg[1]/Q
                         net (fo=3, routed)           0.978     6.630    matrixwriter/M_sclk_counter_q_reg[1]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.754 f  matrixwriter/M_sclk_q_i_9/O
                         net (fo=1, routed)           0.704     7.457    matrixwriter/M_sclk_q_i_9_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.581 f  matrixwriter/M_sclk_q_i_4/O
                         net (fo=4, routed)           0.572     8.154    matrixwriter/M_sclk_q_i_4_n_0
    SLICE_X61Y79         LUT4 (Prop_lut4_I1_O)        0.118     8.272 r  matrixwriter/M_col_index_q[4]_i_2/O
                         net (fo=9, routed)           0.879     9.151    matrixwriter/M_sclk_counter_q_reg[25]_0
    SLICE_X63Y77         LUT4 (Prop_lut4_I0_O)        0.326     9.477 f  matrixwriter/mem_reg_i_31/O
                         net (fo=12, routed)          0.490     9.967    matrixwriter/M_latch_blank_q_reg[1]_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I4_O)        0.124    10.091 r  matrixwriter/mem_reg_i_28/O
                         net (fo=4, routed)           0.488    10.578    matrixwriter/mem_reg_i_28_n_0
    SLICE_X60Y79         LUT6 (Prop_lut6_I4_O)        0.124    10.702 r  matrixwriter/mem_reg_i_14/O
                         net (fo=2, routed)           0.741    11.443    matrixram/top_ram/ADDRBWRADDR[7]
    RAMB18_X2Y33         RAMB18E1                                     r  matrixram/top_ram/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.475    14.880    matrixram/top_ram/clk_IBUF_BUFG
    RAMB18_X2Y33         RAMB18E1                                     r  matrixram/top_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.137    
                         clock uncertainty           -0.035    15.102    
    RAMB18_X2Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.536    matrixram/top_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.242ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/bottom_ram/mem_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 1.403ns (23.030%)  route 4.689ns (76.970%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.618     5.202    matrixwriter/clk_IBUF_BUFG
    SLICE_X62Y83         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  matrixwriter/M_sclk_counter_q_reg[22]/Q
                         net (fo=3, routed)           1.107     6.765    matrixwriter/M_sclk_counter_q_reg[22]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.889 f  matrixwriter/M_rgb_data_q[5]_i_8/O
                         net (fo=1, routed)           0.452     7.341    matrixwriter/M_rgb_data_q[5]_i_8_n_0
    SLICE_X64Y80         LUT5 (Prop_lut5_I4_O)        0.124     7.465 f  matrixwriter/M_rgb_data_q[5]_i_5/O
                         net (fo=2, routed)           0.577     8.041    matrixwriter/M_rgb_data_q[5]_i_5_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I2_O)        0.124     8.165 r  matrixwriter/M_led_bit_counter_q[6]_i_2/O
                         net (fo=13, routed)          0.644     8.810    matrixwriter/M_sclk_counter_q_reg[0]_0
    SLICE_X63Y79         LUT2 (Prop_lut2_I0_O)        0.124     8.934 f  matrixwriter/mem_reg_i_29/O
                         net (fo=6, routed)           0.741     9.675    matrixwriter/mem_reg_i_29_n_0
    SLICE_X61Y78         LUT4 (Prop_lut4_I3_O)        0.119     9.794 r  matrixwriter/M_row_index_q[2]_i_1/O
                         net (fo=2, routed)           0.281    10.075    matrixwriter/D[2]
    SLICE_X61Y78         LUT6 (Prop_lut6_I4_O)        0.332    10.407 r  matrixwriter/mem_reg_i_12/O
                         net (fo=2, routed)           0.887    11.294    matrixram/bottom_ram/ADDRBWRADDR[7]
    RAMB18_X2Y32         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.475    14.880    matrixram/bottom_ram/clk_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.137    
                         clock uncertainty           -0.035    15.102    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    14.536    matrixram/bottom_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -11.294    
  -------------------------------------------------------------------
                         slack                                  3.242    

Slack (MET) :             3.242ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/top_ram/mem_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 1.403ns (23.030%)  route 4.689ns (76.970%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.618     5.202    matrixwriter/clk_IBUF_BUFG
    SLICE_X62Y83         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  matrixwriter/M_sclk_counter_q_reg[22]/Q
                         net (fo=3, routed)           1.107     6.765    matrixwriter/M_sclk_counter_q_reg[22]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.889 f  matrixwriter/M_rgb_data_q[5]_i_8/O
                         net (fo=1, routed)           0.452     7.341    matrixwriter/M_rgb_data_q[5]_i_8_n_0
    SLICE_X64Y80         LUT5 (Prop_lut5_I4_O)        0.124     7.465 f  matrixwriter/M_rgb_data_q[5]_i_5/O
                         net (fo=2, routed)           0.577     8.041    matrixwriter/M_rgb_data_q[5]_i_5_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I2_O)        0.124     8.165 r  matrixwriter/M_led_bit_counter_q[6]_i_2/O
                         net (fo=13, routed)          0.644     8.810    matrixwriter/M_sclk_counter_q_reg[0]_0
    SLICE_X63Y79         LUT2 (Prop_lut2_I0_O)        0.124     8.934 f  matrixwriter/mem_reg_i_29/O
                         net (fo=6, routed)           0.741     9.675    matrixwriter/mem_reg_i_29_n_0
    SLICE_X61Y78         LUT4 (Prop_lut4_I3_O)        0.119     9.794 r  matrixwriter/M_row_index_q[2]_i_1/O
                         net (fo=2, routed)           0.281    10.075    matrixwriter/D[2]
    SLICE_X61Y78         LUT6 (Prop_lut6_I4_O)        0.332    10.407 r  matrixwriter/mem_reg_i_12/O
                         net (fo=2, routed)           0.887    11.294    matrixram/top_ram/ADDRBWRADDR[9]
    RAMB18_X2Y33         RAMB18E1                                     r  matrixram/top_ram/mem_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.475    14.880    matrixram/top_ram/clk_IBUF_BUFG
    RAMB18_X2Y33         RAMB18E1                                     r  matrixram/top_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.137    
                         clock uncertainty           -0.035    15.102    
    RAMB18_X2Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    14.536    matrixram/top_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -11.294    
  -------------------------------------------------------------------
                         slack                                  3.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 matrixram/M_data_address_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/M_data_address_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.212ns (64.332%)  route 0.118ns (35.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.555     1.499    matrixram/clk_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  matrixram/M_data_address_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  matrixram/M_data_address_q_reg[2]/Q
                         net (fo=8, routed)           0.118     1.780    matrixram/M_data_address_q_reg[2]
    SLICE_X55Y79         LUT5 (Prop_lut5_I4_O)        0.048     1.828 r  matrixram/M_data_address_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.828    matrixram/p_0_in__1[4]
    SLICE_X55Y79         FDRE                                         r  matrixram/M_data_address_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.823     2.013    matrixram/clk_IBUF_BUFG
    SLICE_X55Y79         FDRE                                         r  matrixram/M_data_address_q_reg[4]/C
                         clock pessimism             -0.502     1.512    
    SLICE_X55Y79         FDRE (Hold_fdre_C_D)         0.105     1.617    matrixram/M_data_address_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.582     1.526    reset_cond/CLK
    SLICE_X61Y77         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDSE (Prop_fdse_C_Q)         0.141     1.667 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.170     1.837    reset_cond/M_stage_d[2]
    SLICE_X61Y80         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.851     2.041    reset_cond/CLK
    SLICE_X61Y80         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.500     1.542    
    SLICE_X61Y80         FDSE (Hold_fdse_C_D)         0.070     1.612    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 matrixram/M_ram_writer_address_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/M_ram_writer_address_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.300%)  route 0.105ns (31.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.585     1.529    matrixram/clk_IBUF_BUFG
    SLICE_X58Y81         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  matrixram/M_ram_writer_address_q_reg[4]/Q
                         net (fo=4, routed)           0.105     1.762    matrixram/M_ram_writer_address_q_reg[4]
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.099     1.861 r  matrixram/M_ram_writer_address_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.861    matrixram/p_0_in__0[5]
    SLICE_X58Y81         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.853     2.042    matrixram/clk_IBUF_BUFG
    SLICE_X58Y81         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[5]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X58Y81         FDRE (Hold_fdre_C_D)         0.092     1.621    matrixram/M_ram_writer_address_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.582     1.526    reset_cond/CLK
    SLICE_X61Y77         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDSE (Prop_fdse_C_Q)         0.141     1.667 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.837    reset_cond/M_stage_d[1]
    SLICE_X61Y77         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.849     2.038    reset_cond/CLK
    SLICE_X61Y77         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.513     1.526    
    SLICE_X61Y77         FDSE (Hold_fdse_C_D)         0.066     1.592    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 matrixram/M_ram_writer_address_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/M_ram_writer_address_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.583     1.527    matrixram/clk_IBUF_BUFG
    SLICE_X58Y79         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  matrixram/M_ram_writer_address_q_reg[7]/Q
                         net (fo=5, routed)           0.185     1.853    matrixram/M_ram_writer_address_q_reg[7]
    SLICE_X58Y79         LUT4 (Prop_lut4_I3_O)        0.042     1.895 r  matrixram/M_ram_writer_address_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.895    matrixram/p_0_in__0[8]
    SLICE_X58Y79         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.850     2.040    matrixram/clk_IBUF_BUFG
    SLICE_X58Y79         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[8]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X58Y79         FDRE (Hold_fdre_C_D)         0.107     1.634    matrixram/M_ram_writer_address_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 matrixram/M_ram_writer_address_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/M_ram_writer_address_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.560     1.504    matrixram/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.164     1.668 f  matrixram/M_ram_writer_address_q_reg[0]/Q
                         net (fo=8, routed)           0.175     1.843    matrixram/M_ram_writer_address_q_reg[0]
    SLICE_X56Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.888 r  matrixram/M_ram_writer_address_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.888    matrixram/p_0_in__0[0]
    SLICE_X56Y82         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.826     2.016    matrixram/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[0]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X56Y82         FDRE (Hold_fdre_C_D)         0.120     1.624    matrixram/M_ram_writer_address_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 matrixram/M_data_address_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/M_data_address_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.555     1.499    matrixram/clk_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  matrixram/M_data_address_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  matrixram/M_data_address_q_reg[2]/Q
                         net (fo=8, routed)           0.199     1.861    matrixram/M_data_address_q_reg[2]
    SLICE_X54Y79         LUT4 (Prop_lut4_I1_O)        0.043     1.904 r  matrixram/M_data_address_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.904    matrixram/p_0_in__1[3]
    SLICE_X54Y79         FDRE                                         r  matrixram/M_data_address_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.823     2.013    matrixram/clk_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  matrixram/M_data_address_q_reg[3]/C
                         clock pessimism             -0.515     1.499    
    SLICE_X54Y79         FDRE (Hold_fdre_C_D)         0.131     1.630    matrixram/M_data_address_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 matrixram/M_ram_writer_address_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/M_ram_writer_address_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.583     1.527    matrixram/clk_IBUF_BUFG
    SLICE_X58Y79         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  matrixram/M_ram_writer_address_q_reg[7]/Q
                         net (fo=5, routed)           0.185     1.853    matrixram/M_ram_writer_address_q_reg[7]
    SLICE_X58Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.898 r  matrixram/M_ram_writer_address_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.898    matrixram/p_0_in__0[7]
    SLICE_X58Y79         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.850     2.040    matrixram/clk_IBUF_BUFG
    SLICE_X58Y79         FDRE                                         r  matrixram/M_ram_writer_address_q_reg[7]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X58Y79         FDRE (Hold_fdre_C_D)         0.091     1.618    matrixram/M_ram_writer_address_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_sclk_counter_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.588     1.532    matrixwriter/clk_IBUF_BUFG
    SLICE_X62Y83         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  matrixwriter/M_sclk_counter_q_reg[22]/Q
                         net (fo=3, routed)           0.134     1.806    matrixwriter/M_sclk_counter_q_reg[22]
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.917 r  matrixwriter/M_sclk_counter_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    matrixwriter/M_sclk_counter_q_reg[20]_i_1_n_5
    SLICE_X62Y83         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.856     2.046    matrixwriter/clk_IBUF_BUFG
    SLICE_X62Y83         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[22]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.105     1.637    matrixwriter/M_sclk_counter_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_sclk_counter_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.583     1.527    matrixwriter/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  matrixwriter/M_sclk_counter_q_reg[2]/Q
                         net (fo=3, routed)           0.134     1.801    matrixwriter/M_sclk_counter_q_reg[2]
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.912 r  matrixwriter/M_sclk_counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    matrixwriter/M_sclk_counter_q_reg[0]_i_1_n_5
    SLICE_X62Y78         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.851     2.041    matrixwriter/clk_IBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[2]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.105     1.632    matrixwriter/M_sclk_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y32   matrixram/bottom_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y33   matrixram/top_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32   matrixram/bottom_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y33   matrixram/top_ram/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y77   M_col_index_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y77   M_col_index_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y77   M_col_index_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y77   M_col_index_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y77   M_col_index_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y78   matrixwriter/M_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y78   matrixwriter/M_latch_blank_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y78   matrixwriter/M_latch_blank_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y77   M_col_index_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y77   M_col_index_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y77   M_col_index_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y77   M_col_index_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y77   M_col_index_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y77   M_col_index_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y78   M_row_index_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y80   matrixram/M_ram_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y80   matrixram/M_ram_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y81   matrixram/M_ram_writer_address_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y80   matrixwriter/M_led_bit_counter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y80   matrixwriter/M_led_bit_counter_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y80   matrixwriter/M_led_bit_counter_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y80   matrixwriter/M_led_bit_counter_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y80   matrixwriter/M_led_bit_counter_q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y80   matrixwriter/M_led_bit_counter_q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y80   matrixwriter/M_sclk_counter_q_reg[10]/C



