{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1572999163804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1572999163806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 19:12:43 2019 " "Processing started: Tue Nov  5 19:12:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1572999163806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1572999163806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab5 -c ChipInterface " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab5 -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1572999163806 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_7_1200mv_85c_slow.vho /afs/ece.cmu.edu/usr/jihoonr/Private/lab5/simulation/modelsim/ simulation " "Generated file ChipInterface_7_1200mv_85c_slow.vho in folder \"/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1572999164312 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_7_1200mv_0c_slow.vho /afs/ece.cmu.edu/usr/jihoonr/Private/lab5/simulation/modelsim/ simulation " "Generated file ChipInterface_7_1200mv_0c_slow.vho in folder \"/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1572999164416 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_min_1200mv_0c_fast.vho /afs/ece.cmu.edu/usr/jihoonr/Private/lab5/simulation/modelsim/ simulation " "Generated file ChipInterface_min_1200mv_0c_fast.vho in folder \"/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1572999164519 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface.vho /afs/ece.cmu.edu/usr/jihoonr/Private/lab5/simulation/modelsim/ simulation " "Generated file ChipInterface.vho in folder \"/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1572999164622 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_7_1200mv_85c_vhd_slow.sdo /afs/ece.cmu.edu/usr/jihoonr/Private/lab5/simulation/modelsim/ simulation " "Generated file ChipInterface_7_1200mv_85c_vhd_slow.sdo in folder \"/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1572999164699 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_7_1200mv_0c_vhd_slow.sdo /afs/ece.cmu.edu/usr/jihoonr/Private/lab5/simulation/modelsim/ simulation " "Generated file ChipInterface_7_1200mv_0c_vhd_slow.sdo in folder \"/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1572999164772 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_min_1200mv_0c_vhd_fast.sdo /afs/ece.cmu.edu/usr/jihoonr/Private/lab5/simulation/modelsim/ simulation " "Generated file ChipInterface_min_1200mv_0c_vhd_fast.sdo in folder \"/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1572999164843 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ChipInterface_vhd.sdo /afs/ece.cmu.edu/usr/jihoonr/Private/lab5/simulation/modelsim/ simulation " "Generated file ChipInterface_vhd.sdo in folder \"/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1572999164919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "886 " "Peak virtual memory: 886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1572999165005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 19:12:45 2019 " "Processing ended: Tue Nov  5 19:12:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1572999165005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1572999165005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1572999165005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1572999165005 ""}
