{"Jeremy Fowers": [0, ["A Configurable Cloud-Scale DNN Processor for Real-Time AI", ["Jeremy Fowers", "Kalin Ovtcharov", "Michael Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "https://doi.org/10.1109/ISCA.2018.00012", "isca", 2018]], "Kalin Ovtcharov": [0, ["A Configurable Cloud-Scale DNN Processor for Real-Time AI", ["Jeremy Fowers", "Kalin Ovtcharov", "Michael Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "https://doi.org/10.1109/ISCA.2018.00012", "isca", 2018]], "Michael Papamichael": [0, ["A Configurable Cloud-Scale DNN Processor for Real-Time AI", ["Jeremy Fowers", "Kalin Ovtcharov", "Michael Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "https://doi.org/10.1109/ISCA.2018.00012", "isca", 2018]], "Todd Massengill": [0, ["A Configurable Cloud-Scale DNN Processor for Real-Time AI", ["Jeremy Fowers", "Kalin Ovtcharov", "Michael Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "https://doi.org/10.1109/ISCA.2018.00012", "isca", 2018]], "Ming Liu": [0, ["A Configurable Cloud-Scale DNN Processor for Real-Time AI", ["Jeremy Fowers", "Kalin Ovtcharov", "Michael Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "https://doi.org/10.1109/ISCA.2018.00012", "isca", 2018]], "Daniel Lo": [0, ["A Configurable Cloud-Scale DNN Processor for Real-Time AI", ["Jeremy Fowers", "Kalin Ovtcharov", "Michael Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "https://doi.org/10.1109/ISCA.2018.00012", "isca", 2018]], "Shlomi Alkalay": [0, ["A Configurable Cloud-Scale DNN Processor for Real-Time AI", ["Jeremy Fowers", "Kalin Ovtcharov", "Michael Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "https://doi.org/10.1109/ISCA.2018.00012", "isca", 2018]], "Michael Haselman": [0, ["A Configurable Cloud-Scale DNN Processor for Real-Time AI", ["Jeremy Fowers", "Kalin Ovtcharov", "Michael Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "https://doi.org/10.1109/ISCA.2018.00012", "isca", 2018]], "Logan Adams": [0, ["A Configurable Cloud-Scale DNN Processor for Real-Time AI", ["Jeremy Fowers", "Kalin Ovtcharov", "Michael Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "https://doi.org/10.1109/ISCA.2018.00012", "isca", 2018]], "Mahdi Ghandi": [0, ["A Configurable Cloud-Scale DNN Processor for Real-Time AI", ["Jeremy Fowers", "Kalin Ovtcharov", "Michael Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "https://doi.org/10.1109/ISCA.2018.00012", "isca", 2018]], "Stephen Heil": [0, ["A Configurable Cloud-Scale DNN Processor for Real-Time AI", ["Jeremy Fowers", "Kalin Ovtcharov", "Michael Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "https://doi.org/10.1109/ISCA.2018.00012", "isca", 2018]], "Prerak Patel": [0, ["A Configurable Cloud-Scale DNN Processor for Real-Time AI", ["Jeremy Fowers", "Kalin Ovtcharov", "Michael Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "https://doi.org/10.1109/ISCA.2018.00012", "isca", 2018]], "Adam Sapek": [0, ["A Configurable Cloud-Scale DNN Processor for Real-Time AI", ["Jeremy Fowers", "Kalin Ovtcharov", "Michael Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "https://doi.org/10.1109/ISCA.2018.00012", "isca", 2018]], "Gabriel Weisz": [0, ["A Configurable Cloud-Scale DNN Processor for Real-Time AI", ["Jeremy Fowers", "Kalin Ovtcharov", "Michael Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "https://doi.org/10.1109/ISCA.2018.00012", "isca", 2018]], "Lisa Woods": [0, ["A Configurable Cloud-Scale DNN Processor for Real-Time AI", ["Jeremy Fowers", "Kalin Ovtcharov", "Michael Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "https://doi.org/10.1109/ISCA.2018.00012", "isca", 2018]], "Sitaram Lanka": [0, ["A Configurable Cloud-Scale DNN Processor for Real-Time AI", ["Jeremy Fowers", "Kalin Ovtcharov", "Michael Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "https://doi.org/10.1109/ISCA.2018.00012", "isca", 2018]], "Steven K. Reinhardt": [0, ["A Configurable Cloud-Scale DNN Processor for Real-Time AI", ["Jeremy Fowers", "Kalin Ovtcharov", "Michael Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "https://doi.org/10.1109/ISCA.2018.00012", "isca", 2018], ["Generic System Calls for GPUs", ["Jan Vesely", "Arkaprava Basu", "Abhishek Bhattacharjee", "Gabriel H. Loh", "Mark Oskin", "Steven K. Reinhardt"], "https://doi.org/10.1109/ISCA.2018.00075", "isca", 2018]], "Adrian M. Caulfield": [0, ["A Configurable Cloud-Scale DNN Processor for Real-Time AI", ["Jeremy Fowers", "Kalin Ovtcharov", "Michael Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "https://doi.org/10.1109/ISCA.2018.00012", "isca", 2018]], "Eric S. Chung": [4.787108991877176e-05, ["A Configurable Cloud-Scale DNN Processor for Real-Time AI", ["Jeremy Fowers", "Kalin Ovtcharov", "Michael Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "https://doi.org/10.1109/ISCA.2018.00012", "isca", 2018]], "Doug Burger": [0, ["A Configurable Cloud-Scale DNN Processor for Real-Time AI", ["Jeremy Fowers", "Kalin Ovtcharov", "Michael Papamichael", "Todd Massengill", "Ming Liu", "Daniel Lo", "Shlomi Alkalay", "Michael Haselman", "Logan Adams", "Mahdi Ghandi", "Stephen Heil", "Prerak Patel", "Adam Sapek", "Gabriel Weisz", "Lisa Woods", "Sitaram Lanka", "Steven K. Reinhardt", "Adrian M. Caulfield", "Eric S. Chung", "Doug Burger"], "https://doi.org/10.1109/ISCA.2018.00012", "isca", 2018]], "Matt Skach": [0, ["Virtual Melting Temperature: Managing Server Load to Minimize Cooling Overhead with Phase Change Materials", ["Matt Skach", "Manish Arora", "Dean M. Tullsen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/ISCA.2018.00013", "isca", 2018]], "Manish Arora": [0, ["Virtual Melting Temperature: Managing Server Load to Minimize Cooling Overhead with Phase Change Materials", ["Matt Skach", "Manish Arora", "Dean M. Tullsen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/ISCA.2018.00013", "isca", 2018]], "Dean M. Tullsen": [0, ["Virtual Melting Temperature: Managing Server Load to Minimize Cooling Overhead with Phase Change Materials", ["Matt Skach", "Manish Arora", "Dean M. Tullsen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/ISCA.2018.00013", "isca", 2018], ["Mobilizing the Micro-Ops: Exploiting Context Sensitive Decoding for Security and Energy Efficiency", ["Mohammadkazem Taram", "Ashish Venkat", "Dean M. Tullsen"], "https://doi.org/10.1109/ISCA.2018.00058", "isca", 2018]], "Lingjia Tang": [0, ["Virtual Melting Temperature: Managing Server Load to Minimize Cooling Overhead with Phase Change Materials", ["Matt Skach", "Manish Arora", "Dean M. Tullsen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/ISCA.2018.00013", "isca", 2018], ["Gist: Efficient Data Encoding for Deep Neural Network Training", ["Animesh Jain", "Amar Phanishayee", "Jason Mars", "Lingjia Tang", "Gennady Pekhimenko"], "https://doi.org/10.1109/ISCA.2018.00070", "isca", 2018]], "Jason Mars": [0, ["Virtual Melting Temperature: Managing Server Load to Minimize Cooling Overhead with Phase Change Materials", ["Matt Skach", "Manish Arora", "Dean M. Tullsen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/ISCA.2018.00013", "isca", 2018], ["Gist: Efficient Data Encoding for Deep Neural Network Training", ["Animesh Jain", "Amar Phanishayee", "Jason Mars", "Lingjia Tang", "Gennady Pekhimenko"], "https://doi.org/10.1109/ISCA.2018.00070", "isca", 2018]], "Sagar Karandikar": [0, ["FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud", ["Sagar Karandikar", "Howard Mao", "Donggyu Kim", "David Biancolin", "Alon Amid", "Dayeol Lee", "Nathan Pemberton", "Emmanuel Amaro", "Colin Schmidt", "Aditya Chopra", "Qijing Huang", "Kyle Kovacs", "Borivoje Nikolic", "Randy Katz", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2018.00014", "isca", 2018]], "Howard Mao": [0, ["FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud", ["Sagar Karandikar", "Howard Mao", "Donggyu Kim", "David Biancolin", "Alon Amid", "Dayeol Lee", "Nathan Pemberton", "Emmanuel Amaro", "Colin Schmidt", "Aditya Chopra", "Qijing Huang", "Kyle Kovacs", "Borivoje Nikolic", "Randy Katz", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2018.00014", "isca", 2018]], "Donggyu Kim": [0.6699600368738174, ["FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud", ["Sagar Karandikar", "Howard Mao", "Donggyu Kim", "David Biancolin", "Alon Amid", "Dayeol Lee", "Nathan Pemberton", "Emmanuel Amaro", "Colin Schmidt", "Aditya Chopra", "Qijing Huang", "Kyle Kovacs", "Borivoje Nikolic", "Randy Katz", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2018.00014", "isca", 2018]], "David Biancolin": [0, ["FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud", ["Sagar Karandikar", "Howard Mao", "Donggyu Kim", "David Biancolin", "Alon Amid", "Dayeol Lee", "Nathan Pemberton", "Emmanuel Amaro", "Colin Schmidt", "Aditya Chopra", "Qijing Huang", "Kyle Kovacs", "Borivoje Nikolic", "Randy Katz", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2018.00014", "isca", 2018]], "Alon Amid": [0, ["FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud", ["Sagar Karandikar", "Howard Mao", "Donggyu Kim", "David Biancolin", "Alon Amid", "Dayeol Lee", "Nathan Pemberton", "Emmanuel Amaro", "Colin Schmidt", "Aditya Chopra", "Qijing Huang", "Kyle Kovacs", "Borivoje Nikolic", "Randy Katz", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2018.00014", "isca", 2018]], "Dayeol Lee": [0.9971786737442017, ["FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud", ["Sagar Karandikar", "Howard Mao", "Donggyu Kim", "David Biancolin", "Alon Amid", "Dayeol Lee", "Nathan Pemberton", "Emmanuel Amaro", "Colin Schmidt", "Aditya Chopra", "Qijing Huang", "Kyle Kovacs", "Borivoje Nikolic", "Randy Katz", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2018.00014", "isca", 2018], ["Flexon: A Flexible Digital Neuron for Efficient Spiking Neural Network Simulations", ["Dayeol Lee", "Gwangmu Lee", "Dongup Kwon", "Sunghwa Lee", "Youngsok Kim", "Jangwoo Kim"], "https://doi.org/10.1109/ISCA.2018.00032", "isca", 2018]], "Nathan Pemberton": [0, ["FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud", ["Sagar Karandikar", "Howard Mao", "Donggyu Kim", "David Biancolin", "Alon Amid", "Dayeol Lee", "Nathan Pemberton", "Emmanuel Amaro", "Colin Schmidt", "Aditya Chopra", "Qijing Huang", "Kyle Kovacs", "Borivoje Nikolic", "Randy Katz", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2018.00014", "isca", 2018]], "Emmanuel Amaro": [0, ["FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud", ["Sagar Karandikar", "Howard Mao", "Donggyu Kim", "David Biancolin", "Alon Amid", "Dayeol Lee", "Nathan Pemberton", "Emmanuel Amaro", "Colin Schmidt", "Aditya Chopra", "Qijing Huang", "Kyle Kovacs", "Borivoje Nikolic", "Randy Katz", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2018.00014", "isca", 2018]], "Colin Schmidt": [0, ["FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud", ["Sagar Karandikar", "Howard Mao", "Donggyu Kim", "David Biancolin", "Alon Amid", "Dayeol Lee", "Nathan Pemberton", "Emmanuel Amaro", "Colin Schmidt", "Aditya Chopra", "Qijing Huang", "Kyle Kovacs", "Borivoje Nikolic", "Randy Katz", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2018.00014", "isca", 2018]], "Aditya Chopra": [0, ["FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud", ["Sagar Karandikar", "Howard Mao", "Donggyu Kim", "David Biancolin", "Alon Amid", "Dayeol Lee", "Nathan Pemberton", "Emmanuel Amaro", "Colin Schmidt", "Aditya Chopra", "Qijing Huang", "Kyle Kovacs", "Borivoje Nikolic", "Randy Katz", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2018.00014", "isca", 2018]], "Qijing Huang": [0, ["FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud", ["Sagar Karandikar", "Howard Mao", "Donggyu Kim", "David Biancolin", "Alon Amid", "Dayeol Lee", "Nathan Pemberton", "Emmanuel Amaro", "Colin Schmidt", "Aditya Chopra", "Qijing Huang", "Kyle Kovacs", "Borivoje Nikolic", "Randy Katz", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2018.00014", "isca", 2018]], "Kyle Kovacs": [0, ["FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud", ["Sagar Karandikar", "Howard Mao", "Donggyu Kim", "David Biancolin", "Alon Amid", "Dayeol Lee", "Nathan Pemberton", "Emmanuel Amaro", "Colin Schmidt", "Aditya Chopra", "Qijing Huang", "Kyle Kovacs", "Borivoje Nikolic", "Randy Katz", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2018.00014", "isca", 2018]], "Borivoje Nikolic": [0, ["FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud", ["Sagar Karandikar", "Howard Mao", "Donggyu Kim", "David Biancolin", "Alon Amid", "Dayeol Lee", "Nathan Pemberton", "Emmanuel Amaro", "Colin Schmidt", "Aditya Chopra", "Qijing Huang", "Kyle Kovacs", "Borivoje Nikolic", "Randy Katz", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2018.00014", "isca", 2018]], "Randy Katz": [0, ["FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud", ["Sagar Karandikar", "Howard Mao", "Donggyu Kim", "David Biancolin", "Alon Amid", "Dayeol Lee", "Nathan Pemberton", "Emmanuel Amaro", "Colin Schmidt", "Aditya Chopra", "Qijing Huang", "Kyle Kovacs", "Borivoje Nikolic", "Randy Katz", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2018.00014", "isca", 2018]], "Jonathan Bachrach": [0, ["FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud", ["Sagar Karandikar", "Howard Mao", "Donggyu Kim", "David Biancolin", "Alon Amid", "Dayeol Lee", "Nathan Pemberton", "Emmanuel Amaro", "Colin Schmidt", "Aditya Chopra", "Qijing Huang", "Kyle Kovacs", "Borivoje Nikolic", "Randy Katz", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2018.00014", "isca", 2018]], "Krste Asanovic": [0, ["FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud", ["Sagar Karandikar", "Howard Mao", "Donggyu Kim", "David Biancolin", "Alon Amid", "Dayeol Lee", "Nathan Pemberton", "Emmanuel Amaro", "Colin Schmidt", "Aditya Chopra", "Qijing Huang", "Kyle Kovacs", "Borivoje Nikolic", "Randy Katz", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2018.00014", "isca", 2018], ["A Hardware Accelerator for Tracing Garbage Collection", ["Martin Maas", "Krste Asanovic", "John Kubiatowicz"], "https://doi.org/10.1109/ISCA.2018.00022", "isca", 2018]], "Prakalp Srivastava": [0, ["PROMISE: An End-to-End Design of a Programmable Mixed-Signal Accelerator for Machine-Learning Algorithms", ["Prakalp Srivastava", "Mingu Kang", "Sujan K. Gonugondla", "Sungmin Lim", "Jungwook Choi", "Vikram S. Adve", "Nam Sung Kim", "Naresh Shanbhag"], "https://doi.org/10.1109/ISCA.2018.00015", "isca", 2018]], "Mingu Kang": [0.8678518980741501, ["PROMISE: An End-to-End Design of a Programmable Mixed-Signal Accelerator for Machine-Learning Algorithms", ["Prakalp Srivastava", "Mingu Kang", "Sujan K. Gonugondla", "Sungmin Lim", "Jungwook Choi", "Vikram S. Adve", "Nam Sung Kim", "Naresh Shanbhag"], "https://doi.org/10.1109/ISCA.2018.00015", "isca", 2018]], "Sujan K. Gonugondla": [0, ["PROMISE: An End-to-End Design of a Programmable Mixed-Signal Accelerator for Machine-Learning Algorithms", ["Prakalp Srivastava", "Mingu Kang", "Sujan K. Gonugondla", "Sungmin Lim", "Jungwook Choi", "Vikram S. Adve", "Nam Sung Kim", "Naresh Shanbhag"], "https://doi.org/10.1109/ISCA.2018.00015", "isca", 2018]], "Sungmin Lim": [0.6420739591121674, ["PROMISE: An End-to-End Design of a Programmable Mixed-Signal Accelerator for Machine-Learning Algorithms", ["Prakalp Srivastava", "Mingu Kang", "Sujan K. Gonugondla", "Sungmin Lim", "Jungwook Choi", "Vikram S. Adve", "Nam Sung Kim", "Naresh Shanbhag"], "https://doi.org/10.1109/ISCA.2018.00015", "isca", 2018]], "Jungwook Choi": [0.9979303181171417, ["PROMISE: An End-to-End Design of a Programmable Mixed-Signal Accelerator for Machine-Learning Algorithms", ["Prakalp Srivastava", "Mingu Kang", "Sujan K. Gonugondla", "Sungmin Lim", "Jungwook Choi", "Vikram S. Adve", "Nam Sung Kim", "Naresh Shanbhag"], "https://doi.org/10.1109/ISCA.2018.00015", "isca", 2018]], "Vikram S. Adve": [0, ["PROMISE: An End-to-End Design of a Programmable Mixed-Signal Accelerator for Machine-Learning Algorithms", ["Prakalp Srivastava", "Mingu Kang", "Sujan K. Gonugondla", "Sungmin Lim", "Jungwook Choi", "Vikram S. Adve", "Nam Sung Kim", "Naresh Shanbhag"], "https://doi.org/10.1109/ISCA.2018.00015", "isca", 2018]], "Nam Sung Kim": [0.9872660338878632, ["PROMISE: An End-to-End Design of a Programmable Mixed-Signal Accelerator for Machine-Learning Algorithms", ["Prakalp Srivastava", "Mingu Kang", "Sujan K. Gonugondla", "Sungmin Lim", "Jungwook Choi", "Vikram S. Adve", "Nam Sung Kim", "Naresh Shanbhag"], "https://doi.org/10.1109/ISCA.2018.00015", "isca", 2018], ["GANAX: A Unified MIMD-SIMD Acceleration for Generative Adversarial Networks", ["Amir Yazdanbakhsh", "Kambiz Samadi", "Nam Sung Kim", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00060", "isca", 2018]], "Naresh Shanbhag": [0, ["PROMISE: An End-to-End Design of a Programmable Mixed-Signal Accelerator for Machine-Learning Algorithms", ["Prakalp Srivastava", "Mingu Kang", "Sujan K. Gonugondla", "Sungmin Lim", "Jungwook Choi", "Vikram S. Adve", "Nam Sung Kim", "Naresh Shanbhag"], "https://doi.org/10.1109/ISCA.2018.00015", "isca", 2018]], "Marc Riera": [0, ["Computation Reuse in DNNs by Exploiting Input Similarity", ["Marc Riera", "Jose-Maria Arnau", "Antonio Gonzalez"], "https://doi.org/10.1109/ISCA.2018.00016", "isca", 2018], ["The Dark Side of DNN Pruning", ["Reza Yazdani", "Marc Riera", "Jose-Maria Arnau", "Antonio Gonzalez"], "https://doi.org/10.1109/ISCA.2018.00071", "isca", 2018]], "Jose-Maria Arnau": [0, ["Computation Reuse in DNNs by Exploiting Input Similarity", ["Marc Riera", "Jose-Maria Arnau", "Antonio Gonzalez"], "https://doi.org/10.1109/ISCA.2018.00016", "isca", 2018], ["The Dark Side of DNN Pruning", ["Reza Yazdani", "Marc Riera", "Jose-Maria Arnau", "Antonio Gonzalez"], "https://doi.org/10.1109/ISCA.2018.00071", "isca", 2018]], "Antonio Gonzalez": [0, ["Computation Reuse in DNNs by Exploiting Input Similarity", ["Marc Riera", "Jose-Maria Arnau", "Antonio Gonzalez"], "https://doi.org/10.1109/ISCA.2018.00016", "isca", 2018], ["The Dark Side of DNN Pruning", ["Reza Yazdani", "Marc Riera", "Jose-Maria Arnau", "Antonio Gonzalez"], "https://doi.org/10.1109/ISCA.2018.00071", "isca", 2018]], "Daichi Fujiki": [0, ["GenAx: A Genome Sequencing Accelerator", ["Daichi Fujiki", "Arun Subramaniyan", "Tianjun Zhang", "Yu Zeng", "Reetuparna Das", "David T. Blaauw", "Satish Narayanasamy"], "https://doi.org/10.1109/ISCA.2018.00017", "isca", 2018]], "Arun Subramaniyan": [0, ["GenAx: A Genome Sequencing Accelerator", ["Daichi Fujiki", "Arun Subramaniyan", "Tianjun Zhang", "Yu Zeng", "Reetuparna Das", "David T. Blaauw", "Satish Narayanasamy"], "https://doi.org/10.1109/ISCA.2018.00017", "isca", 2018], ["Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks", ["Charles Eckert", "Xiaowei Wang", "Jingcheng Wang", "Arun Subramaniyan", "Ravi R. Iyer", "Dennis Sylvester", "David T. Blaauw", "Reetuparna Das"], "https://doi.org/10.1109/ISCA.2018.00040", "isca", 2018]], "Tianjun Zhang": [0, ["GenAx: A Genome Sequencing Accelerator", ["Daichi Fujiki", "Arun Subramaniyan", "Tianjun Zhang", "Yu Zeng", "Reetuparna Das", "David T. Blaauw", "Satish Narayanasamy"], "https://doi.org/10.1109/ISCA.2018.00017", "isca", 2018]], "Yu Zeng": [0, ["GenAx: A Genome Sequencing Accelerator", ["Daichi Fujiki", "Arun Subramaniyan", "Tianjun Zhang", "Yu Zeng", "Reetuparna Das", "David T. Blaauw", "Satish Narayanasamy"], "https://doi.org/10.1109/ISCA.2018.00017", "isca", 2018]], "Reetuparna Das": [0, ["GenAx: A Genome Sequencing Accelerator", ["Daichi Fujiki", "Arun Subramaniyan", "Tianjun Zhang", "Yu Zeng", "Reetuparna Das", "David T. Blaauw", "Satish Narayanasamy"], "https://doi.org/10.1109/ISCA.2018.00017", "isca", 2018], ["Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks", ["Charles Eckert", "Xiaowei Wang", "Jingcheng Wang", "Arun Subramaniyan", "Ravi R. Iyer", "Dennis Sylvester", "David T. Blaauw", "Reetuparna Das"], "https://doi.org/10.1109/ISCA.2018.00040", "isca", 2018]], "David T. Blaauw": [0, ["GenAx: A Genome Sequencing Accelerator", ["Daichi Fujiki", "Arun Subramaniyan", "Tianjun Zhang", "Yu Zeng", "Reetuparna Das", "David T. Blaauw", "Satish Narayanasamy"], "https://doi.org/10.1109/ISCA.2018.00017", "isca", 2018], ["Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks", ["Charles Eckert", "Xiaowei Wang", "Jingcheng Wang", "Arun Subramaniyan", "Ravi R. Iyer", "Dennis Sylvester", "David T. Blaauw", "Reetuparna Das"], "https://doi.org/10.1109/ISCA.2018.00040", "isca", 2018]], "Satish Narayanasamy": [0, ["GenAx: A Genome Sequencing Accelerator", ["Daichi Fujiki", "Arun Subramaniyan", "Tianjun Zhang", "Yu Zeng", "Reetuparna Das", "David T. Blaauw", "Satish Narayanasamy"], "https://doi.org/10.1109/ISCA.2018.00017", "isca", 2018]], "Sushant Kondguli": [0, ["Division of Labor: A More Effective Approach to Prefetching", ["Sushant Kondguli", "Michael Huang"], "https://doi.org/10.1109/ISCA.2018.00018", "isca", 2018]], "Michael Huang": [0, ["Division of Labor: A More Effective Approach to Prefetching", ["Sushant Kondguli", "Michael Huang"], "https://doi.org/10.1109/ISCA.2018.00018", "isca", 2018]], "Anant Nori": [0, ["Criticality Aware Tiered Cache Hierarchy: A Fundamental Relook at Multi-Level Cache Hierarchies", ["Anant Nori", "Jayesh Gaur", "Siddharth Rai", "Sreenivas Subramoney", "Hong Wang"], "https://doi.org/10.1109/ISCA.2018.00019", "isca", 2018]], "Jayesh Gaur": [0, ["Criticality Aware Tiered Cache Hierarchy: A Fundamental Relook at Multi-Level Cache Hierarchies", ["Anant Nori", "Jayesh Gaur", "Siddharth Rai", "Sreenivas Subramoney", "Hong Wang"], "https://doi.org/10.1109/ISCA.2018.00019", "isca", 2018], ["Density Tradeoffs of Non-Volatile Memory as a Replacement for SRAM Based Last Level Cache", ["Kunal Korgaonkar", "Ishwar Bhati", "Huichu Liu", "Jayesh Gaur", "Sasikanth Manipatruni", "Sreenivas Subramoney", "Tanay Karnik", "Steven Swanson", "Ian Young", "Hong Wang"], "https://doi.org/10.1109/ISCA.2018.00035", "isca", 2018]], "Siddharth Rai": [0, ["Criticality Aware Tiered Cache Hierarchy: A Fundamental Relook at Multi-Level Cache Hierarchies", ["Anant Nori", "Jayesh Gaur", "Siddharth Rai", "Sreenivas Subramoney", "Hong Wang"], "https://doi.org/10.1109/ISCA.2018.00019", "isca", 2018]], "Sreenivas Subramoney": [0, ["Criticality Aware Tiered Cache Hierarchy: A Fundamental Relook at Multi-Level Cache Hierarchies", ["Anant Nori", "Jayesh Gaur", "Siddharth Rai", "Sreenivas Subramoney", "Hong Wang"], "https://doi.org/10.1109/ISCA.2018.00019", "isca", 2018], ["Density Tradeoffs of Non-Volatile Memory as a Replacement for SRAM Based Last Level Cache", ["Kunal Korgaonkar", "Ishwar Bhati", "Huichu Liu", "Jayesh Gaur", "Sasikanth Manipatruni", "Sreenivas Subramoney", "Tanay Karnik", "Steven Swanson", "Ian Young", "Hong Wang"], "https://doi.org/10.1109/ISCA.2018.00035", "isca", 2018]], "Hong Wang": [0.004149170592427254, ["Criticality Aware Tiered Cache Hierarchy: A Fundamental Relook at Multi-Level Cache Hierarchies", ["Anant Nori", "Jayesh Gaur", "Siddharth Rai", "Sreenivas Subramoney", "Hong Wang"], "https://doi.org/10.1109/ISCA.2018.00019", "isca", 2018], ["Density Tradeoffs of Non-Volatile Memory as a Replacement for SRAM Based Last Level Cache", ["Kunal Korgaonkar", "Ishwar Bhati", "Huichu Liu", "Jayesh Gaur", "Sasikanth Manipatruni", "Sreenivas Subramoney", "Tanay Karnik", "Steven Swanson", "Ian Young", "Hong Wang"], "https://doi.org/10.1109/ISCA.2018.00035", "isca", 2018]], "Akanksha Jain": [0, ["Rethinking Belady's Algorithm to Accommodate Prefetching", ["Akanksha Jain", "Calvin Lin"], "https://doi.org/10.1109/ISCA.2018.00020", "isca", 2018]], "Calvin Lin": [0, ["Rethinking Belady's Algorithm to Accommodate Prefetching", ["Akanksha Jain", "Calvin Lin"], "https://doi.org/10.1109/ISCA.2018.00020", "isca", 2018]], "Sizhuo Zhang": [0, ["Constructing a Weak Memory Model", ["Sizhuo Zhang", "Muralidaran Vijayaraghavan", "Andrew Wright", "Mehdi Alipour", "Arvind"], "https://doi.org/10.1109/ISCA.2018.00021", "isca", 2018], ["GraFBoost: Using Accelerated Flash Storage for External Graph Analytics", ["Sang Woo Jun", "Andy Wright", "Sizhuo Zhang", "Shuotao Xu", "Arvind"], "https://doi.org/10.1109/ISCA.2018.00042", "isca", 2018]], "Muralidaran Vijayaraghavan": [0, ["Constructing a Weak Memory Model", ["Sizhuo Zhang", "Muralidaran Vijayaraghavan", "Andrew Wright", "Mehdi Alipour", "Arvind"], "https://doi.org/10.1109/ISCA.2018.00021", "isca", 2018]], "Andrew Wright": [0, ["Constructing a Weak Memory Model", ["Sizhuo Zhang", "Muralidaran Vijayaraghavan", "Andrew Wright", "Mehdi Alipour", "Arvind"], "https://doi.org/10.1109/ISCA.2018.00021", "isca", 2018]], "Mehdi Alipour": [0, ["Constructing a Weak Memory Model", ["Sizhuo Zhang", "Muralidaran Vijayaraghavan", "Andrew Wright", "Mehdi Alipour", "Arvind"], "https://doi.org/10.1109/ISCA.2018.00021", "isca", 2018]], "Arvind": [0, ["Constructing a Weak Memory Model", ["Sizhuo Zhang", "Muralidaran Vijayaraghavan", "Andrew Wright", "Mehdi Alipour", "Arvind"], "https://doi.org/10.1109/ISCA.2018.00021", "isca", 2018], ["GraFBoost: Using Accelerated Flash Storage for External Graph Analytics", ["Sang Woo Jun", "Andy Wright", "Sizhuo Zhang", "Shuotao Xu", "Arvind"], "https://doi.org/10.1109/ISCA.2018.00042", "isca", 2018]], "Martin Maas": [0, ["A Hardware Accelerator for Tracing Garbage Collection", ["Martin Maas", "Krste Asanovic", "John Kubiatowicz"], "https://doi.org/10.1109/ISCA.2018.00022", "isca", 2018]], "John Kubiatowicz": [0, ["A Hardware Accelerator for Tracing Garbage Collection", ["Martin Maas", "Krste Asanovic", "John Kubiatowicz"], "https://doi.org/10.1109/ISCA.2018.00022", "isca", 2018]], "Weilong Cui": [0, ["Charm: A Language for Closed-Form High-Level Architecture Modeling", ["Weilong Cui", "Yongshan Ding", "Deeksha Dangwal", "Adam Holmes", "Joseph McMahan", "Ali JavadiAbhari", "Georgios Tzimpragos", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1109/ISCA.2018.00023", "isca", 2018]], "Yongshan Ding": [0, ["Charm: A Language for Closed-Form High-Level Architecture Modeling", ["Weilong Cui", "Yongshan Ding", "Deeksha Dangwal", "Adam Holmes", "Joseph McMahan", "Ali JavadiAbhari", "Georgios Tzimpragos", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1109/ISCA.2018.00023", "isca", 2018]], "Deeksha Dangwal": [0, ["Charm: A Language for Closed-Form High-Level Architecture Modeling", ["Weilong Cui", "Yongshan Ding", "Deeksha Dangwal", "Adam Holmes", "Joseph McMahan", "Ali JavadiAbhari", "Georgios Tzimpragos", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1109/ISCA.2018.00023", "isca", 2018]], "Adam Holmes": [0, ["Charm: A Language for Closed-Form High-Level Architecture Modeling", ["Weilong Cui", "Yongshan Ding", "Deeksha Dangwal", "Adam Holmes", "Joseph McMahan", "Ali JavadiAbhari", "Georgios Tzimpragos", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1109/ISCA.2018.00023", "isca", 2018]], "Joseph McMahan": [0, ["Charm: A Language for Closed-Form High-Level Architecture Modeling", ["Weilong Cui", "Yongshan Ding", "Deeksha Dangwal", "Adam Holmes", "Joseph McMahan", "Ali JavadiAbhari", "Georgios Tzimpragos", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1109/ISCA.2018.00023", "isca", 2018], ["Hiding Intermittent Information Leakage with Architectural Support for Blinking", ["Alric Althoff", "Joseph McMahan", "Luis Vega Gutierrez", "Scott Davidson", "Timothy Sherwood", "Michael Bedford Taylor", "Ryan Kastner"], "https://doi.org/10.1109/ISCA.2018.00059", "isca", 2018]], "Ali JavadiAbhari": [0, ["Charm: A Language for Closed-Form High-Level Architecture Modeling", ["Weilong Cui", "Yongshan Ding", "Deeksha Dangwal", "Adam Holmes", "Joseph McMahan", "Ali JavadiAbhari", "Georgios Tzimpragos", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1109/ISCA.2018.00023", "isca", 2018]], "Georgios Tzimpragos": [0, ["Charm: A Language for Closed-Form High-Level Architecture Modeling", ["Weilong Cui", "Yongshan Ding", "Deeksha Dangwal", "Adam Holmes", "Joseph McMahan", "Ali JavadiAbhari", "Georgios Tzimpragos", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1109/ISCA.2018.00023", "isca", 2018]], "Frederic T. Chong": [2.5101569928974974e-15, ["Charm: A Language for Closed-Form High-Level Architecture Modeling", ["Weilong Cui", "Yongshan Ding", "Deeksha Dangwal", "Adam Holmes", "Joseph McMahan", "Ali JavadiAbhari", "Georgios Tzimpragos", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1109/ISCA.2018.00023", "isca", 2018]], "Timothy Sherwood": [0, ["Charm: A Language for Closed-Form High-Level Architecture Modeling", ["Weilong Cui", "Yongshan Ding", "Deeksha Dangwal", "Adam Holmes", "Joseph McMahan", "Ali JavadiAbhari", "Georgios Tzimpragos", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1109/ISCA.2018.00023", "isca", 2018], ["Hiding Intermittent Information Leakage with Architectural Support for Blinking", ["Alric Althoff", "Joseph McMahan", "Luis Vega Gutierrez", "Scott Davidson", "Timothy Sherwood", "Michael Bedford Taylor", "Ryan Kastner"], "https://doi.org/10.1109/ISCA.2018.00059", "isca", 2018]], "Yuxi Liu": [0, ["Get Out of the Valley: Power-Efficient Address Mapping for GPUs", ["Yuxi Liu", "Xia Zhao", "Magnus Jahre", "Zhenlin Wang", "Xiaolin Wang", "Yingwei Luo", "Lieven Eeckhout"], "https://doi.org/10.1109/ISCA.2018.00024", "isca", 2018]], "Xia Zhao": [0, ["Get Out of the Valley: Power-Efficient Address Mapping for GPUs", ["Yuxi Liu", "Xia Zhao", "Magnus Jahre", "Zhenlin Wang", "Xiaolin Wang", "Yingwei Luo", "Lieven Eeckhout"], "https://doi.org/10.1109/ISCA.2018.00024", "isca", 2018]], "Magnus Jahre": [0, ["Get Out of the Valley: Power-Efficient Address Mapping for GPUs", ["Yuxi Liu", "Xia Zhao", "Magnus Jahre", "Zhenlin Wang", "Xiaolin Wang", "Yingwei Luo", "Lieven Eeckhout"], "https://doi.org/10.1109/ISCA.2018.00024", "isca", 2018]], "Zhenlin Wang": [1.5441422807072058e-08, ["Get Out of the Valley: Power-Efficient Address Mapping for GPUs", ["Yuxi Liu", "Xia Zhao", "Magnus Jahre", "Zhenlin Wang", "Xiaolin Wang", "Yingwei Luo", "Lieven Eeckhout"], "https://doi.org/10.1109/ISCA.2018.00024", "isca", 2018]], "Xiaolin Wang": [4.5884969157583555e-09, ["Get Out of the Valley: Power-Efficient Address Mapping for GPUs", ["Yuxi Liu", "Xia Zhao", "Magnus Jahre", "Zhenlin Wang", "Xiaolin Wang", "Yingwei Luo", "Lieven Eeckhout"], "https://doi.org/10.1109/ISCA.2018.00024", "isca", 2018]], "Yingwei Luo": [0, ["Get Out of the Valley: Power-Efficient Address Mapping for GPUs", ["Yuxi Liu", "Xia Zhao", "Magnus Jahre", "Zhenlin Wang", "Xiaolin Wang", "Yingwei Luo", "Lieven Eeckhout"], "https://doi.org/10.1109/ISCA.2018.00024", "isca", 2018]], "Lieven Eeckhout": [0, ["Get Out of the Valley: Power-Efficient Address Mapping for GPUs", ["Yuxi Liu", "Xia Zhao", "Magnus Jahre", "Zhenlin Wang", "Xiaolin Wang", "Yingwei Luo", "Lieven Eeckhout"], "https://doi.org/10.1109/ISCA.2018.00024", "isca", 2018]], "Seunghee Shin": [0.9917360246181488, ["Scheduling Page Table Walks for Irregular GPU Applications", ["Seunghee Shin", "Guilherme Cox", "Mark Oskin", "Gabriel H. Loh", "Yan Solihin", "Abhishek Bhattacharjee", "Arkaprava Basu"], "https://doi.org/10.1109/ISCA.2018.00025", "isca", 2018]], "Guilherme Cox": [0, ["Scheduling Page Table Walks for Irregular GPU Applications", ["Seunghee Shin", "Guilherme Cox", "Mark Oskin", "Gabriel H. Loh", "Yan Solihin", "Abhishek Bhattacharjee", "Arkaprava Basu"], "https://doi.org/10.1109/ISCA.2018.00025", "isca", 2018]], "Mark Oskin": [0, ["Scheduling Page Table Walks for Irregular GPU Applications", ["Seunghee Shin", "Guilherme Cox", "Mark Oskin", "Gabriel H. Loh", "Yan Solihin", "Abhishek Bhattacharjee", "Arkaprava Basu"], "https://doi.org/10.1109/ISCA.2018.00025", "isca", 2018], ["Generic System Calls for GPUs", ["Jan Vesely", "Arkaprava Basu", "Abhishek Bhattacharjee", "Gabriel H. Loh", "Mark Oskin", "Steven K. Reinhardt"], "https://doi.org/10.1109/ISCA.2018.00075", "isca", 2018]], "Gabriel H. Loh": [0, ["Scheduling Page Table Walks for Irregular GPU Applications", ["Seunghee Shin", "Guilherme Cox", "Mark Oskin", "Gabriel H. Loh", "Yan Solihin", "Abhishek Bhattacharjee", "Arkaprava Basu"], "https://doi.org/10.1109/ISCA.2018.00025", "isca", 2018], ["Modular Routing Design for Chiplet-Based Systems", ["Jieming Yin", "Zhifeng Lin", "Onur Kayiran", "Matthew Poremba", "Muhammad Shoaib Bin Altaf", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "https://doi.org/10.1109/ISCA.2018.00066", "isca", 2018], ["Generic System Calls for GPUs", ["Jan Vesely", "Arkaprava Basu", "Abhishek Bhattacharjee", "Gabriel H. Loh", "Mark Oskin", "Steven K. Reinhardt"], "https://doi.org/10.1109/ISCA.2018.00075", "isca", 2018]], "Yan Solihin": [0, ["Scheduling Page Table Walks for Irregular GPU Applications", ["Seunghee Shin", "Guilherme Cox", "Mark Oskin", "Gabriel H. Loh", "Yan Solihin", "Abhishek Bhattacharjee", "Arkaprava Basu"], "https://doi.org/10.1109/ISCA.2018.00025", "isca", 2018], ["Lazy Persistency: A High-Performing and Write-Efficient Software Persistency Technique", ["Mohammad Alshboul", "James Tuck", "Yan Solihin"], "https://doi.org/10.1109/ISCA.2018.00044", "isca", 2018]], "Abhishek Bhattacharjee": [0, ["Scheduling Page Table Walks for Irregular GPU Applications", ["Seunghee Shin", "Guilherme Cox", "Mark Oskin", "Gabriel H. Loh", "Yan Solihin", "Abhishek Bhattacharjee", "Arkaprava Basu"], "https://doi.org/10.1109/ISCA.2018.00025", "isca", 2018], ["SEESAW: Using Superpages to Improve VIPT Caches", ["Mayank Parasar", "Abhishek Bhattacharjee", "Tushar Krishna"], "https://doi.org/10.1109/ISCA.2018.00026", "isca", 2018], ["Generic System Calls for GPUs", ["Jan Vesely", "Arkaprava Basu", "Abhishek Bhattacharjee", "Gabriel H. Loh", "Mark Oskin", "Steven K. Reinhardt"], "https://doi.org/10.1109/ISCA.2018.00075", "isca", 2018]], "Arkaprava Basu": [0, ["Scheduling Page Table Walks for Irregular GPU Applications", ["Seunghee Shin", "Guilherme Cox", "Mark Oskin", "Gabriel H. Loh", "Yan Solihin", "Abhishek Bhattacharjee", "Arkaprava Basu"], "https://doi.org/10.1109/ISCA.2018.00025", "isca", 2018], ["Generic System Calls for GPUs", ["Jan Vesely", "Arkaprava Basu", "Abhishek Bhattacharjee", "Gabriel H. Loh", "Mark Oskin", "Steven K. Reinhardt"], "https://doi.org/10.1109/ISCA.2018.00075", "isca", 2018]], "Mayank Parasar": [0, ["SEESAW: Using Superpages to Improve VIPT Caches", ["Mayank Parasar", "Abhishek Bhattacharjee", "Tushar Krishna"], "https://doi.org/10.1109/ISCA.2018.00026", "isca", 2018]], "Tushar Krishna": [0, ["SEESAW: Using Superpages to Improve VIPT Caches", ["Mayank Parasar", "Abhishek Bhattacharjee", "Tushar Krishna"], "https://doi.org/10.1109/ISCA.2018.00026", "isca", 2018], ["Synchronized Progress in Interconnection Networks (SPIN): A New Theory for Deadlock Freedom", ["Aniruddh Ramrakhyani", "Paul V. Gratz", "Tushar Krishna"], "https://doi.org/10.1109/ISCA.2018.00064", "isca", 2018], ["FastTrack: Leveraging Heterogeneous FPGA Wires to Design Low-Cost High-Performance Soft NoCs", ["Nachiket Kapre", "Tushar Krishna"], "https://doi.org/10.1109/ISCA.2018.00067", "isca", 2018]], "Nandita Vijaykumar": [0, ["A Case for Richer Cross-Layer Abstractions: Bridging the Semantic Gap with Expressive Memory", ["Nandita Vijaykumar", "Abhilasha Jain", "Diptesh Majumdar", "Kevin Hsieh", "Gennady Pekhimenko", "Eiman Ebrahimi", "Nastaran Hajinazar", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00027", "isca", 2018], ["The Locality Descriptor: A Holistic Cross-Layer Abstraction to Express Data Locality In GPUs", ["Nandita Vijaykumar", "Eiman Ebrahimi", "Kevin Hsieh", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00074", "isca", 2018]], "Abhilasha Jain": [0, ["A Case for Richer Cross-Layer Abstractions: Bridging the Semantic Gap with Expressive Memory", ["Nandita Vijaykumar", "Abhilasha Jain", "Diptesh Majumdar", "Kevin Hsieh", "Gennady Pekhimenko", "Eiman Ebrahimi", "Nastaran Hajinazar", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00027", "isca", 2018]], "Diptesh Majumdar": [0, ["A Case for Richer Cross-Layer Abstractions: Bridging the Semantic Gap with Expressive Memory", ["Nandita Vijaykumar", "Abhilasha Jain", "Diptesh Majumdar", "Kevin Hsieh", "Gennady Pekhimenko", "Eiman Ebrahimi", "Nastaran Hajinazar", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00027", "isca", 2018]], "Kevin Hsieh": [0, ["A Case for Richer Cross-Layer Abstractions: Bridging the Semantic Gap with Expressive Memory", ["Nandita Vijaykumar", "Abhilasha Jain", "Diptesh Majumdar", "Kevin Hsieh", "Gennady Pekhimenko", "Eiman Ebrahimi", "Nastaran Hajinazar", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00027", "isca", 2018], ["The Locality Descriptor: A Holistic Cross-Layer Abstraction to Express Data Locality In GPUs", ["Nandita Vijaykumar", "Eiman Ebrahimi", "Kevin Hsieh", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00074", "isca", 2018]], "Gennady Pekhimenko": [0, ["A Case for Richer Cross-Layer Abstractions: Bridging the Semantic Gap with Expressive Memory", ["Nandita Vijaykumar", "Abhilasha Jain", "Diptesh Majumdar", "Kevin Hsieh", "Gennady Pekhimenko", "Eiman Ebrahimi", "Nastaran Hajinazar", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00027", "isca", 2018], ["Gist: Efficient Data Encoding for Deep Neural Network Training", ["Animesh Jain", "Amar Phanishayee", "Jason Mars", "Lingjia Tang", "Gennady Pekhimenko"], "https://doi.org/10.1109/ISCA.2018.00070", "isca", 2018]], "Eiman Ebrahimi": [0, ["A Case for Richer Cross-Layer Abstractions: Bridging the Semantic Gap with Expressive Memory", ["Nandita Vijaykumar", "Abhilasha Jain", "Diptesh Majumdar", "Kevin Hsieh", "Gennady Pekhimenko", "Eiman Ebrahimi", "Nastaran Hajinazar", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00027", "isca", 2018], ["The Locality Descriptor: A Holistic Cross-Layer Abstraction to Express Data Locality In GPUs", ["Nandita Vijaykumar", "Eiman Ebrahimi", "Kevin Hsieh", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00074", "isca", 2018]], "Nastaran Hajinazar": [0, ["A Case for Richer Cross-Layer Abstractions: Bridging the Semantic Gap with Expressive Memory", ["Nandita Vijaykumar", "Abhilasha Jain", "Diptesh Majumdar", "Kevin Hsieh", "Gennady Pekhimenko", "Eiman Ebrahimi", "Nastaran Hajinazar", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00027", "isca", 2018]], "Phillip B. Gibbons": [0, ["A Case for Richer Cross-Layer Abstractions: Bridging the Semantic Gap with Expressive Memory", ["Nandita Vijaykumar", "Abhilasha Jain", "Diptesh Majumdar", "Kevin Hsieh", "Gennady Pekhimenko", "Eiman Ebrahimi", "Nastaran Hajinazar", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00027", "isca", 2018], ["The Locality Descriptor: A Holistic Cross-Layer Abstraction to Express Data Locality In GPUs", ["Nandita Vijaykumar", "Eiman Ebrahimi", "Kevin Hsieh", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00074", "isca", 2018]], "Onur Mutlu": [0, ["A Case for Richer Cross-Layer Abstractions: Bridging the Semantic Gap with Expressive Memory", ["Nandita Vijaykumar", "Abhilasha Jain", "Diptesh Majumdar", "Kevin Hsieh", "Gennady Pekhimenko", "Eiman Ebrahimi", "Nastaran Hajinazar", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00027", "isca", 2018], ["FLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives", ["Arash Tavakkol", "Mohammad Sadrosadati", "Saugata Ghose", "Jeremie Kim", "Yixin Luo", "Yaohua Wang", "Nika Mansouri-Ghiasi", "Lois Orosa", "Juan Gomez-Luna", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00041", "isca", 2018], ["The Locality Descriptor: A Holistic Cross-Layer Abstraction to Express Data Locality In GPUs", ["Nandita Vijaykumar", "Eiman Ebrahimi", "Kevin Hsieh", "Phillip B. Gibbons", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00074", "isca", 2018]], "Alberto Ros": [0, ["Non-Speculative Store Coalescing in Total Store Order", ["Alberto Ros", "Stefanos Kaxiras"], "https://doi.org/10.1109/ISCA.2018.00028", "isca", 2018]], "Stefanos Kaxiras": [0, ["Non-Speculative Store Coalescing in Total Store Order", ["Alberto Ros", "Stefanos Kaxiras"], "https://doi.org/10.1109/ISCA.2018.00028", "isca", 2018]], "Zhaoxiang Jin": [3.700442928273335e-17, ["Dynamic Memory Dependence Predication", ["Zhaoxiang Jin", "Soner Onder"], "https://doi.org/10.1109/ISCA.2018.00029", "isca", 2018]], "Soner Onder": [0, ["Dynamic Memory Dependence Predication", ["Zhaoxiang Jin", "Soner Onder"], "https://doi.org/10.1109/ISCA.2018.00029", "isca", 2018]], "Nicolai Oswald": [0, ["ProtoGen: Automatically Generating Directory Cache Coherence Protocols from Atomic Specifications", ["Nicolai Oswald", "Vijay Nagarajan", "Daniel J. Sorin"], "https://doi.org/10.1109/ISCA.2018.00030", "isca", 2018]], "Vijay Nagarajan": [0, ["ProtoGen: Automatically Generating Directory Cache Coherence Protocols from Atomic Specifications", ["Nicolai Oswald", "Vijay Nagarajan", "Daniel J. Sorin"], "https://doi.org/10.1109/ISCA.2018.00030", "isca", 2018], ["DHTM: Durable Hardware Transactional Memory", ["Arpit Joshi", "Vijay Nagarajan", "Marcelo Cintra", "Stratis Viglas"], "https://doi.org/10.1109/ISCA.2018.00045", "isca", 2018]], "Daniel J. Sorin": [0, ["ProtoGen: Automatically Generating Directory Cache Coherence Protocols from Atomic Specifications", ["Nicolai Oswald", "Vijay Nagarajan", "Daniel J. Sorin"], "https://doi.org/10.1109/ISCA.2018.00030", "isca", 2018]], "Johnathan Alsop": [0, ["Spandex: A Flexible Interface for Efficient Heterogeneous Coherence", ["Johnathan Alsop", "Matthew D. Sinclair", "Sarita V. Adve"], "https://doi.org/10.1109/ISCA.2018.00031", "isca", 2018]], "Matthew D. Sinclair": [0, ["Spandex: A Flexible Interface for Efficient Heterogeneous Coherence", ["Johnathan Alsop", "Matthew D. Sinclair", "Sarita V. Adve"], "https://doi.org/10.1109/ISCA.2018.00031", "isca", 2018]], "Sarita V. Adve": [0, ["Spandex: A Flexible Interface for Efficient Heterogeneous Coherence", ["Johnathan Alsop", "Matthew D. Sinclair", "Sarita V. Adve"], "https://doi.org/10.1109/ISCA.2018.00031", "isca", 2018]], "Gwangmu Lee": [0.9944433569908142, ["Flexon: A Flexible Digital Neuron for Efficient Spiking Neural Network Simulations", ["Dayeol Lee", "Gwangmu Lee", "Dongup Kwon", "Sunghwa Lee", "Youngsok Kim", "Jangwoo Kim"], "https://doi.org/10.1109/ISCA.2018.00032", "isca", 2018]], "Dongup Kwon": [0.9124910980463028, ["Flexon: A Flexible Digital Neuron for Efficient Spiking Neural Network Simulations", ["Dayeol Lee", "Gwangmu Lee", "Dongup Kwon", "Sunghwa Lee", "Youngsok Kim", "Jangwoo Kim"], "https://doi.org/10.1109/ISCA.2018.00032", "isca", 2018], ["DCS-ctrl: A Fast and Flexible Device-Control Mechanism for Device-Centric Server Architecture", ["Dongup Kwon", "Jaehyung Ahn", "Dongju Chae", "Mohammadamin Ajdari", "Jaewon Lee", "Suheon Bae", "Youngsok Kim", "Jangwoo Kim"], "https://doi.org/10.1109/ISCA.2018.00048", "isca", 2018]], "Sunghwa Lee": [0.9879433810710907, ["Flexon: A Flexible Digital Neuron for Efficient Spiking Neural Network Simulations", ["Dayeol Lee", "Gwangmu Lee", "Dongup Kwon", "Sunghwa Lee", "Youngsok Kim", "Jangwoo Kim"], "https://doi.org/10.1109/ISCA.2018.00032", "isca", 2018]], "Youngsok Kim": [0.04593065846711397, ["Flexon: A Flexible Digital Neuron for Efficient Spiking Neural Network Simulations", ["Dayeol Lee", "Gwangmu Lee", "Dongup Kwon", "Sunghwa Lee", "Youngsok Kim", "Jangwoo Kim"], "https://doi.org/10.1109/ISCA.2018.00032", "isca", 2018], ["DCS-ctrl: A Fast and Flexible Device-Control Mechanism for Device-Centric Server Architecture", ["Dongup Kwon", "Jaehyung Ahn", "Dongju Chae", "Mohammadamin Ajdari", "Jaewon Lee", "Suheon Bae", "Youngsok Kim", "Jangwoo Kim"], "https://doi.org/10.1109/ISCA.2018.00048", "isca", 2018]], "Jangwoo Kim": [1, ["Flexon: A Flexible Digital Neuron for Efficient Spiking Neural Network Simulations", ["Dayeol Lee", "Gwangmu Lee", "Dongup Kwon", "Sunghwa Lee", "Youngsok Kim", "Jangwoo Kim"], "https://doi.org/10.1109/ISCA.2018.00032", "isca", 2018], ["DCS-ctrl: A Fast and Flexible Device-Control Mechanism for Device-Centric Server Architecture", ["Dongup Kwon", "Jaehyung Ahn", "Dongju Chae", "Mohammadamin Ajdari", "Jaewon Lee", "Suheon Bae", "Youngsok Kim", "Jangwoo Kim"], "https://doi.org/10.1109/ISCA.2018.00048", "isca", 2018]], "James Smith": [0, ["Space-Time Algebra: A Model for Neocortical Computation", ["James Smith"], "https://doi.org/10.1109/ISCA.2018.00033", "isca", 2018]], "Xiangyu Zhang": [0, ["Architecting a Stochastic Computing Unit with Molecular Optical Devices", ["Xiangyu Zhang", "Ramin Bashizade", "Craig LaBoda", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1109/ISCA.2018.00034", "isca", 2018]], "Ramin Bashizade": [0, ["Architecting a Stochastic Computing Unit with Molecular Optical Devices", ["Xiangyu Zhang", "Ramin Bashizade", "Craig LaBoda", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1109/ISCA.2018.00034", "isca", 2018]], "Craig LaBoda": [0, ["Architecting a Stochastic Computing Unit with Molecular Optical Devices", ["Xiangyu Zhang", "Ramin Bashizade", "Craig LaBoda", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1109/ISCA.2018.00034", "isca", 2018]], "Chris Dwyer": [0, ["Architecting a Stochastic Computing Unit with Molecular Optical Devices", ["Xiangyu Zhang", "Ramin Bashizade", "Craig LaBoda", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1109/ISCA.2018.00034", "isca", 2018]], "Alvin R. Lebeck": [0, ["Architecting a Stochastic Computing Unit with Molecular Optical Devices", ["Xiangyu Zhang", "Ramin Bashizade", "Craig LaBoda", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1109/ISCA.2018.00034", "isca", 2018]], "Kunal Korgaonkar": [0, ["Density Tradeoffs of Non-Volatile Memory as a Replacement for SRAM Based Last Level Cache", ["Kunal Korgaonkar", "Ishwar Bhati", "Huichu Liu", "Jayesh Gaur", "Sasikanth Manipatruni", "Sreenivas Subramoney", "Tanay Karnik", "Steven Swanson", "Ian Young", "Hong Wang"], "https://doi.org/10.1109/ISCA.2018.00035", "isca", 2018]], "Ishwar Bhati": [0, ["Density Tradeoffs of Non-Volatile Memory as a Replacement for SRAM Based Last Level Cache", ["Kunal Korgaonkar", "Ishwar Bhati", "Huichu Liu", "Jayesh Gaur", "Sasikanth Manipatruni", "Sreenivas Subramoney", "Tanay Karnik", "Steven Swanson", "Ian Young", "Hong Wang"], "https://doi.org/10.1109/ISCA.2018.00035", "isca", 2018]], "Huichu Liu": [0, ["Density Tradeoffs of Non-Volatile Memory as a Replacement for SRAM Based Last Level Cache", ["Kunal Korgaonkar", "Ishwar Bhati", "Huichu Liu", "Jayesh Gaur", "Sasikanth Manipatruni", "Sreenivas Subramoney", "Tanay Karnik", "Steven Swanson", "Ian Young", "Hong Wang"], "https://doi.org/10.1109/ISCA.2018.00035", "isca", 2018]], "Sasikanth Manipatruni": [0, ["Density Tradeoffs of Non-Volatile Memory as a Replacement for SRAM Based Last Level Cache", ["Kunal Korgaonkar", "Ishwar Bhati", "Huichu Liu", "Jayesh Gaur", "Sasikanth Manipatruni", "Sreenivas Subramoney", "Tanay Karnik", "Steven Swanson", "Ian Young", "Hong Wang"], "https://doi.org/10.1109/ISCA.2018.00035", "isca", 2018]], "Tanay Karnik": [0, ["Density Tradeoffs of Non-Volatile Memory as a Replacement for SRAM Based Last Level Cache", ["Kunal Korgaonkar", "Ishwar Bhati", "Huichu Liu", "Jayesh Gaur", "Sasikanth Manipatruni", "Sreenivas Subramoney", "Tanay Karnik", "Steven Swanson", "Ian Young", "Hong Wang"], "https://doi.org/10.1109/ISCA.2018.00035", "isca", 2018]], "Steven Swanson": [0, ["Density Tradeoffs of Non-Volatile Memory as a Replacement for SRAM Based Last Level Cache", ["Kunal Korgaonkar", "Ishwar Bhati", "Huichu Liu", "Jayesh Gaur", "Sasikanth Manipatruni", "Sreenivas Subramoney", "Tanay Karnik", "Steven Swanson", "Ian Young", "Hong Wang"], "https://doi.org/10.1109/ISCA.2018.00035", "isca", 2018]], "Ian Young": [0, ["Density Tradeoffs of Non-Volatile Memory as a Replacement for SRAM Based Last Level Cache", ["Kunal Korgaonkar", "Ishwar Bhati", "Huichu Liu", "Jayesh Gaur", "Sasikanth Manipatruni", "Sreenivas Subramoney", "Tanay Karnik", "Steven Swanson", "Ian Young", "Hong Wang"], "https://doi.org/10.1109/ISCA.2018.00035", "isca", 2018]], "Vinson Young": [0, ["ACCORD: Enabling Associativity for Gigascale DRAM Caches by Coordinating Way-Install and Way-Prediction", ["Vinson Young", "Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/ISCA.2018.00036", "isca", 2018]], "Chia-Chen Chou": [0, ["ACCORD: Enabling Associativity for Gigascale DRAM Caches by Coordinating Way-Install and Way-Prediction", ["Vinson Young", "Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/ISCA.2018.00036", "isca", 2018]], "Aamer Jaleel": [0, ["ACCORD: Enabling Associativity for Gigascale DRAM Caches by Coordinating Way-Install and Way-Prediction", ["Vinson Young", "Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/ISCA.2018.00036", "isca", 2018]], "Moinuddin K. Qureshi": [0, ["ACCORD: Enabling Associativity for Gigascale DRAM Caches by Coordinating Way-Install and Way-Prediction", ["Vinson Young", "Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/ISCA.2018.00036", "isca", 2018]], "Fengbin Tu": [0, ["RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM", ["Fengbin Tu", "Weiwei Wu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1109/ISCA.2018.00037", "isca", 2018]], "Weiwei Wu": [7.020055869944031e-09, ["RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM", ["Fengbin Tu", "Weiwei Wu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1109/ISCA.2018.00037", "isca", 2018]], "Shouyi Yin": [0, ["RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM", ["Fengbin Tu", "Weiwei Wu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1109/ISCA.2018.00037", "isca", 2018]], "Leibo Liu": [0, ["RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM", ["Fengbin Tu", "Weiwei Wu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1109/ISCA.2018.00037", "isca", 2018]], "Shaojun Wei": [0, ["RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM", ["Fengbin Tu", "Weiwei Wu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1109/ISCA.2018.00037", "isca", 2018]], "Adi Fuchs": [0, ["Scaling Datacenter Accelerators with Compute-Reuse Architectures", ["Adi Fuchs", "David Wentzlaff"], "https://doi.org/10.1109/ISCA.2018.00038", "isca", 2018]], "David Wentzlaff": [0, ["Scaling Datacenter Accelerators with Compute-Reuse Architectures", ["Adi Fuchs", "David Wentzlaff"], "https://doi.org/10.1109/ISCA.2018.00038", "isca", 2018]], "Ben Feinberg": [0, ["Enabling Scientific Computing on Memristive Accelerators", ["Ben Feinberg", "Uday Kumar Reddy Vengalam", "Nathan Whitehair", "Shibo Wang", "Engin Ipek"], "https://doi.org/10.1109/ISCA.2018.00039", "isca", 2018]], "Uday Kumar Reddy Vengalam": [0, ["Enabling Scientific Computing on Memristive Accelerators", ["Ben Feinberg", "Uday Kumar Reddy Vengalam", "Nathan Whitehair", "Shibo Wang", "Engin Ipek"], "https://doi.org/10.1109/ISCA.2018.00039", "isca", 2018]], "Nathan Whitehair": [0, ["Enabling Scientific Computing on Memristive Accelerators", ["Ben Feinberg", "Uday Kumar Reddy Vengalam", "Nathan Whitehair", "Shibo Wang", "Engin Ipek"], "https://doi.org/10.1109/ISCA.2018.00039", "isca", 2018]], "Shibo Wang": [0.0007414786086883396, ["Enabling Scientific Computing on Memristive Accelerators", ["Ben Feinberg", "Uday Kumar Reddy Vengalam", "Nathan Whitehair", "Shibo Wang", "Engin Ipek"], "https://doi.org/10.1109/ISCA.2018.00039", "isca", 2018]], "Engin Ipek": [0, ["Enabling Scientific Computing on Memristive Accelerators", ["Ben Feinberg", "Uday Kumar Reddy Vengalam", "Nathan Whitehair", "Shibo Wang", "Engin Ipek"], "https://doi.org/10.1109/ISCA.2018.00039", "isca", 2018]], "Charles Eckert": [0, ["Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks", ["Charles Eckert", "Xiaowei Wang", "Jingcheng Wang", "Arun Subramaniyan", "Ravi R. Iyer", "Dennis Sylvester", "David T. Blaauw", "Reetuparna Das"], "https://doi.org/10.1109/ISCA.2018.00040", "isca", 2018]], "Xiaowei Wang": [2.4486989991029037e-13, ["Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks", ["Charles Eckert", "Xiaowei Wang", "Jingcheng Wang", "Arun Subramaniyan", "Ravi R. Iyer", "Dennis Sylvester", "David T. Blaauw", "Reetuparna Das"], "https://doi.org/10.1109/ISCA.2018.00040", "isca", 2018]], "Jingcheng Wang": [0.0002518275359761901, ["Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks", ["Charles Eckert", "Xiaowei Wang", "Jingcheng Wang", "Arun Subramaniyan", "Ravi R. Iyer", "Dennis Sylvester", "David T. Blaauw", "Reetuparna Das"], "https://doi.org/10.1109/ISCA.2018.00040", "isca", 2018]], "Ravi R. Iyer": [0, ["Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks", ["Charles Eckert", "Xiaowei Wang", "Jingcheng Wang", "Arun Subramaniyan", "Ravi R. Iyer", "Dennis Sylvester", "David T. Blaauw", "Reetuparna Das"], "https://doi.org/10.1109/ISCA.2018.00040", "isca", 2018]], "Dennis Sylvester": [0, ["Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks", ["Charles Eckert", "Xiaowei Wang", "Jingcheng Wang", "Arun Subramaniyan", "Ravi R. Iyer", "Dennis Sylvester", "David T. Blaauw", "Reetuparna Das"], "https://doi.org/10.1109/ISCA.2018.00040", "isca", 2018]], "Arash Tavakkol": [0, ["FLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives", ["Arash Tavakkol", "Mohammad Sadrosadati", "Saugata Ghose", "Jeremie Kim", "Yixin Luo", "Yaohua Wang", "Nika Mansouri-Ghiasi", "Lois Orosa", "Juan Gomez-Luna", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00041", "isca", 2018]], "Mohammad Sadrosadati": [0, ["FLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives", ["Arash Tavakkol", "Mohammad Sadrosadati", "Saugata Ghose", "Jeremie Kim", "Yixin Luo", "Yaohua Wang", "Nika Mansouri-Ghiasi", "Lois Orosa", "Juan Gomez-Luna", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00041", "isca", 2018]], "Saugata Ghose": [0, ["FLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives", ["Arash Tavakkol", "Mohammad Sadrosadati", "Saugata Ghose", "Jeremie Kim", "Yixin Luo", "Yaohua Wang", "Nika Mansouri-Ghiasi", "Lois Orosa", "Juan Gomez-Luna", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00041", "isca", 2018]], "Jeremie Kim": [2.1328433685852133e-08, ["FLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives", ["Arash Tavakkol", "Mohammad Sadrosadati", "Saugata Ghose", "Jeremie Kim", "Yixin Luo", "Yaohua Wang", "Nika Mansouri-Ghiasi", "Lois Orosa", "Juan Gomez-Luna", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00041", "isca", 2018]], "Yixin Luo": [0, ["FLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives", ["Arash Tavakkol", "Mohammad Sadrosadati", "Saugata Ghose", "Jeremie Kim", "Yixin Luo", "Yaohua Wang", "Nika Mansouri-Ghiasi", "Lois Orosa", "Juan Gomez-Luna", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00041", "isca", 2018]], "Yaohua Wang": [2.698488003716193e-06, ["FLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives", ["Arash Tavakkol", "Mohammad Sadrosadati", "Saugata Ghose", "Jeremie Kim", "Yixin Luo", "Yaohua Wang", "Nika Mansouri-Ghiasi", "Lois Orosa", "Juan Gomez-Luna", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00041", "isca", 2018]], "Nika Mansouri-Ghiasi": [0, ["FLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives", ["Arash Tavakkol", "Mohammad Sadrosadati", "Saugata Ghose", "Jeremie Kim", "Yixin Luo", "Yaohua Wang", "Nika Mansouri-Ghiasi", "Lois Orosa", "Juan Gomez-Luna", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00041", "isca", 2018]], "Lois Orosa": [0, ["FLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives", ["Arash Tavakkol", "Mohammad Sadrosadati", "Saugata Ghose", "Jeremie Kim", "Yixin Luo", "Yaohua Wang", "Nika Mansouri-Ghiasi", "Lois Orosa", "Juan Gomez-Luna", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00041", "isca", 2018]], "Juan Gomez-Luna": [0, ["FLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives", ["Arash Tavakkol", "Mohammad Sadrosadati", "Saugata Ghose", "Jeremie Kim", "Yixin Luo", "Yaohua Wang", "Nika Mansouri-Ghiasi", "Lois Orosa", "Juan Gomez-Luna", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2018.00041", "isca", 2018]], "Sang Woo Jun": [0.9993349462747574, ["GraFBoost: Using Accelerated Flash Storage for External Graph Analytics", ["Sang Woo Jun", "Andy Wright", "Sizhuo Zhang", "Shuotao Xu", "Arvind"], "https://doi.org/10.1109/ISCA.2018.00042", "isca", 2018]], "Andy Wright": [0, ["GraFBoost: Using Accelerated Flash Storage for External Graph Analytics", ["Sang Woo Jun", "Andy Wright", "Sizhuo Zhang", "Shuotao Xu", "Arvind"], "https://doi.org/10.1109/ISCA.2018.00042", "isca", 2018]], "Shuotao Xu": [0, ["GraFBoost: Using Accelerated Flash Storage for External Graph Analytics", ["Sang Woo Jun", "Andy Wright", "Sizhuo Zhang", "Shuotao Xu", "Arvind"], "https://doi.org/10.1109/ISCA.2018.00042", "isca", 2018]], "Duck-Ho Bae": [0.9987554550170898, ["2B-SSD: The Case for Dual, Byte- and Block-Addressable Solid-State Drives", ["Duck-Ho Bae", "Insoon Jo", "Youra Choi", "Joo Young Hwang", "Sangyeun Cho", "Daniel D. G. Lee", "Jaeheon Jeong"], "https://doi.org/10.1109/ISCA.2018.00043", "isca", 2018]], "Insoon Jo": [0.9815696477890015, ["2B-SSD: The Case for Dual, Byte- and Block-Addressable Solid-State Drives", ["Duck-Ho Bae", "Insoon Jo", "Youra Choi", "Joo Young Hwang", "Sangyeun Cho", "Daniel D. G. Lee", "Jaeheon Jeong"], "https://doi.org/10.1109/ISCA.2018.00043", "isca", 2018]], "Youra Choi": [0.4498176723718643, ["2B-SSD: The Case for Dual, Byte- and Block-Addressable Solid-State Drives", ["Duck-Ho Bae", "Insoon Jo", "Youra Choi", "Joo Young Hwang", "Sangyeun Cho", "Daniel D. G. Lee", "Jaeheon Jeong"], "https://doi.org/10.1109/ISCA.2018.00043", "isca", 2018]], "Joo Young Hwang": [0.9967582374811172, ["2B-SSD: The Case for Dual, Byte- and Block-Addressable Solid-State Drives", ["Duck-Ho Bae", "Insoon Jo", "Youra Choi", "Joo Young Hwang", "Sangyeun Cho", "Daniel D. G. Lee", "Jaeheon Jeong"], "https://doi.org/10.1109/ISCA.2018.00043", "isca", 2018]], "Sangyeun Cho": [0.9954122602939606, ["2B-SSD: The Case for Dual, Byte- and Block-Addressable Solid-State Drives", ["Duck-Ho Bae", "Insoon Jo", "Youra Choi", "Joo Young Hwang", "Sangyeun Cho", "Daniel D. G. Lee", "Jaeheon Jeong"], "https://doi.org/10.1109/ISCA.2018.00043", "isca", 2018]], "Daniel D. G. Lee": [3.925836655760406e-09, ["2B-SSD: The Case for Dual, Byte- and Block-Addressable Solid-State Drives", ["Duck-Ho Bae", "Insoon Jo", "Youra Choi", "Joo Young Hwang", "Sangyeun Cho", "Daniel D. G. Lee", "Jaeheon Jeong"], "https://doi.org/10.1109/ISCA.2018.00043", "isca", 2018]], "Jaeheon Jeong": [0.9917404502630234, ["2B-SSD: The Case for Dual, Byte- and Block-Addressable Solid-State Drives", ["Duck-Ho Bae", "Insoon Jo", "Youra Choi", "Joo Young Hwang", "Sangyeun Cho", "Daniel D. G. Lee", "Jaeheon Jeong"], "https://doi.org/10.1109/ISCA.2018.00043", "isca", 2018]], "Mohammad Alshboul": [0, ["Lazy Persistency: A High-Performing and Write-Efficient Software Persistency Technique", ["Mohammad Alshboul", "James Tuck", "Yan Solihin"], "https://doi.org/10.1109/ISCA.2018.00044", "isca", 2018]], "James Tuck": [0, ["Lazy Persistency: A High-Performing and Write-Efficient Software Persistency Technique", ["Mohammad Alshboul", "James Tuck", "Yan Solihin"], "https://doi.org/10.1109/ISCA.2018.00044", "isca", 2018], ["Hardware Supported Permission Checks on Persistent Objects for Performance and Programmability", ["Tiancong Wang", "Sakthikumaran Sambasivam", "James Tuck"], "https://doi.org/10.1109/ISCA.2018.00046", "isca", 2018]], "Arpit Joshi": [0, ["DHTM: Durable Hardware Transactional Memory", ["Arpit Joshi", "Vijay Nagarajan", "Marcelo Cintra", "Stratis Viglas"], "https://doi.org/10.1109/ISCA.2018.00045", "isca", 2018]], "Marcelo Cintra": [0, ["DHTM: Durable Hardware Transactional Memory", ["Arpit Joshi", "Vijay Nagarajan", "Marcelo Cintra", "Stratis Viglas"], "https://doi.org/10.1109/ISCA.2018.00045", "isca", 2018]], "Stratis Viglas": [0, ["DHTM: Durable Hardware Transactional Memory", ["Arpit Joshi", "Vijay Nagarajan", "Marcelo Cintra", "Stratis Viglas"], "https://doi.org/10.1109/ISCA.2018.00045", "isca", 2018]], "Tiancong Wang": [1.0131608885188825e-09, ["Hardware Supported Permission Checks on Persistent Objects for Performance and Programmability", ["Tiancong Wang", "Sakthikumaran Sambasivam", "James Tuck"], "https://doi.org/10.1109/ISCA.2018.00046", "isca", 2018]], "Sakthikumaran Sambasivam": [0, ["Hardware Supported Permission Checks on Persistent Objects for Performance and Programmability", ["Tiancong Wang", "Sakthikumaran Sambasivam", "James Tuck"], "https://doi.org/10.1109/ISCA.2018.00046", "isca", 2018]], "Jacob Sacks": [0, ["RoboX: An End-to-End Solution to Accelerate Autonomous Control in Robotics", ["Jacob Sacks", "Divya Mahajan", "Richard C. Lawson", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00047", "isca", 2018]], "Divya Mahajan": [0, ["RoboX: An End-to-End Solution to Accelerate Autonomous Control in Robotics", ["Jacob Sacks", "Divya Mahajan", "Richard C. Lawson", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00047", "isca", 2018]], "Richard C. Lawson": [0, ["RoboX: An End-to-End Solution to Accelerate Autonomous Control in Robotics", ["Jacob Sacks", "Divya Mahajan", "Richard C. Lawson", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00047", "isca", 2018]], "Hadi Esmaeilzadeh": [0, ["RoboX: An End-to-End Solution to Accelerate Autonomous Control in Robotics", ["Jacob Sacks", "Divya Mahajan", "Richard C. Lawson", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00047", "isca", 2018], ["GANAX: A Unified MIMD-SIMD Acceleration for Generative Adversarial Networks", ["Amir Yazdanbakhsh", "Kambiz Samadi", "Nam Sung Kim", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00060", "isca", 2018], ["SnaPEA: Predictive Early Activation for Reducing Computation in Deep Convolutional Neural Networks", ["Vahideh Akhlaghi", "Amir Yazdanbakhsh", "Kambiz Samadi", "Rajesh K. Gupta", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00061", "isca", 2018], ["Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Network", ["Hardik Sharma", "Jongse Park", "Naveen Suda", "Liangzhen Lai", "Benson Chau", "Vikas Chandra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00069", "isca", 2018]], "Jaehyung Ahn": [0.9996259212493896, ["DCS-ctrl: A Fast and Flexible Device-Control Mechanism for Device-Centric Server Architecture", ["Dongup Kwon", "Jaehyung Ahn", "Dongju Chae", "Mohammadamin Ajdari", "Jaewon Lee", "Suheon Bae", "Youngsok Kim", "Jangwoo Kim"], "https://doi.org/10.1109/ISCA.2018.00048", "isca", 2018]], "Dongju Chae": [0.6551762372255325, ["DCS-ctrl: A Fast and Flexible Device-Control Mechanism for Device-Centric Server Architecture", ["Dongup Kwon", "Jaehyung Ahn", "Dongju Chae", "Mohammadamin Ajdari", "Jaewon Lee", "Suheon Bae", "Youngsok Kim", "Jangwoo Kim"], "https://doi.org/10.1109/ISCA.2018.00048", "isca", 2018]], "Mohammadamin Ajdari": [0, ["DCS-ctrl: A Fast and Flexible Device-Control Mechanism for Device-Centric Server Architecture", ["Dongup Kwon", "Jaehyung Ahn", "Dongju Chae", "Mohammadamin Ajdari", "Jaewon Lee", "Suheon Bae", "Youngsok Kim", "Jangwoo Kim"], "https://doi.org/10.1109/ISCA.2018.00048", "isca", 2018]], "Jaewon Lee": [0.8390696942806244, ["DCS-ctrl: A Fast and Flexible Device-Control Mechanism for Device-Centric Server Architecture", ["Dongup Kwon", "Jaehyung Ahn", "Dongju Chae", "Mohammadamin Ajdari", "Jaewon Lee", "Suheon Bae", "Youngsok Kim", "Jangwoo Kim"], "https://doi.org/10.1109/ISCA.2018.00048", "isca", 2018]], "Suheon Bae": [0.9820297360420227, ["DCS-ctrl: A Fast and Flexible Device-Control Mechanism for Device-Centric Server Architecture", ["Dongup Kwon", "Jaehyung Ahn", "Dongju Chae", "Mohammadamin Ajdari", "Jaewon Lee", "Suheon Bae", "Youngsok Kim", "Jangwoo Kim"], "https://doi.org/10.1109/ISCA.2018.00048", "isca", 2018]], "Raghavendra Pradyumna Pothukuchi": [0, ["Yukta: Multilayer Resource Controllers to Maximize Efficiency", ["Raghavendra Pradyumna Pothukuchi", "Sweta Yamini Pothukuchi", "Petros G. Voulgaris", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2018.00049", "isca", 2018]], "Sweta Yamini Pothukuchi": [0, ["Yukta: Multilayer Resource Controllers to Maximize Efficiency", ["Raghavendra Pradyumna Pothukuchi", "Sweta Yamini Pothukuchi", "Petros G. Voulgaris", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2018.00049", "isca", 2018]], "Petros G. Voulgaris": [0, ["Yukta: Multilayer Resource Controllers to Maximize Efficiency", ["Raghavendra Pradyumna Pothukuchi", "Sweta Yamini Pothukuchi", "Petros G. Voulgaris", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2018.00049", "isca", 2018]], "Josep Torrellas": [0, ["Yukta: Multilayer Resource Controllers to Maximize Efficiency", ["Raghavendra Pradyumna Pothukuchi", "Sweta Yamini Pothukuchi", "Petros G. Voulgaris", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2018.00049", "isca", 2018], ["HetCore: TFET-CMOS Hetero-Device Architecture for CPUs and GPUs", ["Bhargava Gopireddy", "Dimitrios Skarlatos", "Wenjuan Zhu", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2018.00072", "isca", 2018]], "Samira Mirbagher Ajorpaz": [0, ["Exploring Predictive Replacement Policies for Instruction Cache and Branch Target Buffer", ["Samira Mirbagher Ajorpaz", "Elba Garza", "Sangam Jindal", "Daniel A. Jimenez"], "https://doi.org/10.1109/ISCA.2018.00050", "isca", 2018]], "Elba Garza": [0, ["Exploring Predictive Replacement Policies for Instruction Cache and Branch Target Buffer", ["Samira Mirbagher Ajorpaz", "Elba Garza", "Sangam Jindal", "Daniel A. Jimenez"], "https://doi.org/10.1109/ISCA.2018.00050", "isca", 2018]], "Sangam Jindal": [0, ["Exploring Predictive Replacement Policies for Instruction Cache and Branch Target Buffer", ["Samira Mirbagher Ajorpaz", "Elba Garza", "Sangam Jindal", "Daniel A. Jimenez"], "https://doi.org/10.1109/ISCA.2018.00050", "isca", 2018]], "Daniel A. Jimenez": [0, ["Exploring Predictive Replacement Policies for Instruction Cache and Branch Target Buffer", ["Samira Mirbagher Ajorpaz", "Elba Garza", "Sangam Jindal", "Daniel A. Jimenez"], "https://doi.org/10.1109/ISCA.2018.00050", "isca", 2018]], "Mark Buckler": [0, ["EVA2: Exploiting Temporal Redundancy in Live Computer Vision", ["Mark Buckler", "Philip Bedoukian", "Suren Jayasuriya", "Adrian Sampson"], "https://doi.org/10.1109/ISCA.2018.00051", "isca", 2018]], "Philip Bedoukian": [0, ["EVA2: Exploiting Temporal Redundancy in Live Computer Vision", ["Mark Buckler", "Philip Bedoukian", "Suren Jayasuriya", "Adrian Sampson"], "https://doi.org/10.1109/ISCA.2018.00051", "isca", 2018]], "Suren Jayasuriya": [0, ["EVA2: Exploiting Temporal Redundancy in Live Computer Vision", ["Mark Buckler", "Philip Bedoukian", "Suren Jayasuriya", "Adrian Sampson"], "https://doi.org/10.1109/ISCA.2018.00051", "isca", 2018]], "Adrian Sampson": [0, ["EVA2: Exploiting Temporal Redundancy in Live Computer Vision", ["Mark Buckler", "Philip Bedoukian", "Suren Jayasuriya", "Adrian Sampson"], "https://doi.org/10.1109/ISCA.2018.00051", "isca", 2018]], "Yuhao Zhu": [0, ["Euphrates: Algorithm-SoC Co-Design for Low-Power Mobile Continuous Vision", ["Yuhao Zhu", "Anand Samajdar", "Matthew Mattina", "Paul N. Whatmough"], "https://doi.org/10.1109/ISCA.2018.00052", "isca", 2018]], "Anand Samajdar": [0, ["Euphrates: Algorithm-SoC Co-Design for Low-Power Mobile Continuous Vision", ["Yuhao Zhu", "Anand Samajdar", "Matthew Mattina", "Paul N. Whatmough"], "https://doi.org/10.1109/ISCA.2018.00052", "isca", 2018]], "Matthew Mattina": [0, ["Euphrates: Algorithm-SoC Co-Design for Low-Power Mobile Continuous Vision", ["Yuhao Zhu", "Anand Samajdar", "Matthew Mattina", "Paul N. Whatmough"], "https://doi.org/10.1109/ISCA.2018.00052", "isca", 2018]], "Paul N. Whatmough": [0, ["Euphrates: Algorithm-SoC Co-Design for Low-Power Mobile Continuous Vision", ["Yuhao Zhu", "Anand Samajdar", "Matthew Mattina", "Paul N. Whatmough"], "https://doi.org/10.1109/ISCA.2018.00052", "isca", 2018]], "Woo-Seok Choi": [0.9812810868024826, ["Guaranteeing Local Differential Privacy on Ultra-Low-Power Systems", ["Woo-Seok Choi", "Matthew Tomei", "Jose Rodrigo Sanchez Vicarte", "Pavan Kumar Hanumolu", "Rakesh Kumar"], "https://doi.org/10.1109/ISCA.2018.00053", "isca", 2018]], "Matthew Tomei": [0, ["Guaranteeing Local Differential Privacy on Ultra-Low-Power Systems", ["Woo-Seok Choi", "Matthew Tomei", "Jose Rodrigo Sanchez Vicarte", "Pavan Kumar Hanumolu", "Rakesh Kumar"], "https://doi.org/10.1109/ISCA.2018.00053", "isca", 2018]], "Jose Rodrigo Sanchez Vicarte": [0, ["Guaranteeing Local Differential Privacy on Ultra-Low-Power Systems", ["Woo-Seok Choi", "Matthew Tomei", "Jose Rodrigo Sanchez Vicarte", "Pavan Kumar Hanumolu", "Rakesh Kumar"], "https://doi.org/10.1109/ISCA.2018.00053", "isca", 2018]], "Pavan Kumar Hanumolu": [0, ["Guaranteeing Local Differential Privacy on Ultra-Low-Power Systems", ["Woo-Seok Choi", "Matthew Tomei", "Jose Rodrigo Sanchez Vicarte", "Pavan Kumar Hanumolu", "Rakesh Kumar"], "https://doi.org/10.1109/ISCA.2018.00053", "isca", 2018]], "Rakesh Kumar": [0, ["Guaranteeing Local Differential Privacy on Ultra-Low-Power Systems", ["Woo-Seok Choi", "Matthew Tomei", "Jose Rodrigo Sanchez Vicarte", "Pavan Kumar Hanumolu", "Rakesh Kumar"], "https://doi.org/10.1109/ISCA.2018.00053", "isca", 2018]], "Cheng Tan": [0, ["Stitch: Fusible Heterogeneous Accelerators Enmeshed with Many-Core Architecture for Wearables", ["Cheng Tan", "Manupa Karunaratne", "Tulika Mitra", "Li-Shiuan Peh"], "https://doi.org/10.1109/ISCA.2018.00054", "isca", 2018]], "Manupa Karunaratne": [0, ["Stitch: Fusible Heterogeneous Accelerators Enmeshed with Many-Core Architecture for Wearables", ["Cheng Tan", "Manupa Karunaratne", "Tulika Mitra", "Li-Shiuan Peh"], "https://doi.org/10.1109/ISCA.2018.00054", "isca", 2018]], "Tulika Mitra": [0, ["Stitch: Fusible Heterogeneous Accelerators Enmeshed with Many-Core Architecture for Wearables", ["Cheng Tan", "Manupa Karunaratne", "Tulika Mitra", "Li-Shiuan Peh"], "https://doi.org/10.1109/ISCA.2018.00054", "isca", 2018]], "Li-Shiuan Peh": [0, ["Stitch: Fusible Heterogeneous Accelerators Enmeshed with Many-Core Architecture for Wearables", ["Cheng Tan", "Manupa Karunaratne", "Tulika Mitra", "Li-Shiuan Peh"], "https://doi.org/10.1109/ISCA.2018.00054", "isca", 2018]], "Kate Nguyen": [0, ["Nonblocking Memory Refresh", ["Kate Nguyen", "Kehan Lyu", "Xianze Meng", "Vilas Sridharan", "Xun Jian"], "https://doi.org/10.1109/ISCA.2018.00055", "isca", 2018]], "Kehan Lyu": [0, ["Nonblocking Memory Refresh", ["Kate Nguyen", "Kehan Lyu", "Xianze Meng", "Vilas Sridharan", "Xun Jian"], "https://doi.org/10.1109/ISCA.2018.00055", "isca", 2018]], "Xianze Meng": [0, ["Nonblocking Memory Refresh", ["Kate Nguyen", "Kehan Lyu", "Xianze Meng", "Vilas Sridharan", "Xun Jian"], "https://doi.org/10.1109/ISCA.2018.00055", "isca", 2018]], "Vilas Sridharan": [0, ["Nonblocking Memory Refresh", ["Kate Nguyen", "Kehan Lyu", "Xianze Meng", "Vilas Sridharan", "Xun Jian"], "https://doi.org/10.1109/ISCA.2018.00055", "isca", 2018]], "Xun Jian": [0, ["Nonblocking Memory Refresh", ["Kate Nguyen", "Kehan Lyu", "Xianze Meng", "Vilas Sridharan", "Xun Jian"], "https://doi.org/10.1109/ISCA.2018.00055", "isca", 2018]], "Kanad Sinha": [0, ["Practical Memory Safety with REST", ["Kanad Sinha", "Simha Sethumadhavan"], "https://doi.org/10.1109/ISCA.2018.00056", "isca", 2018]], "Simha Sethumadhavan": [0, ["Practical Memory Safety with REST", ["Kanad Sinha", "Simha Sethumadhavan"], "https://doi.org/10.1109/ISCA.2018.00056", "isca", 2018]], "Seyed Mohammad Seyedzadeh": [0, ["Mitigating Wordline Crosstalk Using Adaptive Trees of Counters", ["Seyed Mohammad Seyedzadeh", "Alex K. Jones", "Rami G. Melhem"], "https://doi.org/10.1109/ISCA.2018.00057", "isca", 2018]], "Alex K. Jones": [0, ["Mitigating Wordline Crosstalk Using Adaptive Trees of Counters", ["Seyed Mohammad Seyedzadeh", "Alex K. Jones", "Rami G. Melhem"], "https://doi.org/10.1109/ISCA.2018.00057", "isca", 2018]], "Rami G. Melhem": [0, ["Mitigating Wordline Crosstalk Using Adaptive Trees of Counters", ["Seyed Mohammad Seyedzadeh", "Alex K. Jones", "Rami G. Melhem"], "https://doi.org/10.1109/ISCA.2018.00057", "isca", 2018]], "Mohammadkazem Taram": [0, ["Mobilizing the Micro-Ops: Exploiting Context Sensitive Decoding for Security and Energy Efficiency", ["Mohammadkazem Taram", "Ashish Venkat", "Dean M. Tullsen"], "https://doi.org/10.1109/ISCA.2018.00058", "isca", 2018]], "Ashish Venkat": [0, ["Mobilizing the Micro-Ops: Exploiting Context Sensitive Decoding for Security and Energy Efficiency", ["Mohammadkazem Taram", "Ashish Venkat", "Dean M. Tullsen"], "https://doi.org/10.1109/ISCA.2018.00058", "isca", 2018]], "Alric Althoff": [0, ["Hiding Intermittent Information Leakage with Architectural Support for Blinking", ["Alric Althoff", "Joseph McMahan", "Luis Vega Gutierrez", "Scott Davidson", "Timothy Sherwood", "Michael Bedford Taylor", "Ryan Kastner"], "https://doi.org/10.1109/ISCA.2018.00059", "isca", 2018]], "Luis Vega Gutierrez": [0, ["Hiding Intermittent Information Leakage with Architectural Support for Blinking", ["Alric Althoff", "Joseph McMahan", "Luis Vega Gutierrez", "Scott Davidson", "Timothy Sherwood", "Michael Bedford Taylor", "Ryan Kastner"], "https://doi.org/10.1109/ISCA.2018.00059", "isca", 2018]], "Scott Davidson": [0, ["Hiding Intermittent Information Leakage with Architectural Support for Blinking", ["Alric Althoff", "Joseph McMahan", "Luis Vega Gutierrez", "Scott Davidson", "Timothy Sherwood", "Michael Bedford Taylor", "Ryan Kastner"], "https://doi.org/10.1109/ISCA.2018.00059", "isca", 2018]], "Michael Bedford Taylor": [0, ["Hiding Intermittent Information Leakage with Architectural Support for Blinking", ["Alric Althoff", "Joseph McMahan", "Luis Vega Gutierrez", "Scott Davidson", "Timothy Sherwood", "Michael Bedford Taylor", "Ryan Kastner"], "https://doi.org/10.1109/ISCA.2018.00059", "isca", 2018]], "Ryan Kastner": [0, ["Hiding Intermittent Information Leakage with Architectural Support for Blinking", ["Alric Althoff", "Joseph McMahan", "Luis Vega Gutierrez", "Scott Davidson", "Timothy Sherwood", "Michael Bedford Taylor", "Ryan Kastner"], "https://doi.org/10.1109/ISCA.2018.00059", "isca", 2018]], "Amir Yazdanbakhsh": [0, ["GANAX: A Unified MIMD-SIMD Acceleration for Generative Adversarial Networks", ["Amir Yazdanbakhsh", "Kambiz Samadi", "Nam Sung Kim", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00060", "isca", 2018], ["SnaPEA: Predictive Early Activation for Reducing Computation in Deep Convolutional Neural Networks", ["Vahideh Akhlaghi", "Amir Yazdanbakhsh", "Kambiz Samadi", "Rajesh K. Gupta", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00061", "isca", 2018]], "Kambiz Samadi": [0, ["GANAX: A Unified MIMD-SIMD Acceleration for Generative Adversarial Networks", ["Amir Yazdanbakhsh", "Kambiz Samadi", "Nam Sung Kim", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00060", "isca", 2018], ["SnaPEA: Predictive Early Activation for Reducing Computation in Deep Convolutional Neural Networks", ["Vahideh Akhlaghi", "Amir Yazdanbakhsh", "Kambiz Samadi", "Rajesh K. Gupta", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00061", "isca", 2018]], "Vahideh Akhlaghi": [0, ["SnaPEA: Predictive Early Activation for Reducing Computation in Deep Convolutional Neural Networks", ["Vahideh Akhlaghi", "Amir Yazdanbakhsh", "Kambiz Samadi", "Rajesh K. Gupta", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00061", "isca", 2018]], "Rajesh K. Gupta": [0, ["SnaPEA: Predictive Early Activation for Reducing Computation in Deep Convolutional Neural Networks", ["Vahideh Akhlaghi", "Amir Yazdanbakhsh", "Kambiz Samadi", "Rajesh K. Gupta", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00061", "isca", 2018]], "Kartik Hegde": [0, ["UCNN: Exploiting Computational Reuse in Deep Neural Networks via Weight Repetition", ["Kartik Hegde", "Jiyong Yu", "Rohit Agrawal", "Mengjia Yan", "Michael Pellauer", "Christopher W. Fletcher"], "https://doi.org/10.1109/ISCA.2018.00062", "isca", 2018]], "Jiyong Yu": [0.36496105045080185, ["UCNN: Exploiting Computational Reuse in Deep Neural Networks via Weight Repetition", ["Kartik Hegde", "Jiyong Yu", "Rohit Agrawal", "Mengjia Yan", "Michael Pellauer", "Christopher W. Fletcher"], "https://doi.org/10.1109/ISCA.2018.00062", "isca", 2018]], "Rohit Agrawal": [0, ["UCNN: Exploiting Computational Reuse in Deep Neural Networks via Weight Repetition", ["Kartik Hegde", "Jiyong Yu", "Rohit Agrawal", "Mengjia Yan", "Michael Pellauer", "Christopher W. Fletcher"], "https://doi.org/10.1109/ISCA.2018.00062", "isca", 2018]], "Mengjia Yan": [0, ["UCNN: Exploiting Computational Reuse in Deep Neural Networks via Weight Repetition", ["Kartik Hegde", "Jiyong Yu", "Rohit Agrawal", "Mengjia Yan", "Michael Pellauer", "Christopher W. Fletcher"], "https://doi.org/10.1109/ISCA.2018.00062", "isca", 2018]], "Michael Pellauer": [0, ["UCNN: Exploiting Computational Reuse in Deep Neural Networks via Weight Repetition", ["Kartik Hegde", "Jiyong Yu", "Rohit Agrawal", "Mengjia Yan", "Michael Pellauer", "Christopher W. Fletcher"], "https://doi.org/10.1109/ISCA.2018.00062", "isca", 2018]], "Christopher W. Fletcher": [0, ["UCNN: Exploiting Computational Reuse in Deep Neural Networks via Weight Repetition", ["Kartik Hegde", "Jiyong Yu", "Rohit Agrawal", "Mengjia Yan", "Michael Pellauer", "Christopher W. Fletcher"], "https://doi.org/10.1109/ISCA.2018.00062", "isca", 2018]], "Eunhyeok Park": [0.9999949932098389, ["Energy-Efficient Neural Network Accelerator Based on Outlier-Aware Low-Precision Computation", ["Eunhyeok Park", "Dongyoung Kim", "Sungjoo Yoo"], "https://doi.org/10.1109/ISCA.2018.00063", "isca", 2018]], "Dongyoung Kim": [0.9999763071537018, ["Energy-Efficient Neural Network Accelerator Based on Outlier-Aware Low-Precision Computation", ["Eunhyeok Park", "Dongyoung Kim", "Sungjoo Yoo"], "https://doi.org/10.1109/ISCA.2018.00063", "isca", 2018]], "Sungjoo Yoo": [1, ["Energy-Efficient Neural Network Accelerator Based on Outlier-Aware Low-Precision Computation", ["Eunhyeok Park", "Dongyoung Kim", "Sungjoo Yoo"], "https://doi.org/10.1109/ISCA.2018.00063", "isca", 2018]], "Aniruddh Ramrakhyani": [0, ["Synchronized Progress in Interconnection Networks (SPIN): A New Theory for Deadlock Freedom", ["Aniruddh Ramrakhyani", "Paul V. Gratz", "Tushar Krishna"], "https://doi.org/10.1109/ISCA.2018.00064", "isca", 2018]], "Paul V. Gratz": [0, ["Synchronized Progress in Interconnection Networks (SPIN): A New Theory for Deadlock Freedom", ["Aniruddh Ramrakhyani", "Paul V. Gratz", "Tushar Krishna"], "https://doi.org/10.1109/ISCA.2018.00064", "isca", 2018]], "Gwangsun Kim": [0.9631667882204056, ["TCEP: Traffic Consolidation for Energy-Proportional High-Radix Networks", ["Gwangsun Kim", "Hayoung Choi", "John Kim"], "https://doi.org/10.1109/ISCA.2018.00065", "isca", 2018]], "Hayoung Choi": [0.9535626918077469, ["TCEP: Traffic Consolidation for Energy-Proportional High-Radix Networks", ["Gwangsun Kim", "Hayoung Choi", "John Kim"], "https://doi.org/10.1109/ISCA.2018.00065", "isca", 2018]], "John Kim": [1, ["TCEP: Traffic Consolidation for Energy-Proportional High-Radix Networks", ["Gwangsun Kim", "Hayoung Choi", "John Kim"], "https://doi.org/10.1109/ISCA.2018.00065", "isca", 2018]], "Jieming Yin": [0, ["Modular Routing Design for Chiplet-Based Systems", ["Jieming Yin", "Zhifeng Lin", "Onur Kayiran", "Matthew Poremba", "Muhammad Shoaib Bin Altaf", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "https://doi.org/10.1109/ISCA.2018.00066", "isca", 2018]], "Zhifeng Lin": [0, ["Modular Routing Design for Chiplet-Based Systems", ["Jieming Yin", "Zhifeng Lin", "Onur Kayiran", "Matthew Poremba", "Muhammad Shoaib Bin Altaf", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "https://doi.org/10.1109/ISCA.2018.00066", "isca", 2018]], "Onur Kayiran": [0, ["Modular Routing Design for Chiplet-Based Systems", ["Jieming Yin", "Zhifeng Lin", "Onur Kayiran", "Matthew Poremba", "Muhammad Shoaib Bin Altaf", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "https://doi.org/10.1109/ISCA.2018.00066", "isca", 2018]], "Matthew Poremba": [0, ["Modular Routing Design for Chiplet-Based Systems", ["Jieming Yin", "Zhifeng Lin", "Onur Kayiran", "Matthew Poremba", "Muhammad Shoaib Bin Altaf", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "https://doi.org/10.1109/ISCA.2018.00066", "isca", 2018]], "Muhammad Shoaib Bin Altaf": [0, ["Modular Routing Design for Chiplet-Based Systems", ["Jieming Yin", "Zhifeng Lin", "Onur Kayiran", "Matthew Poremba", "Muhammad Shoaib Bin Altaf", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "https://doi.org/10.1109/ISCA.2018.00066", "isca", 2018]], "Natalie D. Enright Jerger": [0, ["Modular Routing Design for Chiplet-Based Systems", ["Jieming Yin", "Zhifeng Lin", "Onur Kayiran", "Matthew Poremba", "Muhammad Shoaib Bin Altaf", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "https://doi.org/10.1109/ISCA.2018.00066", "isca", 2018]], "Nachiket Kapre": [0, ["FastTrack: Leveraging Heterogeneous FPGA Wires to Design Low-Cost High-Performance Soft NoCs", ["Nachiket Kapre", "Tushar Krishna"], "https://doi.org/10.1109/ISCA.2018.00067", "isca", 2018]], "Mingcong Song": [9.974575959859067e-06, ["Prediction Based Execution on Deep Neural Networks", ["Mingcong Song", "Jiechen Zhao", "Yang Hu", "Jiaqi Zhang", "Tao Li"], "https://doi.org/10.1109/ISCA.2018.00068", "isca", 2018]], "Jiechen Zhao": [0, ["Prediction Based Execution on Deep Neural Networks", ["Mingcong Song", "Jiechen Zhao", "Yang Hu", "Jiaqi Zhang", "Tao Li"], "https://doi.org/10.1109/ISCA.2018.00068", "isca", 2018]], "Yang Hu": [0, ["Prediction Based Execution on Deep Neural Networks", ["Mingcong Song", "Jiechen Zhao", "Yang Hu", "Jiaqi Zhang", "Tao Li"], "https://doi.org/10.1109/ISCA.2018.00068", "isca", 2018]], "Jiaqi Zhang": [0, ["Prediction Based Execution on Deep Neural Networks", ["Mingcong Song", "Jiechen Zhao", "Yang Hu", "Jiaqi Zhang", "Tao Li"], "https://doi.org/10.1109/ISCA.2018.00068", "isca", 2018]], "Tao Li": [0, ["Prediction Based Execution on Deep Neural Networks", ["Mingcong Song", "Jiechen Zhao", "Yang Hu", "Jiaqi Zhang", "Tao Li"], "https://doi.org/10.1109/ISCA.2018.00068", "isca", 2018]], "Hardik Sharma": [0, ["Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Network", ["Hardik Sharma", "Jongse Park", "Naveen Suda", "Liangzhen Lai", "Benson Chau", "Vikas Chandra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00069", "isca", 2018]], "Jongse Park": [0.8267739117145538, ["Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Network", ["Hardik Sharma", "Jongse Park", "Naveen Suda", "Liangzhen Lai", "Benson Chau", "Vikas Chandra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00069", "isca", 2018]], "Naveen Suda": [0, ["Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Network", ["Hardik Sharma", "Jongse Park", "Naveen Suda", "Liangzhen Lai", "Benson Chau", "Vikas Chandra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00069", "isca", 2018]], "Liangzhen Lai": [0, ["Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Network", ["Hardik Sharma", "Jongse Park", "Naveen Suda", "Liangzhen Lai", "Benson Chau", "Vikas Chandra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00069", "isca", 2018]], "Benson Chau": [0, ["Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Network", ["Hardik Sharma", "Jongse Park", "Naveen Suda", "Liangzhen Lai", "Benson Chau", "Vikas Chandra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00069", "isca", 2018]], "Vikas Chandra": [0, ["Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Network", ["Hardik Sharma", "Jongse Park", "Naveen Suda", "Liangzhen Lai", "Benson Chau", "Vikas Chandra", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2018.00069", "isca", 2018]], "Animesh Jain": [0, ["Gist: Efficient Data Encoding for Deep Neural Network Training", ["Animesh Jain", "Amar Phanishayee", "Jason Mars", "Lingjia Tang", "Gennady Pekhimenko"], "https://doi.org/10.1109/ISCA.2018.00070", "isca", 2018]], "Amar Phanishayee": [0, ["Gist: Efficient Data Encoding for Deep Neural Network Training", ["Animesh Jain", "Amar Phanishayee", "Jason Mars", "Lingjia Tang", "Gennady Pekhimenko"], "https://doi.org/10.1109/ISCA.2018.00070", "isca", 2018]], "Reza Yazdani": [0, ["The Dark Side of DNN Pruning", ["Reza Yazdani", "Marc Riera", "Jose-Maria Arnau", "Antonio Gonzalez"], "https://doi.org/10.1109/ISCA.2018.00071", "isca", 2018]], "Bhargava Gopireddy": [0, ["HetCore: TFET-CMOS Hetero-Device Architecture for CPUs and GPUs", ["Bhargava Gopireddy", "Dimitrios Skarlatos", "Wenjuan Zhu", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2018.00072", "isca", 2018]], "Dimitrios Skarlatos": [0, ["HetCore: TFET-CMOS Hetero-Device Architecture for CPUs and GPUs", ["Bhargava Gopireddy", "Dimitrios Skarlatos", "Wenjuan Zhu", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2018.00072", "isca", 2018]], "Wenjuan Zhu": [0, ["HetCore: TFET-CMOS Hetero-Device Architecture for CPUs and GPUs", ["Bhargava Gopireddy", "Dimitrios Skarlatos", "Wenjuan Zhu", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2018.00072", "isca", 2018]], "Farzad Khorasani": [0, ["RegMutex: Inter-Warp GPU Register Time-Sharing", ["Farzad Khorasani", "Hodjat Asghari Esfeden", "Amin Farmahini Farahani", "Nuwan Jayasena", "Vivek Sarkar"], "https://doi.org/10.1109/ISCA.2018.00073", "isca", 2018]], "Hodjat Asghari Esfeden": [0, ["RegMutex: Inter-Warp GPU Register Time-Sharing", ["Farzad Khorasani", "Hodjat Asghari Esfeden", "Amin Farmahini Farahani", "Nuwan Jayasena", "Vivek Sarkar"], "https://doi.org/10.1109/ISCA.2018.00073", "isca", 2018]], "Amin Farmahini Farahani": [0, ["RegMutex: Inter-Warp GPU Register Time-Sharing", ["Farzad Khorasani", "Hodjat Asghari Esfeden", "Amin Farmahini Farahani", "Nuwan Jayasena", "Vivek Sarkar"], "https://doi.org/10.1109/ISCA.2018.00073", "isca", 2018]], "Nuwan Jayasena": [0, ["RegMutex: Inter-Warp GPU Register Time-Sharing", ["Farzad Khorasani", "Hodjat Asghari Esfeden", "Amin Farmahini Farahani", "Nuwan Jayasena", "Vivek Sarkar"], "https://doi.org/10.1109/ISCA.2018.00073", "isca", 2018]], "Vivek Sarkar": [0, ["RegMutex: Inter-Warp GPU Register Time-Sharing", ["Farzad Khorasani", "Hodjat Asghari Esfeden", "Amin Farmahini Farahani", "Nuwan Jayasena", "Vivek Sarkar"], "https://doi.org/10.1109/ISCA.2018.00073", "isca", 2018]], "Jan Vesely": [0, ["Generic System Calls for GPUs", ["Jan Vesely", "Arkaprava Basu", "Abhishek Bhattacharjee", "Gabriel H. Loh", "Mark Oskin", "Steven K. Reinhardt"], "https://doi.org/10.1109/ISCA.2018.00075", "isca", 2018]]}