{
    "task_endtask/inside_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "task_endtask/inside_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "inside_port.v",
        "max_rss(MiB)": 36,
        "exec_time(ms)": 91.4,
        "synthesis_time(ms)": 8.4,
        "Pi": 16,
        "Po": 16,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "task_endtask/inside_port/k6_N10_40nm": {
        "test_name": "task_endtask/inside_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "inside_port.v",
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 18.9,
        "synthesis_time(ms)": 9.2,
        "Pi": 16,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "task_endtask/inside_port/k6_N10_mem32K_40nm": {
        "test_name": "task_endtask/inside_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "inside_port.v",
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 77.7,
        "synthesis_time(ms)": 8.1,
        "Pi": 16,
        "Po": 16,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "task_endtask/inside_port/no_arch": {
        "test_name": "task_endtask/inside_port/no_arch",
        "verilog": "inside_port.v",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 11.5,
        "synthesis_time(ms)": 10.1,
        "Pi": 16,
        "Po": 16,
        "Longest Path": 2,
        "Average Path": 2
    },
    "task_endtask/outside_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "task_endtask/outside_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "outside_port.v",
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 91.3,
        "synthesis_time(ms)": 8.2,
        "Pi": 16,
        "Po": 16,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "task_endtask/outside_port/k6_N10_40nm": {
        "test_name": "task_endtask/outside_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "outside_port.v",
        "max_rss(MiB)": 18.4,
        "exec_time(ms)": 14.3,
        "synthesis_time(ms)": 8.5,
        "Pi": 16,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "task_endtask/outside_port/k6_N10_mem32K_40nm": {
        "test_name": "task_endtask/outside_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "outside_port.v",
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 89.3,
        "synthesis_time(ms)": 8.4,
        "Pi": 16,
        "Po": 16,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "task_endtask/outside_port/no_arch": {
        "test_name": "task_endtask/outside_port/no_arch",
        "verilog": "outside_port.v",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 10,
        "synthesis_time(ms)": 8.6,
        "Pi": 16,
        "Po": 16,
        "Longest Path": 2,
        "Average Path": 2
    },
    "task_endtask/task_call_function/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "task_endtask/task_call_function/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "task_call_function.v",
        "exit": 134,
        "errors": [
            "NETLIST task_call_function.v:27 This output (simple_op.task_instance_0.function_instance_0^flip_one) must exist...must be an error"
        ],
        "generic logic size": 4
    },
    "task_endtask/task_call_function/k6_N10_40nm": {
        "test_name": "task_endtask/task_call_function/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "task_call_function.v",
        "exit": 134,
        "errors": [
            "NETLIST task_call_function.v:27 This output (simple_op.task_instance_0.function_instance_0^flip_one) must exist...must be an error"
        ],
        "generic logic size": 6
    },
    "task_endtask/task_call_function/k6_N10_mem32K_40nm": {
        "test_name": "task_endtask/task_call_function/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "task_call_function.v",
        "exit": 134,
        "errors": [
            "NETLIST task_call_function.v:27 This output (simple_op.task_instance_0.function_instance_0^flip_one) must exist...must be an error"
        ],
        "generic logic size": 6
    },
    "task_endtask/task_call_function/no_arch": {
        "test_name": "task_endtask/task_call_function/no_arch",
        "verilog": "task_call_function.v",
        "exit": 134,
        "errors": [
            "NETLIST task_call_function.v:27 This output (simple_op.task_instance_0.function_instance_0^flip_one) must exist...must be an error"
        ]
    },
    "task_endtask/task_call_task/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "task_endtask/task_call_task/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "task_call_task.v",
        "exit": 134,
        "errors": [
            "NETLIST task_call_task.v:29 This output (simple_op.task_instance_0.task_instance_2^out) must exist...must be an error"
        ],
        "generic logic size": 4
    },
    "task_endtask/task_call_task/k6_N10_40nm": {
        "test_name": "task_endtask/task_call_task/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "task_call_task.v",
        "exit": 134,
        "errors": [
            "NETLIST task_call_task.v:29 This output (simple_op.task_instance_0.task_instance_2^out) must exist...must be an error"
        ],
        "generic logic size": 6
    },
    "task_endtask/task_call_task/k6_N10_mem32K_40nm": {
        "test_name": "task_endtask/task_call_task/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "task_call_task.v",
        "exit": 134,
        "errors": [
            "NETLIST task_call_task.v:29 This output (simple_op.task_instance_0.task_instance_2^out) must exist...must be an error"
        ],
        "generic logic size": 6
    },
    "task_endtask/task_call_task/no_arch": {
        "test_name": "task_endtask/task_call_task/no_arch",
        "verilog": "task_call_task.v",
        "exit": 134,
        "errors": [
            "NETLIST task_call_task.v:29 This output (simple_op.task_instance_0.task_instance_2^out) must exist...must be an error"
        ]
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
