// Seed: 1417168538
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output wire id_2,
    output supply1 id_3,
    input tri1 id_4,
    output uwire id_5
);
  parameter id_7 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd58
) (
    input tri1 _id_0,
    input supply1 id_1,
    output tri id_2,
    input wand id_3,
    input supply0 id_4,
    input wand id_5
);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_2,
      id_2,
      id_4,
      id_2
  );
  assign modCall_1.id_5 = 0;
  assign id_2 = id_3;
  logic [-1 : id_0] id_7 = 1;
  wire id_8;
  ;
endmodule
