<stg><name>apply_reward_signal_Pipeline_REWARD_OUTER_REWARD_INNER</name>


<trans_list>

<trans id="168" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %sext_ln223_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln223

]]></Node>
<StgValue><ssdm name="sext_ln223_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:4 %sext_ln230_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sext_ln230

]]></Node>
<StgValue><ssdm name="sext_ln230_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="40" op_0_bw="16">
<![CDATA[
newFuncRoot:5 %sext_ln223_cast = sext i16 %sext_ln223_read

]]></Node>
<StgValue><ssdm name="sext_ln223_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="26" op_0_bw="10">
<![CDATA[
newFuncRoot:6 %sext_ln230_cast = sext i10 %sext_ln230_read

]]></Node>
<StgValue><ssdm name="sext_ln230_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_0, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_1, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_2, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_3, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_0, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_1, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_2, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_3, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_4, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_5, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_6, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_7, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i13 0, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:20 %store_ln223 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:21 %store_ln224 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:22 %br_ln0 = br void %for.body6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body6:0 %indvar_flatten_load = load i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body6:1 %icmp_ln223 = icmp_eq  i13 %indvar_flatten_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln223"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body6:2 %add_ln223_1 = add i13 %indvar_flatten_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln223_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body6:3 %br_ln223 = br i1 %icmp_ln223, void %for.inc26, void %return.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:1 %store_ln223 = store i13 %add_ln223_1, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc26:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc26:1 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc26:2 %add_ln223 = add i7 %i_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln223"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc26:5 %icmp_ln224 = icmp_eq  i7 %j_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln224"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc26:6 %select_ln223 = select i1 %icmp_ln224, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln223"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc26:7 %select_ln223_1 = select i1 %icmp_ln224, i7 %add_ln223, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln223_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="7">
<![CDATA[
for.inc26:8 %trunc_ln224 = trunc i7 %select_ln223_1

]]></Node>
<StgValue><ssdm name="trunc_ln224"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="7">
<![CDATA[
for.inc26:9 %trunc_ln224_1 = trunc i7 %select_ln223

]]></Node>
<StgValue><ssdm name="trunc_ln224_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="7">
<![CDATA[
for.inc26:10 %trunc_ln224_2 = trunc i7 %select_ln223

]]></Node>
<StgValue><ssdm name="trunc_ln224_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc26:12 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln223, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc26:23 %lshr_ln224_1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln223, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln224_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
for.inc26:24 %tmp_113 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln224, i4 %lshr_ln224_1

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="10">
<![CDATA[
for.inc26:25 %zext_ln227 = zext i10 %tmp_113

]]></Node>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26:26 %p_ZL18eligibility_traces_0_addr = getelementptr i16 %p_ZL18eligibility_traces_0, i64 0, i64 %zext_ln227

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_0_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26:27 %p_ZL18eligibility_traces_1_addr = getelementptr i16 %p_ZL18eligibility_traces_1, i64 0, i64 %zext_ln227

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_1_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26:28 %p_ZL18eligibility_traces_2_addr = getelementptr i16 %p_ZL18eligibility_traces_2, i64 0, i64 %zext_ln227

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_2_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26:29 %p_ZL18eligibility_traces_3_addr = getelementptr i16 %p_ZL18eligibility_traces_3, i64 0, i64 %zext_ln227

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_3_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="10">
<![CDATA[
for.inc26:30 %p_ZL18eligibility_traces_0_load = load i10 %p_ZL18eligibility_traces_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_0_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="10">
<![CDATA[
for.inc26:31 %p_ZL18eligibility_traces_1_load = load i10 %p_ZL18eligibility_traces_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_1_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="10">
<![CDATA[
for.inc26:32 %p_ZL18eligibility_traces_2_load = load i10 %p_ZL18eligibility_traces_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_2_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="10">
<![CDATA[
for.inc26:33 %p_ZL18eligibility_traces_3_load = load i10 %p_ZL18eligibility_traces_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_3_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:0 %add_ln224 = add i7 %select_ln223, i7 1

]]></Node>
<StgValue><ssdm name="add_ln224"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:2 %store_ln223 = store i7 %select_ln223_1, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:3 %store_ln224 = store i7 %add_ln224, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
for.inc:4 %br_ln224 = br void %for.body6

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="10">
<![CDATA[
for.inc26:30 %p_ZL18eligibility_traces_0_load = load i10 %p_ZL18eligibility_traces_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_0_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="10">
<![CDATA[
for.inc26:31 %p_ZL18eligibility_traces_1_load = load i10 %p_ZL18eligibility_traces_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_1_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="10">
<![CDATA[
for.inc26:32 %p_ZL18eligibility_traces_2_load = load i10 %p_ZL18eligibility_traces_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_2_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="10">
<![CDATA[
for.inc26:33 %p_ZL18eligibility_traces_3_load = load i10 %p_ZL18eligibility_traces_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_3_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.inc26:34 %trace = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %p_ZL18eligibility_traces_0_load, i2 1, i16 %p_ZL18eligibility_traces_1_load, i2 2, i16 %p_ZL18eligibility_traces_2_load, i2 3, i16 %p_ZL18eligibility_traces_3_load, i16 0, i2 %trunc_ln224_1

]]></Node>
<StgValue><ssdm name="trace"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc26:35 %icmp_ln228 = icmp_eq  i16 %trace, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln228"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc26:36 %br_ln228 = br i1 %icmp_ln228, void %if.then10_ifconv, void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc26:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @REWARD_OUTER_REWARD_INNER_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc26:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0">
<![CDATA[
for.inc26:11 %specpipeline_ln225 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln225"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc26:13 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln224, i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="9">
<![CDATA[
for.inc26:14 %zext_ln229 = zext i9 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln229"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26:15 %p_ZL13weight_memory_0_addr = getelementptr i8 %p_ZL13weight_memory_0, i64 0, i64 %zext_ln229

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_0_addr"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26:16 %p_ZL13weight_memory_1_addr = getelementptr i8 %p_ZL13weight_memory_1, i64 0, i64 %zext_ln229

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_1_addr"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26:17 %p_ZL13weight_memory_2_addr = getelementptr i8 %p_ZL13weight_memory_2, i64 0, i64 %zext_ln229

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_2_addr"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26:18 %p_ZL13weight_memory_3_addr = getelementptr i8 %p_ZL13weight_memory_3, i64 0, i64 %zext_ln229

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_3_addr"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26:19 %p_ZL13weight_memory_4_addr = getelementptr i8 %p_ZL13weight_memory_4, i64 0, i64 %zext_ln229

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_4_addr"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26:20 %p_ZL13weight_memory_5_addr = getelementptr i8 %p_ZL13weight_memory_5, i64 0, i64 %zext_ln229

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_5_addr"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26:21 %p_ZL13weight_memory_6_addr = getelementptr i8 %p_ZL13weight_memory_6, i64 0, i64 %zext_ln229

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_6_addr"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26:22 %p_ZL13weight_memory_7_addr = getelementptr i8 %p_ZL13weight_memory_7, i64 0, i64 %zext_ln229

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_7_addr"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="9">
<![CDATA[
if.then10_ifconv:0 %p_ZL13weight_memory_0_load = load i9 %p_ZL13weight_memory_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_0_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="9">
<![CDATA[
if.then10_ifconv:1 %p_ZL13weight_memory_1_load = load i9 %p_ZL13weight_memory_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_1_load"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="9">
<![CDATA[
if.then10_ifconv:2 %p_ZL13weight_memory_2_load = load i9 %p_ZL13weight_memory_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_2_load"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="9">
<![CDATA[
if.then10_ifconv:3 %p_ZL13weight_memory_3_load = load i9 %p_ZL13weight_memory_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_3_load"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="9">
<![CDATA[
if.then10_ifconv:4 %p_ZL13weight_memory_4_load = load i9 %p_ZL13weight_memory_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_4_load"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="9">
<![CDATA[
if.then10_ifconv:5 %p_ZL13weight_memory_5_load = load i9 %p_ZL13weight_memory_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_5_load"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="9">
<![CDATA[
if.then10_ifconv:6 %p_ZL13weight_memory_6_load = load i9 %p_ZL13weight_memory_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_6_load"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="9">
<![CDATA[
if.then10_ifconv:7 %p_ZL13weight_memory_7_load = load i9 %p_ZL13weight_memory_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_7_load"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="26" op_0_bw="16">
<![CDATA[
if.then10_ifconv:9 %sext_ln230_1 = sext i16 %trace

]]></Node>
<StgValue><ssdm name="sext_ln230_1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.then10_ifconv:10 %mul_ln230 = mul i26 %sext_ln230_1, i26 %sext_ln230_cast

]]></Node>
<StgValue><ssdm name="mul_ln230"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then10_ifconv:31 %switch_ln231 = switch i3 %trunc_ln224_2, void %arrayidx142.case.7, i3 0, void %arrayidx142.case.0, i3 1, void %arrayidx142.case.1, i3 2, void %arrayidx142.case.2, i3 3, void %arrayidx142.case.3, i3 4, void %arrayidx142.case.4, i3 5, void %arrayidx142.case.5, i3 6, void %arrayidx142.case.6

]]></Node>
<StgValue><ssdm name="switch_ln231"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="94" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="9">
<![CDATA[
if.then10_ifconv:0 %p_ZL13weight_memory_0_load = load i9 %p_ZL13weight_memory_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_0_load"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="9">
<![CDATA[
if.then10_ifconv:1 %p_ZL13weight_memory_1_load = load i9 %p_ZL13weight_memory_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_1_load"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="9">
<![CDATA[
if.then10_ifconv:2 %p_ZL13weight_memory_2_load = load i9 %p_ZL13weight_memory_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_2_load"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="9">
<![CDATA[
if.then10_ifconv:3 %p_ZL13weight_memory_3_load = load i9 %p_ZL13weight_memory_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_3_load"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="9">
<![CDATA[
if.then10_ifconv:4 %p_ZL13weight_memory_4_load = load i9 %p_ZL13weight_memory_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_4_load"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="9">
<![CDATA[
if.then10_ifconv:5 %p_ZL13weight_memory_5_load = load i9 %p_ZL13weight_memory_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_5_load"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="9">
<![CDATA[
if.then10_ifconv:6 %p_ZL13weight_memory_6_load = load i9 %p_ZL13weight_memory_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_6_load"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="9">
<![CDATA[
if.then10_ifconv:7 %p_ZL13weight_memory_7_load = load i9 %p_ZL13weight_memory_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_7_load"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="3" op_10_bw="8" op_11_bw="3" op_12_bw="8" op_13_bw="3" op_14_bw="8" op_15_bw="3" op_16_bw="8" op_17_bw="8" op_18_bw="3">
<![CDATA[
if.then10_ifconv:8 %current = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.8i8.i8.i3, i3 0, i8 %p_ZL13weight_memory_0_load, i3 1, i8 %p_ZL13weight_memory_1_load, i3 2, i8 %p_ZL13weight_memory_2_load, i3 3, i8 %p_ZL13weight_memory_3_load, i3 4, i8 %p_ZL13weight_memory_4_load, i3 5, i8 %p_ZL13weight_memory_5_load, i3 6, i8 %p_ZL13weight_memory_6_load, i3 7, i8 %p_ZL13weight_memory_7_load, i8 0, i3 %trunc_ln224_2

]]></Node>
<StgValue><ssdm name="current"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="40" op_0_bw="26">
<![CDATA[
if.then10_ifconv:11 %sext_ln230_2 = sext i26 %mul_ln230

]]></Node>
<StgValue><ssdm name="sext_ln230_2"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
if.then10_ifconv:12 %mul_ln230_1 = mul i40 %sext_ln230_2, i40 %sext_ln223_cast

]]></Node>
<StgValue><ssdm name="mul_ln230_1"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10_ifconv:14 %tmp_154_cast = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %mul_ln230_1, i32 17, i32 32

]]></Node>
<StgValue><ssdm name="tmp_154_cast"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="40">
<![CDATA[
if.then10_ifconv:16 %trunc_ln230 = trunc i40 %mul_ln230_1

]]></Node>
<StgValue><ssdm name="trunc_ln230"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="42" op_0_bw="40">
<![CDATA[
if.then10_ifconv:13 %sext_ln230_3 = sext i40 %mul_ln230_1

]]></Node>
<StgValue><ssdm name="sext_ln230_3"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="42" op_2_bw="32">
<![CDATA[
if.then10_ifconv:15 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %sext_ln230_3, i32 41

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="24" op_1_bw="17" op_2_bw="7">
<![CDATA[
if.then10_ifconv:17 %tmp_114 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i17.i7, i17 %trunc_ln230, i7 0

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then10_ifconv:18 %icmp_ln230 = icmp_ne  i24 %tmp_114, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln230"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then10_ifconv:19 %add_ln230 = add i16 %tmp_154_cast, i16 1

]]></Node>
<StgValue><ssdm name="add_ln230"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then10_ifconv:20 %select_ln230 = select i1 %icmp_ln230, i16 %add_ln230, i16 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="select_ln230"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then10_ifconv:21 %delta = select i1 %tmp, i16 %select_ln230, i16 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="delta"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="8">
<![CDATA[
if.then10_ifconv:22 %sext_ln231 = sext i8 %current

]]></Node>
<StgValue><ssdm name="sext_ln231"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then10_ifconv:23 %w = add i16 %delta, i16 %sext_ln231

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="9" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10_ifconv:24 %tmp_115 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %w, i32 7, i32 15

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then10_ifconv:25 %icmp_ln70 = icmp_sgt  i9 %tmp_115, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
arrayidx142.case.6:1 %br_ln231 = br void %arrayidx142.exit

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
arrayidx142.case.5:1 %br_ln231 = br void %arrayidx142.exit

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
arrayidx142.case.4:1 %br_ln231 = br void %arrayidx142.exit

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
arrayidx142.case.3:1 %br_ln231 = br void %arrayidx142.exit

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
arrayidx142.case.2:1 %br_ln231 = br void %arrayidx142.exit

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
arrayidx142.case.1:1 %br_ln231 = br void %arrayidx142.exit

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
arrayidx142.case.0:1 %br_ln231 = br void %arrayidx142.exit

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
arrayidx142.case.7:1 %br_ln231 = br void %arrayidx142.exit

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0">
<![CDATA[
return.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="126" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then10_ifconv:26 %icmp_ln71 = icmp_slt  i16 %w, i16 65408

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="16">
<![CDATA[
if.then10_ifconv:27 %trunc_ln72 = trunc i16 %w

]]></Node>
<StgValue><ssdm name="trunc_ln72"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then10_ifconv:28 %select_ln70_2 = select i1 %icmp_ln70, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln70_2"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then10_ifconv:29 %or_ln70 = or i1 %icmp_ln70, i1 %icmp_ln71

]]></Node>
<StgValue><ssdm name="or_ln70"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then10_ifconv:30 %select_ln70 = select i1 %or_ln70, i8 %select_ln70_2, i8 %trunc_ln72

]]></Node>
<StgValue><ssdm name="select_ln70"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx142.case.6:0 %store_ln231 = store i8 %select_ln70, i9 %p_ZL13weight_memory_6_addr

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx142.case.5:0 %store_ln231 = store i8 %select_ln70, i9 %p_ZL13weight_memory_5_addr

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx142.case.4:0 %store_ln231 = store i8 %select_ln70, i9 %p_ZL13weight_memory_4_addr

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx142.case.3:0 %store_ln231 = store i8 %select_ln70, i9 %p_ZL13weight_memory_3_addr

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx142.case.2:0 %store_ln231 = store i8 %select_ln70, i9 %p_ZL13weight_memory_2_addr

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx142.case.1:0 %store_ln231 = store i8 %select_ln70, i9 %p_ZL13weight_memory_1_addr

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx142.case.0:0 %store_ln231 = store i8 %select_ln70, i9 %p_ZL13weight_memory_0_addr

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
<literal name="trunc_ln224_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx142.case.7:0 %store_ln231 = store i8 %select_ln70, i9 %p_ZL13weight_memory_7_addr

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
arrayidx142.exit:0 %br_ln232 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
