// Seed: 3120656542
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input uwire id_2,
    input supply1 id_3
);
  wor id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2;
  wire [-1 : -1] id_1;
endmodule
module module_3 (
    input uwire id_0,
    output tri id_1,
    output supply0 id_2,
    input tri id_3,
    input tri id_4
    , id_7,
    input tri0 id_5
);
  assign id_7[-1'b0] = 1;
  and primCall (id_1, id_3, id_4, id_5, id_7);
  module_2 modCall_1 ();
endmodule
