<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ISR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">ISR, Interrupt Status Register</h1><p>The ISR characteristics are:</p><h2>Purpose</h2>
        <p>Shows the pending status of the IRQ, FIQ, or SError.</p>

      
        <p>When executing at EL2, EL3, or Secure EL1, when <a href="AArch64-scr_el3.html">SCR_EL3</a>.EEL2 == <span class="binarynumber">0b0</span>, this shows the pending status of the physical interrupts.</p>

      
        <p>When executing at Non-secure EL1, or at Secure EL1, when <a href="AArch64-scr_el3.html">SCR_EL3</a>.EEL2 == <span class="binarynumber">0b01</span>:</p>

      
        <ul>
<li>If the <a href="AArch32-hcr.html">HCR</a>.{IMO,FMO,AMO} bit has a value of 1, the corresponding ISR.{I,F,A} bit shows the pending status of the virtual IRQ, FIQ, or SError.
</li><li>If the <a href="AArch32-hcr.html">HCR</a>.{IMO,FMO,AMO} bit has a value of 0, the corresponding ISR.{I,F,A} bit shows the pending status of the physical IRQ, FIQ, or SError.
</li></ul>
      <h2>Configuration</h2><p>AArch32 System register ISR bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-isr_el1.html">ISR_EL1[31:0]
            </a>.
          </p><p>This register is present only
    when AArch32 is supported at any Exception level.
      
    Otherwise, direct accesses to ISR are <span class="arm-defined-word">UNKNOWN</span>.</p><h2>Attributes</h2>
            <p>ISR is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The ISR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="23"><a href="#0_31">RES0</a></td><td class="lr" colspan="1"><a href="#A_8">A</a></td><td class="lr" colspan="1"><a href="#I_7">I</a></td><td class="lr" colspan="1"><a href="#F_6">F</a></td><td class="lr" colspan="6"><a href="#0_5">RES0</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="0_31">
                Bits [31:9]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="A_8">A, bit [8]
              </h4>
          
  <p>SError interrupt pending bit:</p>

          <table class="valuetable"><tr><th>A</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>No pending SError interrupt.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>An SError interrupt is pending.</p>
</td></tr></table>
            
  <p>If the SError interrupt is edge-triggered, this field is cleared to zero when the physical SError interrupt is taken.</p>

          <h4 id="I_7">I, bit [7]
              </h4>
          
  <p>IRQ pending bit. Indicates whether an IRQ interrupt is pending:</p>

          <table class="valuetable"><tr><th>I</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>No pending IRQ.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>An IRQ interrupt is pending.</p>
</td></tr></table>
            
  

          <h4 id="F_6">F, bit [6]
              </h4>
          
  <p>FIQ pending bit. Indicates whether an FIQ interrupt is pending.</p>

          <table class="valuetable"><tr><th>F</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>No pending FIQ.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>An FIQ interrupt is pending.</p>
</td></tr></table>
            
  

          <h4 id="0_5">
                Bits [5:0]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the ISR</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRC{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b1100</td><td>0b0001</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T12 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T12 == '1' then
        AArch32.TakeHypTrapException(0x03);
    else
        return ISR;
elsif PSTATE.EL == EL2 then
    return ISR;
elsif PSTATE.EL == EL3 then
    return ISR;
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
