    #
    # Copyright (c) 2005-2020 Imperas Software Ltd., www.imperas.com
    #
    # The contents of this file are provided under the Software License
    # Agreement that you accepted before downloading this file.
    #
    # This source forms part of the Software and can be used for educational,
    # training, and demonstration purposes but cannot be used for derivative
    # works except in cases where the derivative works require OVP technology
    # to run.
    #
    # For open source models released under licenses that you can use for
    # derivative works, please visit www.OVPworld.org or www.imperas.com
    # for the location of the open source models.
    #
    


Architectural Test Suite Data for RV32VB RISC-V "V" Vector Extension:
    338 test source files
    2 different instruction categories
    40 different instructions
    292,129 total instructions

Instruction category: OPV_CONFIG config
  vsetvli : 30,732
  vl1r.v : 32
  vs1r.v : 32
  vsetvl : 336
Instruction category: OPV_STRI unit-strided load store
  vle.v : 16,914
  vlb.v : 639
  vse.v : 9,682
  vlbu.v : 639
  vlh.v : 426
  vlhu.v : 426
  vlw.v : 213
  vlwu.v : 213
  vsb.v : 639
  vsh.v : 426
  vsw.v : 213

Other instructions (those not the focus of this suite)
  jal : 338
  csrrs : 1,690
  bne : 338
  auipc : 10,885
  addi : 123,986
  csrrw : 2,704
  csrrwi : 2,028
  slli : 338
  blt : 338
  beq : 676
  lui : 676
  or : 338
  mret : 338
  add : 34,223
  fence : 338
  ecall : 338
  lw : 47,128
  vadd.vi : 672

