Loading plugins phase: Elapsed time ==> 0s.226ms
Initializing data phase: Elapsed time ==> 1s.854ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Development\Spitfire\Dev_Embedded\PSS-PSoC\FEC2 PSoC Codes\FEC2_PSoC1_prjct.cydsn\FEC2_PSoC1_prjct.cyprj -d CY8C5868AXI-LP032 -s C:\Development\Spitfire\Dev_Embedded\PSS-PSoC\FEC2 PSoC Codes\FEC2_PSoC1_prjct.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 7s.926ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.368ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  FEC2_PSoC1_prjct.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Development\Spitfire\Dev_Embedded\PSS-PSoC\FEC2 PSoC Codes\FEC2_PSoC1_prjct.cydsn\FEC2_PSoC1_prjct.cyprj -dcpsoc3 FEC2_PSoC1_prjct.v -verilog
======================================================================

======================================================================
Compiling:  FEC2_PSoC1_prjct.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Development\Spitfire\Dev_Embedded\PSS-PSoC\FEC2 PSoC Codes\FEC2_PSoC1_prjct.cydsn\FEC2_PSoC1_prjct.cyprj -dcpsoc3 FEC2_PSoC1_prjct.v -verilog
======================================================================

======================================================================
Compiling:  FEC2_PSoC1_prjct.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Development\Spitfire\Dev_Embedded\PSS-PSoC\FEC2 PSoC Codes\FEC2_PSoC1_prjct.cydsn\FEC2_PSoC1_prjct.cyprj -dcpsoc3 -verilog FEC2_PSoC1_prjct.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Nov 12 09:25:35 2014


======================================================================
Compiling:  FEC2_PSoC1_prjct.v
Program  :   vpp
Options  :    -yv2 -q10 FEC2_PSoC1_prjct.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Nov 12 09:25:36 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_60\B_SPI_Slave_v2_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PrISM_v2_20\PrISM_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_UDB_clockenable_v1_0\cy_UDB_clockenable_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_dffe_v1_0\cy_dffe_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file '..\Logic_Function\Logic_Function.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'FEC2_PSoC1_prjct.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 955, col 28):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 985, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
FEC2_PSoC1_prjct.v (line 1143, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
FEC2_PSoC1_prjct.v (line 3505, col 86):  Note: Substituting module 'cmp_vv_vv' for '='.
FEC2_PSoC1_prjct.v (line 3580, col 88):  Note: Substituting module 'cmp_vv_vv' for '='.
FEC2_PSoC1_prjct.v (line 4157, col 89):  Note: Substituting module 'cmp_vv_vv' for '='.
FEC2_PSoC1_prjct.v (line 7938, col 89):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  FEC2_PSoC1_prjct.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Development\Spitfire\Dev_Embedded\PSS-PSoC\FEC2 PSoC Codes\FEC2_PSoC1_prjct.cydsn\FEC2_PSoC1_prjct.cyprj -dcpsoc3 -verilog FEC2_PSoC1_prjct.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Nov 12 09:25:38 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Development\Spitfire\Dev_Embedded\PSS-PSoC\FEC2 PSoC Codes\FEC2_PSoC1_prjct.cydsn\codegentemp\FEC2_PSoC1_prjct.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Development\Spitfire\Dev_Embedded\PSS-PSoC\FEC2 PSoC Codes\FEC2_PSoC1_prjct.cydsn\codegentemp\FEC2_PSoC1_prjct.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_60\B_SPI_Slave_v2_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PrISM_v2_20\PrISM_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_UDB_clockenable_v1_0\cy_UDB_clockenable_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_dffe_v1_0\cy_dffe_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Development\Spitfire\Dev_Embedded\PSS-PSoC\FEC2 PSoC Codes\FEC2_PSoC1_prjct.cydsn\codegentemp\..\Logic_Function\Logic_Function.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  FEC2_PSoC1_prjct.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Development\Spitfire\Dev_Embedded\PSS-PSoC\FEC2 PSoC Codes\FEC2_PSoC1_prjct.cydsn\FEC2_PSoC1_prjct.cyprj -dcpsoc3 -verilog FEC2_PSoC1_prjct.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Nov 12 09:25:41 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Development\Spitfire\Dev_Embedded\PSS-PSoC\FEC2 PSoC Codes\FEC2_PSoC1_prjct.cydsn\codegentemp\FEC2_PSoC1_prjct.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Development\Spitfire\Dev_Embedded\PSS-PSoC\FEC2 PSoC Codes\FEC2_PSoC1_prjct.cydsn\codegentemp\FEC2_PSoC1_prjct.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_60\B_SPI_Slave_v2_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PrISM_v2_20\PrISM_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_UDB_clockenable_v1_0\cy_UDB_clockenable_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_dffe_v1_0\cy_dffe_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Development\Spitfire\Dev_Embedded\PSS-PSoC\FEC2 PSoC Codes\FEC2_PSoC1_prjct.cydsn\codegentemp\..\Logic_Function\Logic_Function.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\DSM_Sequencer:SOC_Delay:PWMUDB:km_run\
	\DSM_Sequencer:SOC_Delay:PWMUDB:ctrl_cmpmode2_2\
	\DSM_Sequencer:SOC_Delay:PWMUDB:ctrl_cmpmode2_1\
	\DSM_Sequencer:SOC_Delay:PWMUDB:ctrl_cmpmode2_0\
	\DSM_Sequencer:SOC_Delay:PWMUDB:ctrl_cmpmode1_2\
	\DSM_Sequencer:SOC_Delay:PWMUDB:ctrl_cmpmode1_1\
	\DSM_Sequencer:SOC_Delay:PWMUDB:ctrl_cmpmode1_0\
	\DSM_Sequencer:SOC_Delay:PWMUDB:capt_rising\
	\DSM_Sequencer:SOC_Delay:PWMUDB:capt_falling\
	\DSM_Sequencer:SOC_Delay:PWMUDB:trig_fall\
	\DSM_Sequencer:SOC_Delay:PWMUDB:sc_kill\
	\DSM_Sequencer:SOC_Delay:PWMUDB:min_kill\
	\DSM_Sequencer:SOC_Delay:PWMUDB:km_tc\
	\DSM_Sequencer:SOC_Delay:PWMUDB:db_tc\
	\DSM_Sequencer:SOC_Delay:PWMUDB:dith_sel\
	\DSM_Sequencer:SOC_Delay:PWMUDB:compare2\
	\DSM_Sequencer:SOC_Delay:Net_101\
	\DSM_Sequencer:Net_227\
	\DSM_Sequencer:Net_228\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_31\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_30\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_29\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_28\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_27\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_26\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_25\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_24\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_23\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_22\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_21\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_20\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_19\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_18\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_17\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_16\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_15\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_14\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_13\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_12\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_11\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_10\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_9\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_8\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_7\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_6\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_5\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_4\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_3\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_2\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_1\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:b_0\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_31\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_30\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_29\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_28\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_27\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_26\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_25\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_24\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_31\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_30\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_29\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_28\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_27\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_26\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_25\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_24\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_23\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_22\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_21\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_20\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_19\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_18\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_17\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_16\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_15\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_14\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_13\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_12\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_11\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_10\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_9\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_8\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_7\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_6\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_5\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_4\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_3\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_2\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_1\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:b_0\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_31\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_30\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_29\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_28\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_27\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_26\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_25\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_24\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_23\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_22\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_21\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_20\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_19\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_18\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_17\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_16\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_15\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_14\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_13\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_12\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_11\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_10\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_9\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_8\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_7\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_6\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_5\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_4\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_3\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_2\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\DSM_Sequencer:Net_268\
	\DSM_Sequencer:Net_226\
	\DSM_Sequencer:SOC_Delay:Net_113\
	\DSM_Sequencer:SOC_Delay:Net_107\
	\DSM_Sequencer:SOC_Delay:Net_114\
	\IDAC:Net_194\
	\SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_not_empty\
	\SPIS:BSPIS:es3:SPISlave:control_7\
	\SPIS:BSPIS:es3:SPISlave:control_6\
	\SPIS:BSPIS:es3:SPISlave:control_5\
	\SPIS:BSPIS:es3:SPISlave:control_4\
	\SPIS:BSPIS:es3:SPISlave:control_3\
	\SPIS:BSPIS:es3:SPISlave:control_2\
	\SPIS:BSPIS:es3:SPISlave:control_1\
	\SPIS:BSPIS:es3:SPISlave:control_0\
	\SPIS:Net_146\
	\SPIS:BSPIS:es3:SPISlave:dpcounter_zero\
	\DOD:Net_1493\
	\DOD:Net_1490\
	\DOD:PWM_1:Net_114\
	\DOD:Net_1505\
	\DOD:Net_1502\
	\DOD:PWM_2:Net_114\
	\DOD:Net_1516\
	\DOD:Net_1513\
	\DOD:PWM_3:Net_114\
	\DOD:Net_1527\
	\DOD:Net_1524\
	\DOD:PWM_4:Net_114\
	\DOD:Net_1626\
	\DOD:Net_1539\
	\DOD:SPWM:Net_37\
	\DOD:SPWM:Net_38\
	\DOD:SPWM:Net_39\
	\DOD:SPWM:BasicCounter:MODULE_2:b_31\
	\DOD:SPWM:BasicCounter:MODULE_2:b_30\
	\DOD:SPWM:BasicCounter:MODULE_2:b_29\
	\DOD:SPWM:BasicCounter:MODULE_2:b_28\
	\DOD:SPWM:BasicCounter:MODULE_2:b_27\
	\DOD:SPWM:BasicCounter:MODULE_2:b_26\
	\DOD:SPWM:BasicCounter:MODULE_2:b_25\
	\DOD:SPWM:BasicCounter:MODULE_2:b_24\
	\DOD:SPWM:BasicCounter:MODULE_2:b_23\
	\DOD:SPWM:BasicCounter:MODULE_2:b_22\
	\DOD:SPWM:BasicCounter:MODULE_2:b_21\
	\DOD:SPWM:BasicCounter:MODULE_2:b_20\
	\DOD:SPWM:BasicCounter:MODULE_2:b_19\
	\DOD:SPWM:BasicCounter:MODULE_2:b_18\
	\DOD:SPWM:BasicCounter:MODULE_2:b_17\
	\DOD:SPWM:BasicCounter:MODULE_2:b_16\
	\DOD:SPWM:BasicCounter:MODULE_2:b_15\
	\DOD:SPWM:BasicCounter:MODULE_2:b_14\
	\DOD:SPWM:BasicCounter:MODULE_2:b_13\
	\DOD:SPWM:BasicCounter:MODULE_2:b_12\
	\DOD:SPWM:BasicCounter:MODULE_2:b_11\
	\DOD:SPWM:BasicCounter:MODULE_2:b_10\
	\DOD:SPWM:BasicCounter:MODULE_2:b_9\
	\DOD:SPWM:BasicCounter:MODULE_2:b_8\
	\DOD:SPWM:BasicCounter:MODULE_2:b_7\
	\DOD:SPWM:BasicCounter:MODULE_2:b_6\
	\DOD:SPWM:BasicCounter:MODULE_2:b_5\
	\DOD:SPWM:BasicCounter:MODULE_2:b_4\
	\DOD:SPWM:BasicCounter:MODULE_2:b_3\
	\DOD:SPWM:BasicCounter:MODULE_2:b_2\
	\DOD:SPWM:BasicCounter:MODULE_2:b_1\
	\DOD:SPWM:BasicCounter:MODULE_2:b_0\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_31\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_30\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_29\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_28\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_27\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_26\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_25\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_24\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_31\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_30\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_29\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_28\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_27\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_26\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_25\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_24\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_23\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_22\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_21\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_20\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_19\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_18\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_17\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_16\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_15\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_14\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_13\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_12\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_11\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_10\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_9\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_8\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_7\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_6\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_5\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_4\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_3\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_2\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_1\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:b_0\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_31\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_30\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_29\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_28\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_27\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_26\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_25\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_24\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_23\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_22\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_21\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_20\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_19\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_18\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_17\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_16\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_15\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_14\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_13\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_12\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_11\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_10\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_9\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_8\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_7\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_6\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_5\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_4\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_3\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\DOD:SPWM:MODULE_3:g1:a0:gx:u0:albi_1\
	\DOD:SPWM:MODULE_3:g1:a0:gx:u0:agbi_1\
	\DOD:SPWM:MODULE_3:g1:a0:gx:u0:lt_0\
	\DOD:SPWM:MODULE_3:g1:a0:gx:u0:gt_0\
	\DOD:SPWM:MODULE_3:g1:a0:gx:u0:lt_1\
	\DOD:SPWM:MODULE_3:g1:a0:gx:u0:gt_1\
	\DOD:SPWM:MODULE_3:g1:a0:gx:u0:lt_2\
	\DOD:SPWM:MODULE_3:g1:a0:gx:u0:gt_2\
	\DOD:SPWM:MODULE_3:g1:a0:gx:u0:lti_0\
	\DOD:SPWM:MODULE_3:g1:a0:gx:u0:gti_0\
	\DOD:SPWM:MODULE_3:g1:a0:gx:u0:albi_0\
	\DOD:SPWM:MODULE_3:g1:a0:gx:u0:agbi_0\
	\DOD:SPWM:MODULE_3:g1:a0:xneq\
	\DOD:SPWM:MODULE_3:g1:a0:xlt\
	\DOD:SPWM:MODULE_3:g1:a0:xlte\
	\DOD:SPWM:MODULE_3:g1:a0:xgt\
	\DOD:SPWM:MODULE_3:g1:a0:xgte\
	\DOD:SPWM:MODULE_3:lt\
	\DOD:SPWM:MODULE_3:gt\
	\DOD:SPWM:MODULE_3:gte\
	\DOD:SPWM:MODULE_3:lte\
	\DOD:SPWM:MODULE_3:neq\
	\DSM:Net_268\
	\DSM:Net_270\
	SPIS_BC_Reset
	\System_Control_Reg:control_out_5\
	Net_18588
	Net_18589
	Net_18590
	Net_18591
	Net_18592
	\CS_DAB_1:IsCurrent:PWMUDB:km_run\
	\CS_DAB_1:IsCurrent:PWMUDB:ctrl_cmpmode2_2\
	\CS_DAB_1:IsCurrent:PWMUDB:ctrl_cmpmode2_1\
	\CS_DAB_1:IsCurrent:PWMUDB:ctrl_cmpmode2_0\
	\CS_DAB_1:IsCurrent:PWMUDB:ctrl_cmpmode1_2\
	\CS_DAB_1:IsCurrent:PWMUDB:ctrl_cmpmode1_1\
	\CS_DAB_1:IsCurrent:PWMUDB:ctrl_cmpmode1_0\
	\CS_DAB_1:IsCurrent:PWMUDB:capt_rising\
	\CS_DAB_1:IsCurrent:PWMUDB:capt_falling\
	\CS_DAB_1:IsCurrent:PWMUDB:trig_fall\
	\CS_DAB_1:IsCurrent:PWMUDB:sc_kill\
	\CS_DAB_1:IsCurrent:PWMUDB:min_kill\
	\CS_DAB_1:IsCurrent:PWMUDB:km_tc\
	\CS_DAB_1:IsCurrent:PWMUDB:db_tc\
	\CS_DAB_1:IsCurrent:PWMUDB:dith_sel\
	\CS_DAB_1:IsCurrent:Net_101\
	\CS_DAB_1:IsCurrent:Net_96\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_31\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_30\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_29\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_28\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_27\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_26\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_25\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_24\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_23\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_22\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_21\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_20\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_19\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_18\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_17\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_16\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_15\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_14\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_13\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_12\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_11\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_10\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_9\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_8\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_7\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_6\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_5\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_4\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_3\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_2\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_1\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:b_0\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_31\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_30\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_29\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_28\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_27\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_26\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_25\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_24\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_31\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_30\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_29\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_28\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_27\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_26\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_25\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_24\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_23\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_22\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_21\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_20\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_19\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_18\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_17\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_16\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_15\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_14\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_13\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_12\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_11\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_10\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_9\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_8\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_7\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_6\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_5\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_4\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_3\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_2\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_1\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:b_0\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_31\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_30\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_29\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_28\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_27\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_26\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_25\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_24\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_23\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_22\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_21\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_20\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_19\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_18\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_17\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_16\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_15\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_14\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_13\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_12\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_11\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_10\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_9\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_8\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_7\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_6\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_5\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_4\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_3\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_2\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	\CS_DAB_1:Net_605\
	\CS_DAB_1:Net_600\
	\CS_DAB_1:Net_599\
	\CS_DAB_1:IsCurrent:Net_113\
	\CS_DAB_1:IsCurrent:Net_107\
	\CS_DAB_1:IsCurrent:Net_114\
	\CS_DAB_2:IsCurrent:PWMUDB:km_run\
	\CS_DAB_2:IsCurrent:PWMUDB:ctrl_cmpmode2_2\
	\CS_DAB_2:IsCurrent:PWMUDB:ctrl_cmpmode2_1\
	\CS_DAB_2:IsCurrent:PWMUDB:ctrl_cmpmode2_0\
	\CS_DAB_2:IsCurrent:PWMUDB:ctrl_cmpmode1_2\
	\CS_DAB_2:IsCurrent:PWMUDB:ctrl_cmpmode1_1\
	\CS_DAB_2:IsCurrent:PWMUDB:ctrl_cmpmode1_0\
	\CS_DAB_2:IsCurrent:PWMUDB:capt_rising\
	\CS_DAB_2:IsCurrent:PWMUDB:capt_falling\
	\CS_DAB_2:IsCurrent:PWMUDB:trig_fall\
	\CS_DAB_2:IsCurrent:PWMUDB:sc_kill\
	\CS_DAB_2:IsCurrent:PWMUDB:min_kill\
	\CS_DAB_2:IsCurrent:PWMUDB:km_tc\
	\CS_DAB_2:IsCurrent:PWMUDB:db_tc\
	\CS_DAB_2:IsCurrent:PWMUDB:dith_sel\
	\CS_DAB_2:IsCurrent:Net_101\
	\CS_DAB_2:IsCurrent:Net_96\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_31\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_30\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_29\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_28\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_27\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_26\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_25\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_24\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_23\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_22\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_21\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_20\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_19\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_18\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_17\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_16\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_15\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_14\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_13\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_12\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_11\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_10\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_9\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_8\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_7\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_6\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_5\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_4\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_3\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_2\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_1\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:b_0\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_31\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_30\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_29\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_28\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_27\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_26\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_25\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_24\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_31\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_30\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_29\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_28\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_27\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_26\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_25\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_24\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_23\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_22\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_21\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_20\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_19\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_18\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_17\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_16\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_15\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_14\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_13\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_12\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_11\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_10\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_9\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_8\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_7\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_6\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_5\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_4\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_3\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_2\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_1\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:b_0\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_31\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_30\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_29\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_28\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_27\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_26\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_25\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_24\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_23\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_22\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_21\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_20\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_19\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_18\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_17\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_16\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_15\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_14\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_13\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_12\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_11\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_10\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_9\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_8\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_7\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_6\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_5\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_4\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_3\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_2\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	\CS_DAB_2:Net_605\
	\CS_DAB_2:Net_600\
	\CS_DAB_2:Net_599\
	\CS_DAB_2:IsCurrent:Net_113\
	\CS_DAB_2:IsCurrent:Net_107\
	\CS_DAB_2:IsCurrent:Net_114\
	GI_out_Bus_0
	GI_out_Bus_1
	GI_out_Bus_3
	GI_out_Bus_4
	GI_out_Bus_5
	\MODULE_6:g1:a0:gx:u0:albi_1\
	\MODULE_6:g1:a0:gx:u0:agbi_1\
	\MODULE_6:g1:a0:gx:u0:lt_0\
	\MODULE_6:g1:a0:gx:u0:gt_0\
	\MODULE_6:g1:a0:gx:u0:lt_1\
	\MODULE_6:g1:a0:gx:u0:gt_1\
	\MODULE_6:g1:a0:gx:u0:lt_2\
	\MODULE_6:g1:a0:gx:u0:gt_2\
	\MODULE_6:g1:a0:gx:u0:lti_0\
	\MODULE_6:g1:a0:gx:u0:gti_0\
	\MODULE_6:g1:a0:gx:u0:albi_0\
	\MODULE_6:g1:a0:gx:u0:agbi_0\
	\MODULE_6:g1:a0:xneq\
	\MODULE_6:g1:a0:xlt\
	\MODULE_6:g1:a0:xlte\
	\MODULE_6:g1:a0:xgt\
	\MODULE_6:g1:a0:xgte\
	\MODULE_6:lt\
	\MODULE_6:gt\
	\MODULE_6:gte\
	\MODULE_6:lte\
	\MODULE_6:neq\
	\MODULE_7:g1:a0:gx:u0:albi_1\
	\MODULE_7:g1:a0:gx:u0:agbi_1\
	\MODULE_7:g1:a0:gx:u0:lt_0\
	\MODULE_7:g1:a0:gx:u0:gt_0\
	\MODULE_7:g1:a0:gx:u0:lt_1\
	\MODULE_7:g1:a0:gx:u0:gt_1\
	\MODULE_7:g1:a0:gx:u0:lt_2\
	\MODULE_7:g1:a0:gx:u0:gt_2\
	\MODULE_7:g1:a0:gx:u0:lti_0\
	\MODULE_7:g1:a0:gx:u0:gti_0\
	\MODULE_7:g1:a0:gx:u0:albi_0\
	\MODULE_7:g1:a0:gx:u0:agbi_0\
	\MODULE_7:g1:a0:xneq\
	\MODULE_7:g1:a0:xlt\
	\MODULE_7:g1:a0:xlte\
	\MODULE_7:g1:a0:xgt\
	\MODULE_7:g1:a0:xgte\
	\MODULE_7:lt\
	\MODULE_7:gt\
	\MODULE_7:gte\
	\MODULE_7:lte\
	\MODULE_7:neq\
	\MODULE_8:g1:a0:gx:u0:albi_1\
	\MODULE_8:g1:a0:gx:u0:agbi_1\
	\MODULE_8:g1:a0:gx:u0:lt_0\
	\MODULE_8:g1:a0:gx:u0:gt_0\
	\MODULE_8:g1:a0:gx:u0:lt_1\
	\MODULE_8:g1:a0:gx:u0:gt_1\
	\MODULE_8:g1:a0:gx:u0:lt_2\
	\MODULE_8:g1:a0:gx:u0:gt_2\
	\MODULE_8:g1:a0:gx:u0:lti_0\
	\MODULE_8:g1:a0:gx:u0:gti_0\
	\MODULE_8:g1:a0:gx:u0:albi_0\
	\MODULE_8:g1:a0:gx:u0:agbi_0\
	\MODULE_8:g1:a0:xneq\
	\MODULE_8:g1:a0:xlt\
	\MODULE_8:g1:a0:xlte\
	\MODULE_8:g1:a0:xgt\
	\MODULE_8:g1:a0:xgte\
	\MODULE_8:lt\
	\MODULE_8:gt\
	\MODULE_8:gte\
	\MODULE_8:lte\
	\MODULE_8:neq\
	\MODULE_9:g1:a0:gx:u0:albi_1\
	\MODULE_9:g1:a0:gx:u0:agbi_1\
	\MODULE_9:g1:a0:gx:u0:lt_0\
	\MODULE_9:g1:a0:gx:u0:gt_0\
	\MODULE_9:g1:a0:gx:u0:lt_1\
	\MODULE_9:g1:a0:gx:u0:gt_1\
	\MODULE_9:g1:a0:gx:u0:lt_2\
	\MODULE_9:g1:a0:gx:u0:gt_2\
	\MODULE_9:g1:a0:gx:u0:lti_0\
	\MODULE_9:g1:a0:gx:u0:gti_0\
	\MODULE_9:g1:a0:gx:u0:albi_0\
	\MODULE_9:g1:a0:gx:u0:agbi_0\
	\MODULE_9:g1:a0:xneq\
	\MODULE_9:g1:a0:xlt\
	\MODULE_9:g1:a0:xlte\
	\MODULE_9:g1:a0:xgt\
	\MODULE_9:g1:a0:xgte\
	\MODULE_9:lt\
	\MODULE_9:gt\
	\MODULE_9:gte\
	\MODULE_9:lte\
	\MODULE_9:neq\

    Synthesized names
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_31\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_30\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_29\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_28\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_27\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_26\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_25\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_24\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_23\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_22\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_21\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_20\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_19\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_18\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_17\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_16\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_15\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_14\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_13\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_12\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_11\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_10\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_9\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_8\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_7\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_6\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_5\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_4\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_3\
	\DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_2\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_31\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_30\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_29\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_28\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_27\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_26\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_25\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_24\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_23\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_22\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_21\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_20\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_19\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_18\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_17\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_16\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_15\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_14\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_13\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_12\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_11\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_10\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_9\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_8\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_7\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_6\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_5\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_4\
	\DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_3\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_31\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_30\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_29\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_28\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_27\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_26\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_25\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_24\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_23\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_22\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_21\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_20\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_19\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_18\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_17\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_16\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_15\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_14\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_13\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_12\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_11\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_10\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_9\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_8\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_7\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_6\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_5\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_4\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_3\
	\CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_2\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_31\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_30\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_29\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_28\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_27\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_26\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_25\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_24\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_23\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_22\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_21\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_20\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_19\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_18\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_17\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_16\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_15\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_14\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_13\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_12\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_11\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_10\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_9\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_8\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_7\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_6\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_5\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_4\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_3\
	\CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_2\

Deleted 658 User equations/components.
Deleted 119 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__PT4_ADC_IN_N_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Digital_out_0_5A_CH1_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:hwCapture\ to zero
Aliasing \DSM_Sequencer:Net_225\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:runmode_enable\\S\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:ltch_kill_reg\\R\ to \DSM_Sequencer:SOC_Delay:PWMUDB:runmode_enable\\R\
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:min_kill_reg\\R\ to \DSM_Sequencer:SOC_Delay:PWMUDB:runmode_enable\\R\
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:final_kill\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:dith_count_1\\R\ to \DSM_Sequencer:SOC_Delay:PWMUDB:runmode_enable\\R\
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:dith_count_1\\S\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:dith_count_0\\R\ to \DSM_Sequencer:SOC_Delay:PWMUDB:runmode_enable\\R\
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:dith_count_0\\S\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:status_6\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:status_4\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:cmp2\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_status_reg\\R\ to \DSM_Sequencer:SOC_Delay:PWMUDB:runmode_enable\\R\
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:cmp2_status_reg\\R\ to \DSM_Sequencer:SOC_Delay:PWMUDB:runmode_enable\\R\
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:final_kill_reg\\R\ to \DSM_Sequencer:SOC_Delay:PWMUDB:runmode_enable\\R\
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:cs_addr_2\ to \DSM_Sequencer:SOC_Delay:PWMUDB:status_2\
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:cs_addr_0\ to \DSM_Sequencer:SOC_Delay:PWMUDB:runmode_enable\\R\
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:pwm1_i\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:pwm2_i\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \IDAC:Net_125\ to zero
Aliasing \IDAC:Net_195\ to zero
Aliasing DSM_AMuxHw_Decoder_enable to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing IDAC_AMuxHw_Decoder_enable to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__PT4_ADC_IN_P_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__PSOC_RX_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__PT3_ADC_IN_N_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__PT4_current_out_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__PT3_ADC_IN_P_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Input_connector_ID_1_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__GREEN_LED_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing SAR1_AMuxHw_Decoder_enable to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Bridge_current_FB_CH2_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing Net_11793 to zero
Aliasing Net_23029 to zero
Aliasing Net_23031 to zero
Aliasing Net_2208 to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:tx_status_5\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:tx_status_4\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:tx_status_3\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:rx_status_2\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:rx_status_1\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:rx_status_0\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:sR8:Dp:cs_addr_1\ to zero
Aliasing Net_4333 to \SPIS:BSPIS:es3:SPISlave:inv_ss\
Aliasing tmpOE__SPI_MOSI_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Direct_PSOC_to_micro_1_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Direct_PSOC_to_micro_2_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__SPI_SCLK_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__SPI_chip_select_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__PT2_ADC_IN_P_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__ZERO_CROSS_3_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__ZERO_CROSS_2_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Digital_input_1_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Digital_input_2_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Global_input_3_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Diagnostic_feedback_CH1_2_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Diagnostic_feedback_CH3_4_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Digital_out_0_5A_CH4_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Digital_out_0_5A_CH3_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \DOD:PWM_1:Net_113\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \DOD:Net_1489\ to zero
Aliasing \DOD:Net_1500\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \DOD:PWM_2:Net_113\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \DOD:Net_1501\ to zero
Aliasing \DOD:PWM_3:Net_113\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \DOD:PWM_4:Net_113\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \DOD:Net_1523\ to zero
Aliasing \DOD:Net_1534\ to zero
Aliasing \DOD:Net_1535\ to zero
Aliasing \DOD:PrISM:ctrl_enable\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \DOD:PrISM:compare_type0\ to zero
Aliasing \DOD:PrISM:compare_type1\ to zero
Aliasing \DOD:PrISM:cs_addr_2\ to zero
Aliasing \DOD:PrISM:cs_addr_0\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \DOD:Control_Reg:rst\ to zero
Aliasing \DOD:SPWM:ParallelLoad:clk\ to zero
Aliasing \DOD:SPWM:ParallelLoad:rst\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_23\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_22\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_21\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_20\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_19\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_18\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_17\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_16\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_15\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_14\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_13\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_12\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_11\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_10\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_9\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_8\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_7\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_6\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_5\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_4\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_3\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \DOD:SPWM:Net_6_2\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \DOD:SPWM:Net_6_1\ to zero
Aliasing \DOD:SPWM:Net_6_0\ to zero
Aliasing \DOD:SPWM:Net_89\ to zero
Aliasing \DOD:SPWM:MODIN3_2\ to \DOD:SPWM:BasicCounter:MODIN2_2\
Aliasing \DOD:SPWM:MODIN3_1\ to \DOD:SPWM:BasicCounter:MODIN2_1\
Aliasing \DOD:SPWM:MODIN3_0\ to \DOD:SPWM:BasicCounter:MODIN2_0\
Aliasing \DOD:SPWM:MODULE_3:g1:a0:gx:u0:aeqb_0\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Digital_input_3_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Digital_input_4_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Bridge_H_S_out_CH1_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Bridge_L_S_out_CH1_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Bridge_H_S_out_CH2_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__ZERO_CROSS_1_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Global_input_6_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__PT1_current_out_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \DSM:Net_482\ to zero
Aliasing \DSM:tmpOE__Bypass_P32_net_0\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \DSM:Net_252\ to zero
Aliasing tmpOE__Global_input_5_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Global_input_4_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__PT_cal_current_out_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__PT1_ADC_IN_N_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__PT_cal_ADC_IN_P_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__PT_cal_ADC_IN_N_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \System_Control_Reg:clk\ to \DOD:Control_Reg:clk\
Aliasing \System_Control_Reg:rst\ to zero
Aliasing tmpOE__Digital_input_5_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Digital_input_6_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Global_input_1_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Global_input_2_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Bridge_L_S_out_CH2_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Bridge_current_FB_CH1_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \SAR1:vp_ctl_0\ to zero
Aliasing \SAR1:vp_ctl_2\ to zero
Aliasing \SAR1:vn_ctl_1\ to zero
Aliasing \SAR1:vn_ctl_3\ to zero
Aliasing \SAR1:vp_ctl_1\ to zero
Aliasing \SAR1:vp_ctl_3\ to zero
Aliasing \SAR1:vn_ctl_0\ to zero
Aliasing \SAR1:vn_ctl_2\ to zero
Aliasing tmpOE__I4_20mA_input_2_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__I4_20mA_input_1_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__PT2_ADC_IN_N_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__PT3_current_out_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__PT2_current_out_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__PT1_ADC_IN_P_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \VDAC2:Net_83\ to zero
Aliasing \VDAC2:Net_81\ to zero
Aliasing \VDAC2:Net_82\ to zero
Aliasing tmpOE__Safety_Relay_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__safety_feedback_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__SSR_Thermistor_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__RED_LED_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Current_Sensor_2_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing SAR2_AMuxHw_Decoder_enable to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Current_Sensor_1_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__Input_connector_ID_2_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__output_connector_ID_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__DAC_for_4_20mA_2_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing tmpOE__DAC_for_4_20mA_1_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \VDAC1:Net_83\ to zero
Aliasing \VDAC1:Net_81\ to zero
Aliasing \VDAC1:Net_82\ to zero
Aliasing \SAR2:vp_ctl_0\ to zero
Aliasing \SAR2:vp_ctl_2\ to zero
Aliasing \SAR2:vn_ctl_1\ to zero
Aliasing \SAR2:vn_ctl_3\ to zero
Aliasing \SAR2:vp_ctl_1\ to zero
Aliasing \SAR2:vp_ctl_3\ to zero
Aliasing \SAR2:vn_ctl_0\ to zero
Aliasing \SAR2:vn_ctl_2\ to zero
Aliasing \DeMux5CH_1:MUX_1\ to \LUT_2:tmp__LUT_2_ins_1\
Aliasing \DeMux5CH_1:MUX_0\ to \LUT_2:tmp__LUT_2_ins_0\
Aliasing \DeMux5CH_1:MUX_2\ to \LUT_2:tmp__LUT_2_ins_2\
Aliasing \Board_Type_Sel_Reg:clk\ to zero
Aliasing \Board_Type_Sel_Reg:rst\ to zero
Aliasing tmpOE__Debug_Pin_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \Task_Indctr_VDAC:Net_83\ to zero
Aliasing \Task_Indctr_VDAC:Net_81\ to zero
Aliasing \Task_Indctr_VDAC:Net_82\ to zero
Aliasing tmpOE__PSOC_TX_net_0 to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \CS_DAB_1:Net_19569\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:hwCapture\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\\S\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:trig_disable\\R\ to \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\\R\
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:trig_disable\\S\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:ltch_kill_reg\\R\ to \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\\R\
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:min_kill_reg\\R\ to \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\\R\
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:final_kill\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:dith_count_1\\R\ to \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\\R\
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:dith_count_1\\S\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:dith_count_0\\R\ to \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\\R\
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:dith_count_0\\S\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:status_6\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:status_4\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:cmp1_status_reg\\R\ to \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\\R\
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:cmp2_status_reg\\R\ to \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\\R\
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:final_kill_reg\\R\ to \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\\R\
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:cs_addr_2\ to \CS_DAB_1:IsCurrent:PWMUDB:status_2\
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:cs_addr_0\ to \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\\R\
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:pwm_temp\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \CS_DAB_1:X_CP_GlitchFilter:genblk2:Counter0:DP:cs_addr_2\ to zero
Aliasing \CS_DAB_2:Net_19569\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:hwCapture\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\\S\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:trig_disable\\R\ to \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\\R\
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:trig_disable\\S\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:ltch_kill_reg\\R\ to \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\\R\
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:min_kill_reg\\R\ to \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\\R\
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:final_kill\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:dith_count_1\\R\ to \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\\R\
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:dith_count_1\\S\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:dith_count_0\\R\ to \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\\R\
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:dith_count_0\\S\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:status_6\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:status_4\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:cmp1_status_reg\\R\ to \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\\R\
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:cmp2_status_reg\\R\ to \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\\R\
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:final_kill_reg\\R\ to \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\\R\
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:cs_addr_2\ to \CS_DAB_2:IsCurrent:PWMUDB:status_2\
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:cs_addr_0\ to \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\\R\
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:pwm_temp\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_23\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_22\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_21\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_20\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_19\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_18\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_17\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_16\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_15\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_14\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_13\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_12\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_11\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_10\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_9\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_8\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_7\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_6\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_5\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_4\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_3\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_2\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \CS_DAB_2:X_Cal\ to \CS_DAB_1:X_Cal\
Aliasing \CS_DAB_2:X_CP_GlitchFilter:genblk2:Counter0:DP:cs_addr_2\ to zero
Aliasing \SAR2_Flwr:Net_60\ to zero
Aliasing Net_21124 to zero
Aliasing \SAR2_Flwr:Net_85\ to zero
Aliasing \SAR1_Flwr:Net_60\ to zero
Aliasing Net_21971 to zero
Aliasing \SAR1_Flwr:Net_85\ to zero
Aliasing \SignalShifter:genblk2:Counter0:DP:cs_addr_2\ to zero
Aliasing MODIN7_2 to \DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_ins_3\
Aliasing MODIN7_1 to \DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_ins_2\
Aliasing MODIN7_0 to \DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_ins_1\
Aliasing \MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing MODIN9_2 to \DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_ins_3\
Aliasing MODIN9_1 to \DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_ins_2\
Aliasing MODIN9_0 to \DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_ins_1\
Aliasing \MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing MODIN11_2 to \LUT_1:tmp__LUT_1_ins_2\
Aliasing MODIN11_1 to \LUT_1:tmp__LUT_1_ins_1\
Aliasing MODIN11_0 to \LUT_1:tmp__LUT_1_ins_0\
Aliasing \MODULE_8:g1:a0:gx:u0:aeqb_0\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing MODIN13_2 to \LUT_2:tmp__LUT_2_ins_2\
Aliasing MODIN13_1 to \LUT_2:tmp__LUT_2_ins_1\
Aliasing MODIN13_0 to \LUT_2:tmp__LUT_2_ins_0\
Aliasing \MODULE_9:g1:a0:gx:u0:aeqb_0\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:min_kill_reg\\D\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:prevCapture\\D\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:prevCompare1\\D\ to \DSM_Sequencer:SOC_Delay:PWMUDB:pwm_temp\
Aliasing DSM_AMuxHw_Decoder_old_id_2D to \DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_ins_3\
Aliasing DSM_AMuxHw_Decoder_old_id_1D to \DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_ins_2\
Aliasing DSM_AMuxHw_Decoder_old_id_0D to \DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_ins_1\
Aliasing IDAC_AMuxHw_Decoder_old_id_2D to \DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_ins_3\
Aliasing IDAC_AMuxHw_Decoder_old_id_1D to \DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_ins_2\
Aliasing IDAC_AMuxHw_Decoder_old_id_0D to \DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_ins_1\
Aliasing SAR1_AMuxHw_Decoder_old_id_2D to \LUT_1:tmp__LUT_1_ins_2\
Aliasing SAR1_AMuxHw_Decoder_old_id_1D to \LUT_1:tmp__LUT_1_ins_1\
Aliasing SAR1_AMuxHw_Decoder_old_id_0D to \LUT_1:tmp__LUT_1_ins_0\
Aliasing \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\ to Relay_OK
Aliasing Net_10244D to zero
Aliasing Net_10252D to zero
Aliasing Net_10134D to zero
Aliasing SAR2_AMuxHw_Decoder_old_id_2D to \LUT_2:tmp__LUT_2_ins_2\
Aliasing SAR2_AMuxHw_Decoder_old_id_1D to \LUT_2:tmp__LUT_2_ins_1\
Aliasing SAR2_AMuxHw_Decoder_old_id_0D to \LUT_2:tmp__LUT_2_ins_0\
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:min_kill_reg\\D\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:prevCapture\\D\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:trig_last\\D\ to \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\\R\
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:min_kill_reg\\D\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:prevCapture\\D\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:trig_last\\D\ to \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\\R\
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Digital_out_0_5A_CH2_net_0
Aliasing \DI_Debouncer:DEBOUNCER[0]:d_sync_1\\D\ to DI_out_Bus_0
Aliasing Net_21512_0D to zero
Aliasing Net_21510_0D to zero
Aliasing Net_21511_0D to zero
Aliasing \DI_Debouncer:DEBOUNCER[1]:d_sync_1\\D\ to DI_out_Bus_1
Aliasing Net_21512_1D to zero
Aliasing Net_21510_1D to zero
Aliasing Net_21511_1D to zero
Aliasing \DI_Debouncer:DEBOUNCER[2]:d_sync_1\\D\ to DI_out_Bus_2
Aliasing Net_21512_2D to zero
Aliasing Net_21510_2D to zero
Aliasing Net_21511_2D to zero
Aliasing \DI_Debouncer:DEBOUNCER[3]:d_sync_1\\D\ to DI_out_Bus_3
Aliasing Net_21512_3D to zero
Aliasing Net_21510_3D to zero
Aliasing Net_21511_3D to zero
Aliasing \DI_Debouncer:DEBOUNCER[4]:d_sync_1\\D\ to DI_out_Bus_4
Aliasing Net_21512_4D to zero
Aliasing Net_21510_4D to zero
Aliasing Net_21511_4D to zero
Aliasing \DI_Debouncer:DEBOUNCER[5]:d_sync_1\\D\ to DI_out_Bus_5
Aliasing Net_21512_5D to zero
Aliasing Net_21510_5D to zero
Aliasing Net_21511_5D to zero
Aliasing Net_21515_0D to zero
Aliasing Net_21513_0D to zero
Aliasing Net_21514_0D to zero
Aliasing Net_21515_1D to zero
Aliasing Net_21513_1D to zero
Aliasing Net_21514_1D to zero
Aliasing \GI_Debouncer:DEBOUNCER[2]:d_sync_1\\D\ to GI_out_Bus_2
Aliasing Net_21515_2D to zero
Aliasing Net_21513_2D to zero
Aliasing Net_21514_2D to zero
Aliasing Net_21515_3D to zero
Aliasing Net_21513_3D to zero
Aliasing Net_21514_3D to zero
Aliasing Net_21515_4D to zero
Aliasing Net_21513_4D to zero
Aliasing Net_21514_4D to zero
Aliasing Net_21515_5D to zero
Aliasing Net_21513_5D to zero
Aliasing Net_21514_5D to zero
Removing Lhs of wire one[8] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__PT4_ADC_IN_N_net_0[11] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Digital_out_0_5A_CH1_net_0[19] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_ins_3\[26] = DSM_MUX_2[27]
Removing Rhs of wire DSM_MUX_2[27] = \DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_reg_3\[35]
Removing Lhs of wire \DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_ins_2\[28] = DSM_MUX_1[29]
Removing Rhs of wire DSM_MUX_1[29] = \DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_reg_2\[36]
Removing Lhs of wire \DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_ins_1\[30] = DSM_MUX_0[31]
Removing Rhs of wire DSM_MUX_0[31] = \DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_reg_1\[37]
Removing Lhs of wire \DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_ins_0\[32] = IDAC_EN[33]
Removing Rhs of wire IDAC_EN[33] = \DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_reg_0\[38]
Removing Rhs of wire DSM_SEQ_EN[40] = \System_Control_Reg:control_out_2\[1440]
Removing Rhs of wire DSM_SEQ_EN[40] = \System_Control_Reg:control_2\[1454]
Removing Rhs of wire \DSM_Sequencer:Net_938\[41] = \DSM_Sequencer:SOC_Delay:Net_96\[169]
Removing Rhs of wire \DSM_Sequencer:Net_938\[41] = \DSM_Sequencer:SOC_Delay:PWMUDB:pwm_reg_i\[161]
Removing Lhs of wire \DSM_Sequencer:Clock\[45] = CLK_4MHz[379]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:ctrl_enable\[58] = \DSM_Sequencer:SOC_Delay:PWMUDB:control_7\[50]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:hwCapture\[68] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:hwEnable\[69] = \DSM_Sequencer:SOC_Delay:PWMUDB:control_7\[50]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:trig_out\[73] = \DSM_Sequencer:SOC_Delay:PWMUDB:trig_rise\[71]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:runmode_enable\\R\[76] = zero[7]
Removing Lhs of wire \DSM_Sequencer:Net_225\[77] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:runmode_enable\\S\[78] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:final_enable\[79] = \DSM_Sequencer:SOC_Delay:PWMUDB:runmode_enable\[74]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:ltch_kill_reg\\R\[82] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:ltch_kill_reg\\S\[83] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:min_kill_reg\\R\[84] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:min_kill_reg\\S\[85] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:final_kill\[88] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_1\[92] = \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_1\[331]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:add_vi_vv_MODGEN_1_0\[94] = \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_0\[332]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:dith_count_1\\R\[95] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:dith_count_1\\S\[96] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:dith_count_0\\R\[97] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:dith_count_0\\S\[98] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:status_6\[101] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:status_4\[103] = zero[7]
Removing Rhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:status_3\[104] = \DSM_Sequencer:SOC_Delay:PWMUDB:fifo_full\[123]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:status_2\[105] = \DSM_Sequencer:SOC_Delay:PWMUDB:tc_i\[75]
Removing Rhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:status_1\[106] = \DSM_Sequencer:SOC_Delay:PWMUDB:cmp2_status_reg\[115]
Removing Rhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:status_0\[107] = \DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_status_reg\[114]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:cmp2_status\[112] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:cmp2\[113] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_status_reg\\R\[117] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_status_reg\\S\[118] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:cmp2_status_reg\\R\[119] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:cmp2_status_reg\\S\[120] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:final_kill_reg\\R\[121] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:final_kill_reg\\S\[122] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:cs_addr_2\[124] = \DSM_Sequencer:SOC_Delay:PWMUDB:tc_i\[75]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:cs_addr_1\[125] = \DSM_Sequencer:SOC_Delay:PWMUDB:runmode_enable\[74]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:cs_addr_0\[126] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:pwm1_i\[164] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:pwm2_i\[166] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:pwm_temp\[172] = \DSM_Sequencer:SOC_Delay:PWMUDB:cmp1\[110]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_23\[213] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_22\[214] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_21\[215] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_20\[216] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_19\[217] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_18\[218] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_17\[219] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_16\[220] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_15\[221] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_14\[222] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_13\[223] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_12\[224] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_11\[225] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_10\[226] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_9\[227] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_8\[228] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_7\[229] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_6\[230] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_5\[231] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_4\[232] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_3\[233] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_2\[234] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_1\[235] = \DSM_Sequencer:SOC_Delay:PWMUDB:MODIN1_1\[236]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODIN1_1\[236] = \DSM_Sequencer:SOC_Delay:PWMUDB:dith_count_1\[91]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:a_0\[237] = \DSM_Sequencer:SOC_Delay:PWMUDB:MODIN1_0\[238]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODIN1_0\[238] = \DSM_Sequencer:SOC_Delay:PWMUDB:dith_count_0\[93]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[370] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[371] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \IDAC:Net_125\[384] = zero[7]
Removing Lhs of wire \IDAC:Net_158\[385] = zero[7]
Removing Rhs of wire \IDAC:Net_123\[386] = \IDAC:Net_157\[389]
Removing Lhs of wire \IDAC:Net_195\[391] = zero[7]
Removing Lhs of wire DSM_AMuxHw_Decoder_enable[393] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[395] = \MODULE_6:g1:a0:xeq\[2994]
Removing Lhs of wire IDAC_AMuxHw_Decoder_enable[418] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[420] = \MODULE_7:g1:a0:xeq\[3050]
Removing Lhs of wire tmpOE__PT4_ADC_IN_P_net_0[436] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__PSOC_RX_net_0[443] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Rhs of wire CS2_detected[444] = \CS_DAB_2:CP\[2738]
Removing Rhs of wire SAR1_EN[451] = \System_Control_Reg:control_out_3\[1441]
Removing Rhs of wire SAR1_EN[451] = \System_Control_Reg:control_3\[1453]
Removing Lhs of wire tmpOE__PT3_ADC_IN_N_net_0[453] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__PT4_current_out_net_0[460] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__PT3_ADC_IN_P_net_0[467] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Input_connector_ID_1_net_0[474] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__GREEN_LED_net_0[485] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire SAR1_AMuxHw_Decoder_enable[494] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[496] = \MODULE_8:g1:a0:xeq\[3106]
Removing Rhs of wire SAR1_MUX_2[498] = \LUT_1:tmp__LUT_1_reg_2\[695]
Removing Rhs of wire SAR1_MUX_1[500] = \LUT_1:tmp__LUT_1_reg_1\[696]
Removing Rhs of wire SAR1_MUX_0[502] = \LUT_1:tmp__LUT_1_reg_0\[697]
Removing Lhs of wire tmpOE__Bridge_current_FB_CH2_net_0[516] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Rhs of wire SAR2_EN[529] = \System_Control_Reg:control_out_4\[1442]
Removing Rhs of wire SAR2_EN[529] = \System_Control_Reg:control_4\[1452]
Removing Lhs of wire Net_11793[530] = zero[7]
Removing Lhs of wire Net_23029[531] = zero[7]
Removing Lhs of wire Net_23031[532] = zero[7]
Removing Lhs of wire Net_2208[534] = zero[7]
Removing Rhs of wire \SPIS:BSPIS:es3:SPISlave:tx_load\[537] = \SPIS:BSPIS:es3:SPISlave:load\[538]
Removing Rhs of wire \SPIS:BSPIS:es3:SPISlave:tx_load\[537] = \SPIS:BSPIS:es3:SPISlave:dpcounter_one\[556]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:prc_clk_src\[545] = CLK0[546]
Removing Rhs of wire \SPIS:Net_81\[549] = \SPIS:Net_89\[639]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_2\[569] = \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\[559]
Removing Rhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_1\[570] = \SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_not_full\[571]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_6\[572] = \SPIS:BSPIS:es3:SPISlave:byte_complete\[539]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_3\[575] = \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\[574]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_5\[576] = \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\[542]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_6\[577] = \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\[564]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_5\[578] = zero[7]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_4\[579] = zero[7]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_3\[580] = zero[7]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_2\[581] = zero[7]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_1\[582] = zero[7]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_0\[583] = zero[7]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:mosi_fin\[584] = \SPIS:Net_75\[585]
Removing Lhs of wire \SPIS:Net_75\[585] = mosi[638]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:sR8:Dp:cs_addr_1\[610] = zero[7]
Removing Rhs of wire Net_4333[641] = \SPIS:BSPIS:es3:SPISlave:inv_ss\[536]
Removing Rhs of wire miso[642] = \SPIS:miso_wire\[565]
Removing Lhs of wire tmpOE__SPI_MISO_net_0[644] = Net_4333[641]
Removing Lhs of wire tmpOE__SPI_MOSI_net_0[651] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Direct_PSOC_to_micro_1_net_0[667] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Direct_PSOC_to_micro_2_net_0[673] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__SPI_SCLK_net_0[680] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__SPI_chip_select_net_0[686] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_2\[691] = SAR1_MUX_2[498]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_1\[692] = SAR1_MUX_1[500]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_0\[693] = SAR1_MUX_0[502]
Removing Lhs of wire tmpOE__PT2_ADC_IN_P_net_0[699] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__ZERO_CROSS_3_net_0[706] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__ZERO_CROSS_2_net_0[713] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Digital_input_1_net_0[720] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Digital_input_2_net_0[727] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Global_input_3_net_0[734] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Diagnostic_feedback_CH1_2_net_0[741] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Diagnostic_feedback_CH3_4_net_0[748] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Digital_out_0_5A_CH4_net_0[755] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Digital_out_0_5A_CH3_net_0[763] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \DOD:PWM_1:Net_107\[772] = \DOD:Kill_PWM1\[781]
Removing Lhs of wire \DOD:PWM_1:Net_113\[773] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \DOD:Net_1489\[774] = zero[7]
Removing Rhs of wire Net_16663[778] = \DOD:PWM_1:Net_57\[776]
Removing Rhs of wire \DOD:Kill_PWM1\[781] = \DOD:Control_Reg:control_out_2\[932]
Removing Rhs of wire \DOD:Kill_PWM1\[781] = \DOD:Control_Reg:control_2\[946]
Removing Lhs of wire \DOD:Net_1500\[783] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \DOD:PWM_2:Net_107\[785] = \DOD:Kill_PWM2\[794]
Removing Lhs of wire \DOD:PWM_2:Net_113\[786] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \DOD:Net_1501\[787] = zero[7]
Removing Rhs of wire Net_21935[791] = \DOD:PWM_2:Net_57\[789]
Removing Rhs of wire \DOD:Kill_PWM2\[794] = \DOD:Control_Reg:control_out_3\[933]
Removing Rhs of wire \DOD:Kill_PWM2\[794] = \DOD:Control_Reg:control_3\[945]
Removing Lhs of wire \DOD:PWM_3:Net_107\[797] = \DOD:Kill_HB_PWM1\[805]
Removing Lhs of wire \DOD:PWM_3:Net_113\[798] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Rhs of wire Net_17075[802] = \DOD:PWM_3:Net_57\[800]
Removing Rhs of wire \DOD:Kill_HB_PWM1\[805] = \DOD:Control_Reg:control_out_4\[934]
Removing Rhs of wire \DOD:Kill_HB_PWM1\[805] = \DOD:Control_Reg:control_4\[944]
Removing Lhs of wire \DOD:PWM_4:Net_107\[808] = \DOD:Kill_HB_PWM2\[817]
Removing Lhs of wire \DOD:PWM_4:Net_113\[809] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \DOD:Net_1523\[810] = zero[7]
Removing Rhs of wire Net_17076[814] = \DOD:PWM_4:Net_57\[812]
Removing Rhs of wire \DOD:Kill_HB_PWM2\[817] = \DOD:Control_Reg:control_out_5\[935]
Removing Rhs of wire \DOD:Kill_HB_PWM2\[817] = \DOD:Control_Reg:control_5\[943]
Removing Rhs of wire \DOD:SlowPWM2\[820] = \DOD:Control_Reg:control_out_1\[931]
Removing Rhs of wire \DOD:SlowPWM2\[820] = \DOD:Control_Reg:control_1\[947]
Removing Rhs of wire \DOD:Net_1150\[823] = \DOD:mux_1:tmp__mux_1_reg\[1277]
Removing Rhs of wire \DOD:SlowPWM1\[824] = \DOD:Control_Reg:control_out_0\[930]
Removing Rhs of wire \DOD:SlowPWM1\[824] = \DOD:Control_Reg:control_0\[948]
Removing Lhs of wire \DOD:HeatEnable\[825] = Heat_Output_EN[1278]
Removing Lhs of wire \DOD:Net_1534\[827] = zero[7]
Removing Lhs of wire \DOD:Net_1535\[828] = zero[7]
Removing Lhs of wire \DOD:PrISM:ctrl_enable\[829] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \DOD:PrISM:compare_type0\[830] = zero[7]
Removing Lhs of wire \DOD:PrISM:compare_type1\[831] = zero[7]
Removing Lhs of wire \DOD:PrISM:cs_addr_2\[839] = zero[7]
Removing Lhs of wire \DOD:PrISM:cs_addr_1\[840] = \DOD:PrISM:reset_reg\[838]
Removing Lhs of wire \DOD:PrISM:cs_addr_0\[841] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \DOD:Control_Reg:clk\[928] = CLK_10kHz[771]
Removing Lhs of wire \DOD:Control_Reg:rst\[929] = zero[7]
Removing Rhs of wire \DOD:SlowPWM1Select\[936] = \DOD:Control_Reg:control_out_6\[937]
Removing Rhs of wire \DOD:SlowPWM1Select\[936] = \DOD:Control_Reg:control_6\[942]
Removing Lhs of wire \DOD:SPWM:ParallelLoad:clk\[949] = zero[7]
Removing Lhs of wire \DOD:SPWM:ParallelLoad:rst\[950] = zero[7]
Removing Rhs of wire \DOD:SPWM:Net_79\[951] = \DOD:SPWM:ParallelLoad:control_out_0\[952]
Removing Rhs of wire \DOD:SPWM:Net_79\[951] = \DOD:SPWM:ParallelLoad:control_0\[975]
Removing Rhs of wire \DOD:SPWM:Net_80\[953] = \DOD:SPWM:ParallelLoad:control_out_1\[954]
Removing Rhs of wire \DOD:SPWM:Net_80\[953] = \DOD:SPWM:ParallelLoad:control_1\[974]
Removing Rhs of wire \DOD:SPWM:Net_81\[955] = \DOD:SPWM:ParallelLoad:control_out_2\[956]
Removing Rhs of wire \DOD:SPWM:Net_81\[955] = \DOD:SPWM:ParallelLoad:control_2\[973]
Removing Rhs of wire \DOD:SPWM:Net_82\[957] = \DOD:SPWM:ParallelLoad:control_out_3\[958]
Removing Rhs of wire \DOD:SPWM:Net_82\[957] = \DOD:SPWM:ParallelLoad:control_3\[972]
Removing Rhs of wire \DOD:SPWM:Net_83\[959] = \DOD:SPWM:ParallelLoad:control_out_4\[960]
Removing Rhs of wire \DOD:SPWM:Net_83\[959] = \DOD:SPWM:ParallelLoad:control_4\[971]
Removing Rhs of wire \DOD:SPWM:LD_RS\[977] = \DOD:SPWM:cmp_vv_vv_MODGEN_3\[1187]
Removing Rhs of wire \DOD:SPWM:LD_RS\[977] = \DOD:SPWM:MODULE_3:g1:a0:xeq\[1266]
Removing Rhs of wire \DOD:SPWM:LD_RS\[977] = \DOD:SPWM:MODULE_3:g1:a0:gx:u0:aeqb_1\[1253]
Removing Lhs of wire \DOD:SPWM:Clock\[979] = Mains_X2[833]
Removing Lhs of wire \DOD:SPWM:Enable\[980] = Heat_Output_EN[1278]
Removing Lhs of wire \DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_2\[983] = \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_2\[1145]
Removing Lhs of wire \DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_1\[985] = \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_1\[1146]
Removing Lhs of wire \DOD:SPWM:BasicCounter:add_vi_vv_MODGEN_2_0\[987] = \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_0\[1147]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_23\[1028] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_22\[1029] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_21\[1030] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_20\[1031] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_19\[1032] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_18\[1033] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_17\[1034] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_16\[1035] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_15\[1036] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_14\[1037] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_13\[1038] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_12\[1039] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_11\[1040] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_10\[1041] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_9\[1042] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_8\[1043] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_7\[1044] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_6\[1045] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_5\[1046] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_4\[1047] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_3\[1048] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_2\[1049] = \DOD:SPWM:BasicCounter:MODIN2_2\[1050]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODIN2_2\[1050] = \DOD:SPWM:Count_2\[982]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_1\[1051] = \DOD:SPWM:BasicCounter:MODIN2_1\[1052]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODIN2_1\[1052] = \DOD:SPWM:Count_1\[984]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:a_0\[1053] = \DOD:SPWM:BasicCounter:MODIN2_0\[1054]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODIN2_0\[1054] = \DOD:SPWM:Count_0\[986]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1185] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1186] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \DOD:SPWM:Net_6_2\[1188] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \DOD:SPWM:Net_6_1\[1189] = zero[7]
Removing Lhs of wire \DOD:SPWM:Net_6_0\[1190] = zero[7]
Removing Rhs of wire \DOD:SPWM:Shift_Reg5:Net_966\[1192] = \DOD:SPWM:Shift_Reg5:cy_dffe_3\[1214]
Removing Rhs of wire \DOD:SPWM:Net_96\[1196] = \DOD:SPWM:Shift_Reg5:cy_dffe_5\[1194]
Removing Rhs of wire \DOD:SPWM:Shift_Reg5:Net_976\[1198] = \DOD:SPWM:Shift_Reg5:cy_dffe_4\[1208]
Removing Lhs of wire \DOD:SPWM:Shift_Reg5:Net_946\[1206] = \DOD:SPWM:Shift_Reg5:cy_dffe_1\[1204]
Removing Rhs of wire \DOD:SPWM:Shift_Reg5:Net_956\[1213] = \DOD:SPWM:Shift_Reg5:cy_dffe_2\[1218]
Removing Lhs of wire \DOD:SPWM:Net_89\[1217] = zero[7]
Removing Lhs of wire \DOD:SPWM:MODULE_3:g1:a0:newa_2\[1221] = \DOD:SPWM:Count_2\[982]
Removing Lhs of wire \DOD:SPWM:MODIN3_2\[1222] = \DOD:SPWM:Count_2\[982]
Removing Lhs of wire \DOD:SPWM:MODULE_3:g1:a0:newa_1\[1223] = \DOD:SPWM:Count_1\[984]
Removing Lhs of wire \DOD:SPWM:MODIN3_1\[1224] = \DOD:SPWM:Count_1\[984]
Removing Lhs of wire \DOD:SPWM:MODULE_3:g1:a0:newa_0\[1225] = \DOD:SPWM:Count_0\[986]
Removing Lhs of wire \DOD:SPWM:MODIN3_0\[1226] = \DOD:SPWM:Count_0\[986]
Removing Lhs of wire \DOD:SPWM:MODULE_3:g1:a0:newb_2\[1227] = \DOD:SPWM:MODIN4_2\[1228]
Removing Lhs of wire \DOD:SPWM:MODIN4_2\[1228] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \DOD:SPWM:MODULE_3:g1:a0:newb_1\[1229] = \DOD:SPWM:MODIN4_1\[1230]
Removing Lhs of wire \DOD:SPWM:MODIN4_1\[1230] = zero[7]
Removing Lhs of wire \DOD:SPWM:MODULE_3:g1:a0:newb_0\[1231] = \DOD:SPWM:MODIN4_0\[1232]
Removing Lhs of wire \DOD:SPWM:MODIN4_0\[1232] = zero[7]
Removing Lhs of wire \DOD:SPWM:MODULE_3:g1:a0:dataa_2\[1233] = \DOD:SPWM:Count_2\[982]
Removing Lhs of wire \DOD:SPWM:MODULE_3:g1:a0:dataa_1\[1234] = \DOD:SPWM:Count_1\[984]
Removing Lhs of wire \DOD:SPWM:MODULE_3:g1:a0:dataa_0\[1235] = \DOD:SPWM:Count_0\[986]
Removing Lhs of wire \DOD:SPWM:MODULE_3:g1:a0:datab_2\[1236] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \DOD:SPWM:MODULE_3:g1:a0:datab_1\[1237] = zero[7]
Removing Lhs of wire \DOD:SPWM:MODULE_3:g1:a0:datab_0\[1238] = zero[7]
Removing Lhs of wire \DOD:SPWM:MODULE_3:g1:a0:gx:u0:a_2\[1239] = \DOD:SPWM:Count_2\[982]
Removing Lhs of wire \DOD:SPWM:MODULE_3:g1:a0:gx:u0:a_1\[1240] = \DOD:SPWM:Count_1\[984]
Removing Lhs of wire \DOD:SPWM:MODULE_3:g1:a0:gx:u0:a_0\[1241] = \DOD:SPWM:Count_0\[986]
Removing Lhs of wire \DOD:SPWM:MODULE_3:g1:a0:gx:u0:b_2\[1242] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \DOD:SPWM:MODULE_3:g1:a0:gx:u0:b_1\[1243] = zero[7]
Removing Lhs of wire \DOD:SPWM:MODULE_3:g1:a0:gx:u0:b_0\[1244] = zero[7]
Removing Lhs of wire \DOD:SPWM:MODULE_3:g1:a0:gx:u0:aeqb_0\[1248] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \DOD:SPWM:MODULE_3:g1:a0:gx:u0:eq_0\[1249] = \DOD:SPWM:MODULE_3:g1:a0:gx:u0:xnor_array_0\[1247]
Removing Lhs of wire \DOD:SPWM:MODULE_3:g1:a0:gx:u0:eqi_0\[1252] = \DOD:SPWM:MODULE_3:g1:a0:gx:u0:eq_2\[1251]
Removing Rhs of wire Heat_Output_EN[1278] = \System_Control_Reg:control_out_6\[1445]
Removing Rhs of wire Heat_Output_EN[1278] = \System_Control_Reg:control_6\[1450]
Removing Lhs of wire tmpOE__Digital_input_3_net_0[1280] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Digital_input_4_net_0[1287] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Bridge_H_S_out_CH1_net_0[1294] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Bridge_L_S_out_CH1_net_0[1302] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Bridge_H_S_out_CH2_net_0[1309] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__ZERO_CROSS_1_net_0[1317] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Global_input_6_net_0[1324] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__PT1_current_out_net_0[1331] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Rhs of wire \DSM:Net_488\[1345] = \DSM:Net_250\[1386]
Removing Lhs of wire \DSM:Net_481\[1347] = zero[7]
Removing Lhs of wire \DSM:Net_482\[1348] = zero[7]
Removing Lhs of wire \DSM:tmpOE__Bypass_P32_net_0\[1372] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \DSM:Net_252\[1388] = zero[7]
Removing Lhs of wire tmpOE__Global_input_5_net_0[1393] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Global_input_4_net_0[1400] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__PT_cal_current_out_net_0[1407] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__PT1_ADC_IN_N_net_0[1414] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__PT_cal_ADC_IN_P_net_0[1421] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__PT_cal_ADC_IN_N_net_0[1428] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \System_Control_Reg:clk\[1434] = CLK_10kHz[771]
Removing Lhs of wire \System_Control_Reg:rst\[1435] = zero[7]
Removing Rhs of wire Relay_TurnON[1436] = \System_Control_Reg:control_out_0\[1437]
Removing Rhs of wire Relay_TurnON[1436] = \System_Control_Reg:control_0\[1456]
Removing Rhs of wire OutPuts_SoftEn[1438] = \System_Control_Reg:control_out_1\[1439]
Removing Rhs of wire OutPuts_SoftEn[1438] = \System_Control_Reg:control_1\[1455]
Removing Rhs of wire CS_Cal[1446] = \System_Control_Reg:control_out_7\[1447]
Removing Rhs of wire CS_Cal[1446] = \System_Control_Reg:control_7\[1449]
Removing Lhs of wire tmpOE__Digital_input_5_net_0[1459] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Digital_input_6_net_0[1466] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Global_input_1_net_0[1473] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Global_input_2_net_0[1480] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Bridge_L_S_out_CH2_net_0[1489] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Bridge_current_FB_CH1_net_0[1500] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \SAR1:vp_ctl_0\[1510] = zero[7]
Removing Lhs of wire \SAR1:vp_ctl_2\[1511] = zero[7]
Removing Lhs of wire \SAR1:vn_ctl_1\[1512] = zero[7]
Removing Lhs of wire \SAR1:vn_ctl_3\[1513] = zero[7]
Removing Lhs of wire \SAR1:vp_ctl_1\[1514] = zero[7]
Removing Lhs of wire \SAR1:vp_ctl_3\[1515] = zero[7]
Removing Lhs of wire \SAR1:vn_ctl_0\[1516] = zero[7]
Removing Lhs of wire \SAR1:vn_ctl_2\[1517] = zero[7]
Removing Lhs of wire \SAR1:Net_188\[1520] = \SAR1:Net_221\[1519]
Removing Lhs of wire tmpOE__I4_20mA_input_2_net_0[1552] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__I4_20mA_input_1_net_0[1559] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__PT2_ADC_IN_N_net_0[1578] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__PT3_current_out_net_0[1585] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Rhs of wire Relay_OK[1604] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[1601]
Removing Lhs of wire tmpOE__PT2_current_out_net_0[1609] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__PT1_ADC_IN_P_net_0[1616] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \VDAC2:Net_83\[1623] = zero[7]
Removing Lhs of wire \VDAC2:Net_81\[1624] = zero[7]
Removing Lhs of wire \VDAC2:Net_82\[1625] = zero[7]
Removing Lhs of wire tmpOE__Safety_Relay_net_0[1630] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Rhs of wire Net_18598[1631] = cy_srff_2[1652]
Removing Lhs of wire tmpOE__safety_feedback_net_0[1637] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__SSR_Thermistor_net_0[1644] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__RED_LED_net_0[1654] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Current_Sensor_2_net_0[1661] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \LUT_2:tmp__LUT_2_ins_2\[1668] = SAR2_MUX_2[1669]
Removing Rhs of wire SAR2_MUX_2[1669] = \LUT_2:tmp__LUT_2_reg_2\[1675]
Removing Lhs of wire \LUT_2:tmp__LUT_2_ins_1\[1670] = SAR2_MUX_1[1671]
Removing Rhs of wire SAR2_MUX_1[1671] = \LUT_2:tmp__LUT_2_reg_1\[1676]
Removing Lhs of wire \LUT_2:tmp__LUT_2_ins_0\[1672] = SAR2_MUX_0[1673]
Removing Rhs of wire SAR2_MUX_0[1673] = \LUT_2:tmp__LUT_2_reg_0\[1677]
Removing Lhs of wire SAR2_AMuxHw_Decoder_enable[1678] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[1680] = \MODULE_9:g1:a0:xeq\[3162]
Removing Lhs of wire tmpOE__Current_Sensor_1_net_0[1695] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__Input_connector_ID_2_net_0[1702] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__output_connector_ID_net_0[1709] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__DAC_for_4_20mA_2_net_0[1716] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire tmpOE__DAC_for_4_20mA_1_net_0[1723] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \VDAC1:Net_83\[1730] = zero[7]
Removing Lhs of wire \VDAC1:Net_81\[1731] = zero[7]
Removing Lhs of wire \VDAC1:Net_82\[1732] = zero[7]
Removing Lhs of wire \SAR2:vp_ctl_0\[1740] = zero[7]
Removing Lhs of wire \SAR2:vp_ctl_2\[1741] = zero[7]
Removing Lhs of wire \SAR2:vn_ctl_1\[1742] = zero[7]
Removing Lhs of wire \SAR2:vn_ctl_3\[1743] = zero[7]
Removing Lhs of wire \SAR2:vp_ctl_1\[1744] = zero[7]
Removing Lhs of wire \SAR2:vp_ctl_3\[1745] = zero[7]
Removing Lhs of wire \SAR2:vn_ctl_0\[1746] = zero[7]
Removing Lhs of wire \SAR2:vn_ctl_2\[1747] = zero[7]
Removing Lhs of wire \SAR2:Net_188\[1750] = \SAR2:Net_221\[1749]
Removing Rhs of wire SAR2_CH3[1783] = \DeMux5CH_1:demux_1:tmp__demux_1_3_reg\[1789]
Removing Lhs of wire \DeMux5CH_1:MUX_1\[1785] = SAR2_MUX_1[1671]
Removing Lhs of wire \DeMux5CH_1:MUX_0\[1786] = SAR2_MUX_0[1673]
Removing Rhs of wire \DeMux5CH_1:Net_20484\[1790] = \DeMux5CH_1:demux_1:tmp__demux_1_0_reg\[1784]
Removing Rhs of wire SAR2_CH1[1791] = \DeMux5CH_1:demux_1:tmp__demux_1_1_reg\[1787]
Removing Rhs of wire SAR2_CH2[1792] = \DeMux5CH_1:demux_1:tmp__demux_1_2_reg\[1788]
Removing Lhs of wire \DeMux5CH_1:MUX_2\[1794] = SAR2_MUX_2[1669]
Removing Lhs of wire \Board_Type_Sel_Reg:clk\[1795] = zero[7]
Removing Lhs of wire \Board_Type_Sel_Reg:rst\[1796] = zero[7]
Removing Rhs of wire BoardConfig_0[1797] = \Board_Type_Sel_Reg:control_out_0\[1798]
Removing Rhs of wire BoardConfig_0[1797] = \Board_Type_Sel_Reg:control_0\[1821]
Removing Rhs of wire BoardConfig_1[1799] = \Board_Type_Sel_Reg:control_out_1\[1800]
Removing Rhs of wire BoardConfig_1[1799] = \Board_Type_Sel_Reg:control_1\[1820]
Removing Rhs of wire BoardConfig_2[1801] = \Board_Type_Sel_Reg:control_out_2\[1802]
Removing Rhs of wire BoardConfig_2[1801] = \Board_Type_Sel_Reg:control_2\[1819]
Removing Lhs of wire tmpOE__Debug_Pin_net_0[1823] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \Task_Indctr_VDAC:Net_83\[1831] = zero[7]
Removing Lhs of wire \Task_Indctr_VDAC:Net_81\[1832] = zero[7]
Removing Lhs of wire \Task_Indctr_VDAC:Net_82\[1833] = zero[7]
Removing Rhs of wire GI_out_Bus_2[1842] = \GI_Debouncer:DEBOUNCER[2]:d_sync_0\[2881]
Removing Rhs of wire DI_out_Bus_4[1843] = \DI_Debouncer:DEBOUNCER[4]:d_sync_0\[2857]
Removing Rhs of wire DI_out_Bus_5[1844] = \DI_Debouncer:DEBOUNCER[5]:d_sync_0\[2862]
Removing Rhs of wire DI_out_Bus_0[1845] = \DI_Debouncer:DEBOUNCER[0]:d_sync_0\[2837]
Removing Rhs of wire DI_out_Bus_1[1846] = \DI_Debouncer:DEBOUNCER[1]:d_sync_0\[2842]
Removing Rhs of wire DI_out_Bus_2[1847] = \DI_Debouncer:DEBOUNCER[2]:d_sync_0\[2847]
Removing Rhs of wire DI_out_Bus_3[1848] = \DI_Debouncer:DEBOUNCER[3]:d_sync_0\[2852]
Removing Lhs of wire tmpOE__PSOC_TX_net_0[1884] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Rhs of wire CS1_detected[1885] = \CS_DAB_1:CP\[2277]
Removing Lhs of wire \CS_DAB_1:Net_19569\[1890] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:ctrl_enable\[1906] = \CS_DAB_1:IsCurrent:PWMUDB:control_7\[1898]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:hwCapture\[1916] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:hwEnable\[1917] = \CS_DAB_1:IsCurrent:PWMUDB:control_7\[1898]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:trig_out\[1921] = \CS_DAB_1:IsCurrent:PWMUDB:trig_rise\[1919]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\\R\[1925] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\\S\[1926] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:trig_disable\\R\[1927] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:trig_disable\\S\[1928] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:final_enable\[1929] = \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\[1922]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:ltch_kill_reg\\R\[1932] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:ltch_kill_reg\\S\[1933] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:min_kill_reg\\R\[1934] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:min_kill_reg\\S\[1935] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:final_kill\[1938] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_1\[1942] = \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_1\[2230]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:add_vi_vv_MODGEN_4_0\[1944] = \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_0\[2231]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:dith_count_1\\R\[1945] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:dith_count_1\\S\[1946] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:dith_count_0\\R\[1947] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:dith_count_0\\S\[1948] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:status_6\[1951] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:status_4\[1953] = zero[7]
Removing Rhs of wire \CS_DAB_1:IsCurrent:PWMUDB:status_3\[1954] = \CS_DAB_1:IsCurrent:PWMUDB:fifo_full\[1974]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:status_2\[1955] = \CS_DAB_1:IsCurrent:PWMUDB:tc_i\[1923]
Removing Rhs of wire \CS_DAB_1:IsCurrent:PWMUDB:status_1\[1956] = \CS_DAB_1:IsCurrent:PWMUDB:cmp2_status_reg\[1966]
Removing Rhs of wire \CS_DAB_1:IsCurrent:PWMUDB:status_0\[1957] = \CS_DAB_1:IsCurrent:PWMUDB:cmp1_status_reg\[1965]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:cmp1_status_reg\\R\[1968] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:cmp1_status_reg\\S\[1969] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:cmp2_status_reg\\R\[1970] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:cmp2_status_reg\\S\[1971] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:final_kill_reg\\R\[1972] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:final_kill_reg\\S\[1973] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:cs_addr_2\[1975] = \CS_DAB_1:IsCurrent:PWMUDB:tc_i\[1923]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:cs_addr_1\[1976] = \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\[1922]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:cs_addr_0\[1977] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:compare2\[2059] = \CS_DAB_1:IsCurrent:PWMUDB:cmp2_less\[2032]
Removing Rhs of wire \CS_DAB_1:Net_19598\[2069] = \CS_DAB_1:IsCurrent:PWMUDB:pwm1_reg_i\[2062]
Removing Rhs of wire \CS_DAB_1:Net_819\[2070] = \CS_DAB_1:IsCurrent:PWMUDB:pwm2_reg_i\[2064]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:pwm_temp\[2071] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_23\[2112] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_22\[2113] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_21\[2114] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_20\[2115] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_19\[2116] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_18\[2117] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_17\[2118] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_16\[2119] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_15\[2120] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_14\[2121] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_13\[2122] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_12\[2123] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_11\[2124] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_10\[2125] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_9\[2126] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_8\[2127] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_7\[2128] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_6\[2129] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_5\[2130] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_4\[2131] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_3\[2132] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_2\[2133] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_1\[2134] = \CS_DAB_1:IsCurrent:PWMUDB:MODIN5_1\[2135]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODIN5_1\[2135] = \CS_DAB_1:IsCurrent:PWMUDB:dith_count_1\[1941]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:a_0\[2136] = \CS_DAB_1:IsCurrent:PWMUDB:MODIN5_0\[2137]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODIN5_0\[2137] = \CS_DAB_1:IsCurrent:PWMUDB:dith_count_0\[1943]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[2269] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[2270] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Rhs of wire \CS_DAB_1:Net_815\[2278] = \CS_DAB_1:LS_GlitchFilter:genblk1[0]:last_state\[2287]
Removing Rhs of wire \CS_DAB_1:Net_822\[2279] = \CS_DAB_1:HS_GlitchFilter:genblk1[0]:last_state\[2295]
Removing Rhs of wire \CS_DAB_1:X_CP_filt\[2317] = \CS_DAB_1:X_CP_GlitchFilter:state_0\[2315]
Removing Lhs of wire \CS_DAB_1:X_CP_GlitchFilter:genblk2:Counter0:DP:cs_addr_2\[2319] = zero[7]
Removing Lhs of wire \CS_DAB_2:Net_19569\[2351] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:ctrl_enable\[2367] = \CS_DAB_2:IsCurrent:PWMUDB:control_7\[2359]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:hwCapture\[2377] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:hwEnable\[2378] = \CS_DAB_2:IsCurrent:PWMUDB:control_7\[2359]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:trig_out\[2382] = \CS_DAB_2:IsCurrent:PWMUDB:trig_rise\[2380]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\\R\[2386] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\\S\[2387] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:trig_disable\\R\[2388] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:trig_disable\\S\[2389] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:final_enable\[2390] = \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\[2383]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:ltch_kill_reg\\R\[2393] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:ltch_kill_reg\\S\[2394] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:min_kill_reg\\R\[2395] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:min_kill_reg\\S\[2396] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:final_kill\[2399] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_1\[2403] = \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_1\[2691]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:add_vi_vv_MODGEN_5_0\[2405] = \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_0\[2692]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:dith_count_1\\R\[2406] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:dith_count_1\\S\[2407] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:dith_count_0\\R\[2408] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:dith_count_0\\S\[2409] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:status_6\[2412] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:status_4\[2414] = zero[7]
Removing Rhs of wire \CS_DAB_2:IsCurrent:PWMUDB:status_3\[2415] = \CS_DAB_2:IsCurrent:PWMUDB:fifo_full\[2435]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:status_2\[2416] = \CS_DAB_2:IsCurrent:PWMUDB:tc_i\[2384]
Removing Rhs of wire \CS_DAB_2:IsCurrent:PWMUDB:status_1\[2417] = \CS_DAB_2:IsCurrent:PWMUDB:cmp2_status_reg\[2427]
Removing Rhs of wire \CS_DAB_2:IsCurrent:PWMUDB:status_0\[2418] = \CS_DAB_2:IsCurrent:PWMUDB:cmp1_status_reg\[2426]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:cmp1_status_reg\\R\[2429] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:cmp1_status_reg\\S\[2430] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:cmp2_status_reg\\R\[2431] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:cmp2_status_reg\\S\[2432] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:final_kill_reg\\R\[2433] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:final_kill_reg\\S\[2434] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:cs_addr_2\[2436] = \CS_DAB_2:IsCurrent:PWMUDB:tc_i\[2384]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:cs_addr_1\[2437] = \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\[2383]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:cs_addr_0\[2438] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:compare2\[2520] = \CS_DAB_2:IsCurrent:PWMUDB:cmp2_less\[2493]
Removing Rhs of wire \CS_DAB_2:Net_19598\[2530] = \CS_DAB_2:IsCurrent:PWMUDB:pwm1_reg_i\[2523]
Removing Rhs of wire \CS_DAB_2:Net_819\[2531] = \CS_DAB_2:IsCurrent:PWMUDB:pwm2_reg_i\[2525]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:pwm_temp\[2532] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_23\[2573] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_22\[2574] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_21\[2575] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_20\[2576] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_19\[2577] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_18\[2578] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_17\[2579] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_16\[2580] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_15\[2581] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_14\[2582] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_13\[2583] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_12\[2584] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_11\[2585] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_10\[2586] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_9\[2587] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_8\[2588] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_7\[2589] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_6\[2590] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_5\[2591] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_4\[2592] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_3\[2593] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_2\[2594] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_1\[2595] = \CS_DAB_2:IsCurrent:PWMUDB:MODIN6_1\[2596]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODIN6_1\[2596] = \CS_DAB_2:IsCurrent:PWMUDB:dith_count_1\[2402]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:a_0\[2597] = \CS_DAB_2:IsCurrent:PWMUDB:MODIN6_0\[2598]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODIN6_0\[2598] = \CS_DAB_2:IsCurrent:PWMUDB:dith_count_0\[2404]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[2730] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[2731] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Rhs of wire \CS_DAB_2:Net_815\[2739] = \CS_DAB_2:LS_GlitchFilter:genblk1[0]:last_state\[2748]
Removing Rhs of wire \CS_DAB_2:Net_822\[2740] = \CS_DAB_2:HS_GlitchFilter:genblk1[0]:last_state\[2756]
Removing Lhs of wire \CS_DAB_2:X_Cal\[2765] = \CS_DAB_1:X_Cal\[2304]
Removing Rhs of wire \CS_DAB_2:X_CP_filt\[2778] = \CS_DAB_2:X_CP_GlitchFilter:state_0\[2776]
Removing Lhs of wire \CS_DAB_2:X_CP_GlitchFilter:genblk2:Counter0:DP:cs_addr_2\[2780] = zero[7]
Removing Lhs of wire \SAR2_Flwr:Net_74\[2815] = zero[7]
Removing Lhs of wire \SAR2_Flwr:Net_60\[2816] = zero[7]
Removing Lhs of wire \SAR2_Flwr:Net_67\[2817] = zero[7]
Removing Lhs of wire Net_21124[2819] = zero[7]
Removing Lhs of wire \SAR2_Flwr:Net_85\[2820] = zero[7]
Removing Lhs of wire \SAR1_Flwr:Net_74\[2826] = zero[7]
Removing Lhs of wire \SAR1_Flwr:Net_60\[2827] = zero[7]
Removing Lhs of wire \SAR1_Flwr:Net_67\[2828] = zero[7]
Removing Lhs of wire Net_21971[2830] = zero[7]
Removing Lhs of wire \SAR1_Flwr:Net_85\[2831] = zero[7]
Removing Rhs of wire Net_22674[2910] = \SignalShifter:state_0\[2913]
Removing Lhs of wire \SignalShifter:genblk2:Counter0:DP:cs_addr_2\[2916] = zero[7]
Removing Lhs of wire \MODULE_6:g1:a0:newa_2\[2949] = DSM_MUX_2[27]
Removing Lhs of wire MODIN7_2[2950] = DSM_MUX_2[27]
Removing Lhs of wire \MODULE_6:g1:a0:newa_1\[2951] = DSM_MUX_1[29]
Removing Lhs of wire MODIN7_1[2952] = DSM_MUX_1[29]
Removing Lhs of wire \MODULE_6:g1:a0:newa_0\[2953] = DSM_MUX_0[31]
Removing Lhs of wire MODIN7_0[2954] = DSM_MUX_0[31]
Removing Lhs of wire \MODULE_6:g1:a0:newb_2\[2955] = MODIN8_2[2956]
Removing Lhs of wire MODIN8_2[2956] = DSM_AMuxHw_Decoder_old_id_2[397]
Removing Lhs of wire \MODULE_6:g1:a0:newb_1\[2957] = MODIN8_1[2958]
Removing Lhs of wire MODIN8_1[2958] = DSM_AMuxHw_Decoder_old_id_1[398]
Removing Lhs of wire \MODULE_6:g1:a0:newb_0\[2959] = MODIN8_0[2960]
Removing Lhs of wire MODIN8_0[2960] = DSM_AMuxHw_Decoder_old_id_0[399]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_2\[2961] = DSM_MUX_2[27]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_1\[2962] = DSM_MUX_1[29]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_0\[2963] = DSM_MUX_0[31]
Removing Lhs of wire \MODULE_6:g1:a0:datab_2\[2964] = DSM_AMuxHw_Decoder_old_id_2[397]
Removing Lhs of wire \MODULE_6:g1:a0:datab_1\[2965] = DSM_AMuxHw_Decoder_old_id_1[398]
Removing Lhs of wire \MODULE_6:g1:a0:datab_0\[2966] = DSM_AMuxHw_Decoder_old_id_0[399]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_2\[2967] = DSM_MUX_2[27]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_1\[2968] = DSM_MUX_1[29]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_0\[2969] = DSM_MUX_0[31]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_2\[2970] = DSM_AMuxHw_Decoder_old_id_2[397]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_1\[2971] = DSM_AMuxHw_Decoder_old_id_1[398]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_0\[2972] = DSM_AMuxHw_Decoder_old_id_0[399]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:aeqb_0\[2976] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:eq_0\[2977] = \MODULE_6:g1:a0:gx:u0:xnor_array_0\[2975]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:eqi_0\[2980] = \MODULE_6:g1:a0:gx:u0:eq_2\[2979]
Removing Rhs of wire \MODULE_6:g1:a0:xeq\[2994] = \MODULE_6:g1:a0:gx:u0:aeqb_1\[2981]
Removing Lhs of wire \MODULE_7:g1:a0:newa_2\[3005] = DSM_MUX_2[27]
Removing Lhs of wire MODIN9_2[3006] = DSM_MUX_2[27]
Removing Lhs of wire \MODULE_7:g1:a0:newa_1\[3007] = DSM_MUX_1[29]
Removing Lhs of wire MODIN9_1[3008] = DSM_MUX_1[29]
Removing Lhs of wire \MODULE_7:g1:a0:newa_0\[3009] = DSM_MUX_0[31]
Removing Lhs of wire MODIN9_0[3010] = DSM_MUX_0[31]
Removing Lhs of wire \MODULE_7:g1:a0:newb_2\[3011] = MODIN10_2[3012]
Removing Lhs of wire MODIN10_2[3012] = IDAC_AMuxHw_Decoder_old_id_2[421]
Removing Lhs of wire \MODULE_7:g1:a0:newb_1\[3013] = MODIN10_1[3014]
Removing Lhs of wire MODIN10_1[3014] = IDAC_AMuxHw_Decoder_old_id_1[422]
Removing Lhs of wire \MODULE_7:g1:a0:newb_0\[3015] = MODIN10_0[3016]
Removing Lhs of wire MODIN10_0[3016] = IDAC_AMuxHw_Decoder_old_id_0[423]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_2\[3017] = DSM_MUX_2[27]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_1\[3018] = DSM_MUX_1[29]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_0\[3019] = DSM_MUX_0[31]
Removing Lhs of wire \MODULE_7:g1:a0:datab_2\[3020] = IDAC_AMuxHw_Decoder_old_id_2[421]
Removing Lhs of wire \MODULE_7:g1:a0:datab_1\[3021] = IDAC_AMuxHw_Decoder_old_id_1[422]
Removing Lhs of wire \MODULE_7:g1:a0:datab_0\[3022] = IDAC_AMuxHw_Decoder_old_id_0[423]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_2\[3023] = DSM_MUX_2[27]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_1\[3024] = DSM_MUX_1[29]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_0\[3025] = DSM_MUX_0[31]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_2\[3026] = IDAC_AMuxHw_Decoder_old_id_2[421]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_1\[3027] = IDAC_AMuxHw_Decoder_old_id_1[422]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_0\[3028] = IDAC_AMuxHw_Decoder_old_id_0[423]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:aeqb_0\[3032] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eq_0\[3033] = \MODULE_7:g1:a0:gx:u0:xnor_array_0\[3031]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eqi_0\[3036] = \MODULE_7:g1:a0:gx:u0:eq_2\[3035]
Removing Rhs of wire \MODULE_7:g1:a0:xeq\[3050] = \MODULE_7:g1:a0:gx:u0:aeqb_1\[3037]
Removing Lhs of wire \MODULE_8:g1:a0:newa_2\[3061] = SAR1_MUX_2[498]
Removing Lhs of wire MODIN11_2[3062] = SAR1_MUX_2[498]
Removing Lhs of wire \MODULE_8:g1:a0:newa_1\[3063] = SAR1_MUX_1[500]
Removing Lhs of wire MODIN11_1[3064] = SAR1_MUX_1[500]
Removing Lhs of wire \MODULE_8:g1:a0:newa_0\[3065] = SAR1_MUX_0[502]
Removing Lhs of wire MODIN11_0[3066] = SAR1_MUX_0[502]
Removing Lhs of wire \MODULE_8:g1:a0:newb_2\[3067] = MODIN12_2[3068]
Removing Lhs of wire MODIN12_2[3068] = SAR1_AMuxHw_Decoder_old_id_2[497]
Removing Lhs of wire \MODULE_8:g1:a0:newb_1\[3069] = MODIN12_1[3070]
Removing Lhs of wire MODIN12_1[3070] = SAR1_AMuxHw_Decoder_old_id_1[499]
Removing Lhs of wire \MODULE_8:g1:a0:newb_0\[3071] = MODIN12_0[3072]
Removing Lhs of wire MODIN12_0[3072] = SAR1_AMuxHw_Decoder_old_id_0[501]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_2\[3073] = SAR1_MUX_2[498]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_1\[3074] = SAR1_MUX_1[500]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_0\[3075] = SAR1_MUX_0[502]
Removing Lhs of wire \MODULE_8:g1:a0:datab_2\[3076] = SAR1_AMuxHw_Decoder_old_id_2[497]
Removing Lhs of wire \MODULE_8:g1:a0:datab_1\[3077] = SAR1_AMuxHw_Decoder_old_id_1[499]
Removing Lhs of wire \MODULE_8:g1:a0:datab_0\[3078] = SAR1_AMuxHw_Decoder_old_id_0[501]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_2\[3079] = SAR1_MUX_2[498]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_1\[3080] = SAR1_MUX_1[500]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_0\[3081] = SAR1_MUX_0[502]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_2\[3082] = SAR1_AMuxHw_Decoder_old_id_2[497]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_1\[3083] = SAR1_AMuxHw_Decoder_old_id_1[499]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_0\[3084] = SAR1_AMuxHw_Decoder_old_id_0[501]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:aeqb_0\[3088] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:eq_0\[3089] = \MODULE_8:g1:a0:gx:u0:xnor_array_0\[3087]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:eqi_0\[3092] = \MODULE_8:g1:a0:gx:u0:eq_2\[3091]
Removing Rhs of wire \MODULE_8:g1:a0:xeq\[3106] = \MODULE_8:g1:a0:gx:u0:aeqb_1\[3093]
Removing Lhs of wire \MODULE_9:g1:a0:newa_2\[3117] = SAR2_MUX_2[1669]
Removing Lhs of wire MODIN13_2[3118] = SAR2_MUX_2[1669]
Removing Lhs of wire \MODULE_9:g1:a0:newa_1\[3119] = SAR2_MUX_1[1671]
Removing Lhs of wire MODIN13_1[3120] = SAR2_MUX_1[1671]
Removing Lhs of wire \MODULE_9:g1:a0:newa_0\[3121] = SAR2_MUX_0[1673]
Removing Lhs of wire MODIN13_0[3122] = SAR2_MUX_0[1673]
Removing Lhs of wire \MODULE_9:g1:a0:newb_2\[3123] = MODIN14_2[3124]
Removing Lhs of wire MODIN14_2[3124] = SAR2_AMuxHw_Decoder_old_id_2[1681]
Removing Lhs of wire \MODULE_9:g1:a0:newb_1\[3125] = MODIN14_1[3126]
Removing Lhs of wire MODIN14_1[3126] = SAR2_AMuxHw_Decoder_old_id_1[1682]
Removing Lhs of wire \MODULE_9:g1:a0:newb_0\[3127] = MODIN14_0[3128]
Removing Lhs of wire MODIN14_0[3128] = SAR2_AMuxHw_Decoder_old_id_0[1683]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_2\[3129] = SAR2_MUX_2[1669]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_1\[3130] = SAR2_MUX_1[1671]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_0\[3131] = SAR2_MUX_0[1673]
Removing Lhs of wire \MODULE_9:g1:a0:datab_2\[3132] = SAR2_AMuxHw_Decoder_old_id_2[1681]
Removing Lhs of wire \MODULE_9:g1:a0:datab_1\[3133] = SAR2_AMuxHw_Decoder_old_id_1[1682]
Removing Lhs of wire \MODULE_9:g1:a0:datab_0\[3134] = SAR2_AMuxHw_Decoder_old_id_0[1683]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_2\[3135] = SAR2_MUX_2[1669]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_1\[3136] = SAR2_MUX_1[1671]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_0\[3137] = SAR2_MUX_0[1673]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_2\[3138] = SAR2_AMuxHw_Decoder_old_id_2[1681]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_1\[3139] = SAR2_AMuxHw_Decoder_old_id_1[1682]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_0\[3140] = SAR2_AMuxHw_Decoder_old_id_0[1683]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:aeqb_0\[3144] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:eq_0\[3145] = \MODULE_9:g1:a0:gx:u0:xnor_array_0\[3143]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:eqi_0\[3148] = \MODULE_9:g1:a0:gx:u0:eq_2\[3147]
Removing Rhs of wire \MODULE_9:g1:a0:xeq\[3162] = \MODULE_9:g1:a0:gx:u0:aeqb_1\[3149]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:min_kill_reg\\D\[3179] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:prevCapture\\D\[3180] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:trig_last\\D\[3181] = \DSM_Sequencer:Net_900\[34]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:ltch_kill_reg\\D\[3184] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:prevCompare1\\D\[3187] = \DSM_Sequencer:SOC_Delay:PWMUDB:cmp1\[110]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_status_reg\\D\[3188] = \DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_status\[111]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:cmp2_status_reg\\D\[3189] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:final_kill_reg\\D\[3190] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:pwm_reg_i\\D\[3191] = \DSM_Sequencer:SOC_Delay:PWMUDB:pwm_i\[162]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:pwm1_reg_i\\D\[3192] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:pwm2_reg_i\\D\[3193] = zero[7]
Removing Lhs of wire DSM_AMuxHw_Decoder_old_id_2D[3195] = DSM_MUX_2[27]
Removing Lhs of wire DSM_AMuxHw_Decoder_old_id_1D[3196] = DSM_MUX_1[29]
Removing Lhs of wire DSM_AMuxHw_Decoder_old_id_0D[3197] = DSM_MUX_0[31]
Removing Lhs of wire IDAC_AMuxHw_Decoder_old_id_2D[3203] = DSM_MUX_2[27]
Removing Lhs of wire IDAC_AMuxHw_Decoder_old_id_1D[3204] = DSM_MUX_1[29]
Removing Lhs of wire IDAC_AMuxHw_Decoder_old_id_0D[3205] = DSM_MUX_0[31]
Removing Lhs of wire SAR1_AMuxHw_Decoder_old_id_2D[3211] = SAR1_MUX_2[498]
Removing Lhs of wire SAR1_AMuxHw_Decoder_old_id_1D[3212] = SAR1_MUX_1[500]
Removing Lhs of wire SAR1_AMuxHw_Decoder_old_id_0D[3213] = SAR1_MUX_0[502]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\\D\[3219] = \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\[540]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\\D\[3220] = \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\[543]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:mosi_tmp\\D\[3221] = mosi[638]
Removing Lhs of wire \DOD:PrISM:enable_final_reg\\D\[3228] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \DOD:PrISM:reset_reg\\D\[3229] = zero[7]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[3241] = Net_10153[1602]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[3242] = Relay_OK[1604]
Removing Lhs of wire Net_10244D[3243] = zero[7]
Removing Lhs of wire Net_10252D[3244] = zero[7]
Removing Lhs of wire Net_10134D[3245] = zero[7]
Removing Lhs of wire SAR2_AMuxHw_Decoder_old_id_2D[3250] = SAR2_MUX_2[1669]
Removing Lhs of wire SAR2_AMuxHw_Decoder_old_id_1D[3251] = SAR2_MUX_1[1671]
Removing Lhs of wire SAR2_AMuxHw_Decoder_old_id_0D[3252] = SAR2_MUX_0[1673]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:min_kill_reg\\D\[3263] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:prevCapture\\D\[3264] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:trig_last\\D\[3265] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:ltch_kill_reg\\D\[3269] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:prevCompare1\\D\[3272] = \CS_DAB_1:IsCurrent:PWMUDB:cmp1\[1960]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:prevCompare2\\D\[3273] = \CS_DAB_1:IsCurrent:PWMUDB:cmp2\[1963]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:cmp1_status_reg\\D\[3274] = \CS_DAB_1:IsCurrent:PWMUDB:cmp1_status\[1961]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:cmp2_status_reg\\D\[3275] = \CS_DAB_1:IsCurrent:PWMUDB:cmp2_status\[1964]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:final_kill_reg\\D\[3276] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:pwm_reg_i\\D\[3277] = \CS_DAB_1:IsCurrent:PWMUDB:pwm_i\[2061]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:pwm1_reg_i\\D\[3278] = \CS_DAB_1:IsCurrent:PWMUDB:pwm1_i\[2063]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:pwm2_reg_i\\D\[3279] = \CS_DAB_1:IsCurrent:PWMUDB:pwm2_i\[2065]
Removing Lhs of wire \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_2\\D\[3281] = \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_1\[2284]
Removing Lhs of wire \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_1\\D\[3282] = \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_0\[2285]
Removing Lhs of wire \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_0\\D\[3283] = \CS_DAB_1:Net_819\[2070]
Removing Lhs of wire \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_2\\D\[3285] = \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_1\[2292]
Removing Lhs of wire \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_1\\D\[3286] = \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_0\[2293]
Removing Lhs of wire \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_0\\D\[3287] = \CS_DAB_1:Net_19598\[2069]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:min_kill_reg\\D\[3290] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:prevCapture\\D\[3291] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:trig_last\\D\[3292] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:ltch_kill_reg\\D\[3296] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:prevCompare1\\D\[3299] = \CS_DAB_2:IsCurrent:PWMUDB:cmp1\[2421]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:prevCompare2\\D\[3300] = \CS_DAB_2:IsCurrent:PWMUDB:cmp2\[2424]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:cmp1_status_reg\\D\[3301] = \CS_DAB_2:IsCurrent:PWMUDB:cmp1_status\[2422]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:cmp2_status_reg\\D\[3302] = \CS_DAB_2:IsCurrent:PWMUDB:cmp2_status\[2425]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:final_kill_reg\\D\[3303] = tmpOE__Digital_out_0_5A_CH2_net_0[1]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:pwm_reg_i\\D\[3304] = \CS_DAB_2:IsCurrent:PWMUDB:pwm_i\[2522]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:pwm1_reg_i\\D\[3305] = \CS_DAB_2:IsCurrent:PWMUDB:pwm1_i\[2524]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:pwm2_reg_i\\D\[3306] = \CS_DAB_2:IsCurrent:PWMUDB:pwm2_i\[2526]
Removing Lhs of wire \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_2\\D\[3308] = \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_1\[2745]
Removing Lhs of wire \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_1\\D\[3309] = \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_0\[2746]
Removing Lhs of wire \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_0\\D\[3310] = \CS_DAB_2:Net_819\[2531]
Removing Lhs of wire \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_2\\D\[3312] = \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_1\[2753]
Removing Lhs of wire \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_1\\D\[3313] = \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_0\[2754]
Removing Lhs of wire \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_0\\D\[3314] = \CS_DAB_2:Net_19598\[2530]
Removing Lhs of wire \DI_Debouncer:DEBOUNCER[0]:d_sync_0\\D\[3317] = DI_in_Bus_0[721]
Removing Lhs of wire \DI_Debouncer:DEBOUNCER[0]:d_sync_1\\D\[3318] = DI_out_Bus_0[1845]
Removing Lhs of wire Net_21512_0D[3319] = zero[7]
Removing Lhs of wire Net_21510_0D[3320] = zero[7]
Removing Lhs of wire Net_21511_0D[3321] = zero[7]
Removing Lhs of wire \DI_Debouncer:DEBOUNCER[1]:d_sync_0\\D\[3322] = DI_in_Bus_1[728]
Removing Lhs of wire \DI_Debouncer:DEBOUNCER[1]:d_sync_1\\D\[3323] = DI_out_Bus_1[1846]
Removing Lhs of wire Net_21512_1D[3324] = zero[7]
Removing Lhs of wire Net_21510_1D[3325] = zero[7]
Removing Lhs of wire Net_21511_1D[3326] = zero[7]
Removing Lhs of wire \DI_Debouncer:DEBOUNCER[2]:d_sync_0\\D\[3327] = DI_in_Bus_2[1281]
Removing Lhs of wire \DI_Debouncer:DEBOUNCER[2]:d_sync_1\\D\[3328] = DI_out_Bus_2[1847]
Removing Lhs of wire Net_21512_2D[3329] = zero[7]
Removing Lhs of wire Net_21510_2D[3330] = zero[7]
Removing Lhs of wire Net_21511_2D[3331] = zero[7]
Removing Lhs of wire \DI_Debouncer:DEBOUNCER[3]:d_sync_0\\D\[3332] = DI_in_Bus_3[1288]
Removing Lhs of wire \DI_Debouncer:DEBOUNCER[3]:d_sync_1\\D\[3333] = DI_out_Bus_3[1848]
Removing Lhs of wire Net_21512_3D[3334] = zero[7]
Removing Lhs of wire Net_21510_3D[3335] = zero[7]
Removing Lhs of wire Net_21511_3D[3336] = zero[7]
Removing Lhs of wire \DI_Debouncer:DEBOUNCER[4]:d_sync_0\\D\[3337] = DI_in_Bus_4[1460]
Removing Lhs of wire \DI_Debouncer:DEBOUNCER[4]:d_sync_1\\D\[3338] = DI_out_Bus_4[1843]
Removing Lhs of wire Net_21512_4D[3339] = zero[7]
Removing Lhs of wire Net_21510_4D[3340] = zero[7]
Removing Lhs of wire Net_21511_4D[3341] = zero[7]
Removing Lhs of wire \DI_Debouncer:DEBOUNCER[5]:d_sync_0\\D\[3342] = DI_in_Bus_5[1467]
Removing Lhs of wire \DI_Debouncer:DEBOUNCER[5]:d_sync_1\\D\[3343] = DI_out_Bus_5[1844]
Removing Lhs of wire Net_21512_5D[3344] = zero[7]
Removing Lhs of wire Net_21510_5D[3345] = zero[7]
Removing Lhs of wire Net_21511_5D[3346] = zero[7]
Removing Lhs of wire \GI_Debouncer:DEBOUNCER[0]:d_sync_0\\D\[3347] = GI_in_Bus_0[1474]
Removing Lhs of wire \GI_Debouncer:DEBOUNCER[0]:d_sync_1\\D\[3348] = \GI_Debouncer:DEBOUNCER[0]:d_sync_0\[2869]
Removing Lhs of wire Net_21515_0D[3349] = zero[7]
Removing Lhs of wire Net_21513_0D[3350] = zero[7]
Removing Lhs of wire Net_21514_0D[3351] = zero[7]
Removing Lhs of wire \GI_Debouncer:DEBOUNCER[1]:d_sync_0\\D\[3352] = GI_in_Bus_1[1481]
Removing Lhs of wire \GI_Debouncer:DEBOUNCER[1]:d_sync_1\\D\[3353] = \GI_Debouncer:DEBOUNCER[1]:d_sync_0\[2875]
Removing Lhs of wire Net_21515_1D[3354] = zero[7]
Removing Lhs of wire Net_21513_1D[3355] = zero[7]
Removing Lhs of wire Net_21514_1D[3356] = zero[7]
Removing Lhs of wire \GI_Debouncer:DEBOUNCER[2]:d_sync_0\\D\[3357] = GI_in_Bus_2[735]
Removing Lhs of wire \GI_Debouncer:DEBOUNCER[2]:d_sync_1\\D\[3358] = GI_out_Bus_2[1842]
Removing Lhs of wire Net_21515_2D[3359] = zero[7]
Removing Lhs of wire Net_21513_2D[3360] = zero[7]
Removing Lhs of wire Net_21514_2D[3361] = zero[7]
Removing Lhs of wire \GI_Debouncer:DEBOUNCER[3]:d_sync_0\\D\[3362] = GI_in_Bus_3[1401]
Removing Lhs of wire \GI_Debouncer:DEBOUNCER[3]:d_sync_1\\D\[3363] = \GI_Debouncer:DEBOUNCER[3]:d_sync_0\[2886]
Removing Lhs of wire Net_21515_3D[3364] = zero[7]
Removing Lhs of wire Net_21513_3D[3365] = zero[7]
Removing Lhs of wire Net_21514_3D[3366] = zero[7]
Removing Lhs of wire \GI_Debouncer:DEBOUNCER[4]:d_sync_0\\D\[3367] = GI_in_Bus_4[1394]
Removing Lhs of wire \GI_Debouncer:DEBOUNCER[4]:d_sync_1\\D\[3368] = \GI_Debouncer:DEBOUNCER[4]:d_sync_0\[2892]
Removing Lhs of wire Net_21515_4D[3369] = zero[7]
Removing Lhs of wire Net_21513_4D[3370] = zero[7]
Removing Lhs of wire Net_21514_4D[3371] = zero[7]
Removing Lhs of wire \GI_Debouncer:DEBOUNCER[5]:d_sync_0\\D\[3372] = GI_in_Bus_5[1325]
Removing Lhs of wire \GI_Debouncer:DEBOUNCER[5]:d_sync_1\\D\[3373] = \GI_Debouncer:DEBOUNCER[5]:d_sync_0\[2898]
Removing Lhs of wire Net_21515_5D[3374] = zero[7]
Removing Lhs of wire Net_21513_5D[3375] = zero[7]
Removing Lhs of wire Net_21514_5D[3376] = zero[7]

------------------------------------------------------
Aliased 0 equations, 791 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Digital_out_0_5A_CH2_net_0' (cost = 0):
tmpOE__Digital_out_0_5A_CH2_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:trig_rise\' (cost = 1):
\DSM_Sequencer:SOC_Delay:PWMUDB:trig_rise\ <= ((not \DSM_Sequencer:SOC_Delay:PWMUDB:trig_last\ and \DSM_Sequencer:Net_900\));

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:compare1\' (cost = 1):
\DSM_Sequencer:SOC_Delay:PWMUDB:compare1\ <= ((not \DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_eq\ and not \DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\DSM_Sequencer:SOC_Delay:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \DSM_Sequencer:SOC_Delay:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\DSM_Sequencer:SOC_Delay:PWMUDB:dith_count_1\ and \DSM_Sequencer:SOC_Delay:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'CS2_detected' (cost = 3):
CS2_detected <= (\CS_DAB_2:Net_822\
	OR \CS_DAB_2:Net_815\);

Note:  Expanding virtual equation for '\SPIS:BSPIS:es3:SPISlave:tx_load\' (cost = 6):
\SPIS:BSPIS:es3:SPISlave:tx_load\ <= ((not \SPIS:BSPIS:es3:SPISlave:count_3\ and not \SPIS:BSPIS:es3:SPISlave:count_2\ and not \SPIS:BSPIS:es3:SPISlave:count_1\ and \SPIS:BSPIS:es3:SPISlave:count_0\));

Note:  Expanding virtual equation for '\SPIS:BSPIS:es3:SPISlave:byte_complete\' (cost = 1):
\SPIS:BSPIS:es3:SPISlave:byte_complete\ <= ((not \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\ and \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\));

Note:  Expanding virtual equation for 'Net_16495' (cost = 2):
Net_16495 <= ((\DOD:SlowPWM2\ and \DOD:Net_1625\));

Note:  Expanding virtual equation for '\DOD:Net_1635\' (cost = 1):
\DOD:Net_1635\ <= ((\DOD:SPWM:Net_96\ and Heat_Output_EN));

Note:  Expanding virtual equation for '\DOD:PrISM:Pd0a\' (cost = 2):
\DOD:PrISM:Pd0a\ <= (\DOD:PrISM:cl0\
	OR \DOD:PrISM:ce0\);

Note:  Expanding virtual equation for '\DOD:PrISM:Pd0b\' (cost = 0):
\DOD:PrISM:Pd0b\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:PrISM:Pd1a\' (cost = 2):
\DOD:PrISM:Pd1a\ <= (\DOD:PrISM:cl1\
	OR \DOD:PrISM:ce1\);

Note:  Expanding virtual equation for '\DOD:PrISM:Pd1b\' (cost = 0):
\DOD:PrISM:Pd1b\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\DOD:SPWM:Count_0\);

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_0\' (cost = 0):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_0\ <= (not \DOD:SPWM:Count_0\);

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:SPWM:MODULE_3:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\DOD:SPWM:MODULE_3:g1:a0:gx:u0:xnor_array_2\ <= (\DOD:SPWM:Count_2\);

Note:  Expanding virtual equation for '\DOD:SPWM:MODULE_3:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\DOD:SPWM:MODULE_3:g1:a0:gx:u0:xnor_array_1\ <= (not \DOD:SPWM:Count_1\);

Note:  Expanding virtual equation for '\DOD:SPWM:MODULE_3:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\DOD:SPWM:MODULE_3:g1:a0:gx:u0:xnor_array_0\ <= (not \DOD:SPWM:Count_0\);

Note:  Expanding virtual equation for '\DOD:SPWM:MODULE_3:g1:a0:gx:u0:eq_1\' (cost = 1):
\DOD:SPWM:MODULE_3:g1:a0:gx:u0:eq_1\ <= ((not \DOD:SPWM:Count_1\ and not \DOD:SPWM:Count_0\));

Note:  Expanding virtual equation for 'SAR2_CH3' (cost = 1):
SAR2_CH3 <= ((SAR2_MUX_1 and SAR2_MUX_0 and EOC2));

Note:  Virtual signal OutPuts_En with ( cost: 890 or cost_inv: 2)  > 90 or with size: 1 > 102 has been made a (soft) node.
OutPuts_En <= ((OutPuts_SoftEn and Relay_OK));

Note:  Expanding virtual equation for '\DeMux5CH_1:Net_20484\' (cost = 2):
\DeMux5CH_1:Net_20484\ <= ((not SAR2_MUX_1 and not SAR2_MUX_0 and EOC2));

Note:  Expanding virtual equation for '\DeMux5CH_1:Net_20487\' (cost = 0):
\DeMux5CH_1:Net_20487\ <= (not SAR2_MUX_2);

Note:  Expanding virtual equation for 'Net_17664' (cost = 0):
Net_17664 <= (not OutPuts_En);

Note:  Expanding virtual equation for 'CS1_detected' (cost = 3):
CS1_detected <= (\CS_DAB_1:Net_822\
	OR \CS_DAB_1:Net_815\);

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:trig_rise\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:trig_rise\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:compare1\' (cost = 1):
\CS_DAB_1:IsCurrent:PWMUDB:compare1\ <= ((not \CS_DAB_1:IsCurrent:PWMUDB:cmp1_eq\ and not \CS_DAB_1:IsCurrent:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:cmp2\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:cmp2\ <= (\CS_DAB_1:IsCurrent:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\CS_DAB_1:IsCurrent:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \CS_DAB_1:IsCurrent:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\CS_DAB_1:IsCurrent:PWMUDB:dith_count_1\ and \CS_DAB_1:IsCurrent:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\CS_DAB_1:LS_GlitchFilter:genblk1[0]:or_term\' (cost = 4):
\CS_DAB_1:LS_GlitchFilter:genblk1[0]:or_term\ <= (\CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_0\
	OR \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_1\
	OR \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_2\
	OR \CS_DAB_1:Net_819\);

Note:  Expanding virtual equation for '\CS_DAB_1:LS_GlitchFilter:genblk1[0]:and_term\' (cost = 1):
\CS_DAB_1:LS_GlitchFilter:genblk1[0]:and_term\ <= ((\CS_DAB_1:Net_819\ and \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_2\ and \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_1\ and \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_0\));

Note:  Expanding virtual equation for '\CS_DAB_1:HS_GlitchFilter:genblk1[0]:or_term\' (cost = 4):
\CS_DAB_1:HS_GlitchFilter:genblk1[0]:or_term\ <= (\CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_0\
	OR \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_1\
	OR \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_2\
	OR \CS_DAB_1:Net_19598\);

Note:  Expanding virtual equation for '\CS_DAB_1:HS_GlitchFilter:genblk1[0]:and_term\' (cost = 1):
\CS_DAB_1:HS_GlitchFilter:genblk1[0]:and_term\ <= ((\CS_DAB_1:Net_19598\ and \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_2\ and \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_1\ and \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_0\));

Note:  Expanding virtual equation for '\CS_DAB_1:X_Cal\' (cost = 0):
\CS_DAB_1:X_Cal\ <= (not CS_Cal);

Note:  Expanding virtual equation for '\CS_DAB_1:Net_1044\' (cost = 2):
\CS_DAB_1:Net_1044\ <= (\CS_DAB_1:X_CP_filt\
	OR CS_Cal);

Note:  Expanding virtual equation for '\CS_DAB_1:X_CP\' (cost = 2):
\CS_DAB_1:X_CP\ <= ((not \CS_DAB_1:Net_815\ and not \CS_DAB_1:Net_822\));

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:trig_rise\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:trig_rise\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:compare1\' (cost = 1):
\CS_DAB_2:IsCurrent:PWMUDB:compare1\ <= ((not \CS_DAB_2:IsCurrent:PWMUDB:cmp1_eq\ and not \CS_DAB_2:IsCurrent:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:cmp2\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:cmp2\ <= (\CS_DAB_2:IsCurrent:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\CS_DAB_2:IsCurrent:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \CS_DAB_2:IsCurrent:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\CS_DAB_2:IsCurrent:PWMUDB:dith_count_1\ and \CS_DAB_2:IsCurrent:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\CS_DAB_2:LS_GlitchFilter:genblk1[0]:or_term\' (cost = 4):
\CS_DAB_2:LS_GlitchFilter:genblk1[0]:or_term\ <= (\CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_0\
	OR \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_1\
	OR \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_2\
	OR \CS_DAB_2:Net_819\);

Note:  Expanding virtual equation for '\CS_DAB_2:LS_GlitchFilter:genblk1[0]:and_term\' (cost = 1):
\CS_DAB_2:LS_GlitchFilter:genblk1[0]:and_term\ <= ((\CS_DAB_2:Net_819\ and \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_2\ and \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_1\ and \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_0\));

Note:  Expanding virtual equation for '\CS_DAB_2:HS_GlitchFilter:genblk1[0]:or_term\' (cost = 4):
\CS_DAB_2:HS_GlitchFilter:genblk1[0]:or_term\ <= (\CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_0\
	OR \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_1\
	OR \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_2\
	OR \CS_DAB_2:Net_19598\);

Note:  Expanding virtual equation for '\CS_DAB_2:HS_GlitchFilter:genblk1[0]:and_term\' (cost = 1):
\CS_DAB_2:HS_GlitchFilter:genblk1[0]:and_term\ <= ((\CS_DAB_2:Net_19598\ and \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_2\ and \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_1\ and \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_0\));

Note:  Expanding virtual equation for '\CS_DAB_2:Net_1044\' (cost = 2):
\CS_DAB_2:Net_1044\ <= (\CS_DAB_2:X_CP_filt\
	OR CS_Cal);

Note:  Expanding virtual equation for '\CS_DAB_2:X_CP\' (cost = 2):
\CS_DAB_2:X_CP\ <= ((not \CS_DAB_2:Net_815\ and not \CS_DAB_2:Net_822\));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_2\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:xnor_array_2\ <= ((not DSM_MUX_2 and not DSM_AMuxHw_Decoder_old_id_2)
	OR (DSM_MUX_2 and DSM_AMuxHw_Decoder_old_id_2));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= ((not DSM_MUX_1 and not DSM_AMuxHw_Decoder_old_id_1)
	OR (DSM_MUX_1 and DSM_AMuxHw_Decoder_old_id_1));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not DSM_MUX_0 and not DSM_AMuxHw_Decoder_old_id_0)
	OR (DSM_MUX_0 and DSM_AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_6:g1:a0:gx:u0:eq_1\ <= ((not DSM_MUX_1 and not DSM_MUX_0 and not DSM_AMuxHw_Decoder_old_id_1 and not DSM_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_1 and not DSM_AMuxHw_Decoder_old_id_1 and DSM_MUX_0 and DSM_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_0 and not DSM_AMuxHw_Decoder_old_id_0 and DSM_MUX_1 and DSM_AMuxHw_Decoder_old_id_1)
	OR (DSM_MUX_1 and DSM_MUX_0 and DSM_AMuxHw_Decoder_old_id_1 and DSM_AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_2\' (cost = 8):
\MODULE_6:g1:a0:gx:u0:eq_2\ <= ((not DSM_MUX_2 and not DSM_MUX_1 and not DSM_MUX_0 and not DSM_AMuxHw_Decoder_old_id_2 and not DSM_AMuxHw_Decoder_old_id_1 and not DSM_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_2 and not DSM_MUX_1 and not DSM_AMuxHw_Decoder_old_id_2 and not DSM_AMuxHw_Decoder_old_id_1 and DSM_MUX_0 and DSM_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_2 and not DSM_MUX_0 and not DSM_AMuxHw_Decoder_old_id_2 and not DSM_AMuxHw_Decoder_old_id_0 and DSM_MUX_1 and DSM_AMuxHw_Decoder_old_id_1)
	OR (not DSM_MUX_2 and not DSM_AMuxHw_Decoder_old_id_2 and DSM_MUX_1 and DSM_MUX_0 and DSM_AMuxHw_Decoder_old_id_1 and DSM_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_1 and not DSM_MUX_0 and not DSM_AMuxHw_Decoder_old_id_1 and not DSM_AMuxHw_Decoder_old_id_0 and DSM_MUX_2 and DSM_AMuxHw_Decoder_old_id_2)
	OR (not DSM_MUX_1 and not DSM_AMuxHw_Decoder_old_id_1 and DSM_MUX_2 and DSM_MUX_0 and DSM_AMuxHw_Decoder_old_id_2 and DSM_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_0 and not DSM_AMuxHw_Decoder_old_id_0 and DSM_MUX_2 and DSM_MUX_1 and DSM_AMuxHw_Decoder_old_id_2 and DSM_AMuxHw_Decoder_old_id_1)
	OR (DSM_MUX_2 and DSM_MUX_1 and DSM_MUX_0 and DSM_AMuxHw_Decoder_old_id_2 and DSM_AMuxHw_Decoder_old_id_1 and DSM_AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_2\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:xnor_array_2\ <= ((not DSM_MUX_2 and not IDAC_AMuxHw_Decoder_old_id_2)
	OR (DSM_MUX_2 and IDAC_AMuxHw_Decoder_old_id_2));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= ((not DSM_MUX_1 and not IDAC_AMuxHw_Decoder_old_id_1)
	OR (DSM_MUX_1 and IDAC_AMuxHw_Decoder_old_id_1));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not DSM_MUX_0 and not IDAC_AMuxHw_Decoder_old_id_0)
	OR (DSM_MUX_0 and IDAC_AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_7:g1:a0:gx:u0:eq_1\ <= ((not DSM_MUX_1 and not DSM_MUX_0 and not IDAC_AMuxHw_Decoder_old_id_1 and not IDAC_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_1 and not IDAC_AMuxHw_Decoder_old_id_1 and DSM_MUX_0 and IDAC_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_0 and not IDAC_AMuxHw_Decoder_old_id_0 and DSM_MUX_1 and IDAC_AMuxHw_Decoder_old_id_1)
	OR (DSM_MUX_1 and DSM_MUX_0 and IDAC_AMuxHw_Decoder_old_id_1 and IDAC_AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_2\' (cost = 8):
\MODULE_7:g1:a0:gx:u0:eq_2\ <= ((not DSM_MUX_2 and not DSM_MUX_1 and not DSM_MUX_0 and not IDAC_AMuxHw_Decoder_old_id_2 and not IDAC_AMuxHw_Decoder_old_id_1 and not IDAC_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_2 and not DSM_MUX_1 and not IDAC_AMuxHw_Decoder_old_id_2 and not IDAC_AMuxHw_Decoder_old_id_1 and DSM_MUX_0 and IDAC_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_2 and not DSM_MUX_0 and not IDAC_AMuxHw_Decoder_old_id_2 and not IDAC_AMuxHw_Decoder_old_id_0 and DSM_MUX_1 and IDAC_AMuxHw_Decoder_old_id_1)
	OR (not DSM_MUX_2 and not IDAC_AMuxHw_Decoder_old_id_2 and DSM_MUX_1 and DSM_MUX_0 and IDAC_AMuxHw_Decoder_old_id_1 and IDAC_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_1 and not DSM_MUX_0 and not IDAC_AMuxHw_Decoder_old_id_1 and not IDAC_AMuxHw_Decoder_old_id_0 and DSM_MUX_2 and IDAC_AMuxHw_Decoder_old_id_2)
	OR (not DSM_MUX_1 and not IDAC_AMuxHw_Decoder_old_id_1 and DSM_MUX_2 and DSM_MUX_0 and IDAC_AMuxHw_Decoder_old_id_2 and IDAC_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_0 and not IDAC_AMuxHw_Decoder_old_id_0 and DSM_MUX_2 and DSM_MUX_1 and IDAC_AMuxHw_Decoder_old_id_2 and IDAC_AMuxHw_Decoder_old_id_1)
	OR (DSM_MUX_2 and DSM_MUX_1 and DSM_MUX_0 and IDAC_AMuxHw_Decoder_old_id_2 and IDAC_AMuxHw_Decoder_old_id_1 and IDAC_AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_2\' (cost = 2):
\MODULE_8:g1:a0:gx:u0:xnor_array_2\ <= ((not SAR1_AMuxHw_Decoder_old_id_2 and not SAR1_MUX_2)
	OR (SAR1_AMuxHw_Decoder_old_id_2 and SAR1_MUX_2));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= ((not SAR1_AMuxHw_Decoder_old_id_1 and not SAR1_MUX_1)
	OR (SAR1_AMuxHw_Decoder_old_id_1 and SAR1_MUX_1));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= ((not SAR1_AMuxHw_Decoder_old_id_0 and not SAR1_MUX_0)
	OR (SAR1_AMuxHw_Decoder_old_id_0 and SAR1_MUX_0));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_8:g1:a0:gx:u0:eq_1\ <= ((not SAR1_AMuxHw_Decoder_old_id_1 and not SAR1_MUX_1 and not SAR1_AMuxHw_Decoder_old_id_0 and not SAR1_MUX_0)
	OR (not SAR1_AMuxHw_Decoder_old_id_1 and not SAR1_MUX_1 and SAR1_AMuxHw_Decoder_old_id_0 and SAR1_MUX_0)
	OR (not SAR1_AMuxHw_Decoder_old_id_0 and not SAR1_MUX_0 and SAR1_AMuxHw_Decoder_old_id_1 and SAR1_MUX_1)
	OR (SAR1_AMuxHw_Decoder_old_id_1 and SAR1_MUX_1 and SAR1_AMuxHw_Decoder_old_id_0 and SAR1_MUX_0));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:eq_2\' (cost = 8):
\MODULE_8:g1:a0:gx:u0:eq_2\ <= ((not SAR1_AMuxHw_Decoder_old_id_2 and not SAR1_MUX_2 and not SAR1_AMuxHw_Decoder_old_id_1 and not SAR1_MUX_1 and not SAR1_AMuxHw_Decoder_old_id_0 and not SAR1_MUX_0)
	OR (not SAR1_AMuxHw_Decoder_old_id_2 and not SAR1_MUX_2 and not SAR1_AMuxHw_Decoder_old_id_1 and not SAR1_MUX_1 and SAR1_AMuxHw_Decoder_old_id_0 and SAR1_MUX_0)
	OR (not SAR1_AMuxHw_Decoder_old_id_2 and not SAR1_MUX_2 and not SAR1_AMuxHw_Decoder_old_id_0 and not SAR1_MUX_0 and SAR1_AMuxHw_Decoder_old_id_1 and SAR1_MUX_1)
	OR (not SAR1_AMuxHw_Decoder_old_id_2 and not SAR1_MUX_2 and SAR1_AMuxHw_Decoder_old_id_1 and SAR1_MUX_1 and SAR1_AMuxHw_Decoder_old_id_0 and SAR1_MUX_0)
	OR (not SAR1_AMuxHw_Decoder_old_id_1 and not SAR1_MUX_1 and not SAR1_AMuxHw_Decoder_old_id_0 and not SAR1_MUX_0 and SAR1_AMuxHw_Decoder_old_id_2 and SAR1_MUX_2)
	OR (not SAR1_AMuxHw_Decoder_old_id_1 and not SAR1_MUX_1 and SAR1_AMuxHw_Decoder_old_id_2 and SAR1_MUX_2 and SAR1_AMuxHw_Decoder_old_id_0 and SAR1_MUX_0)
	OR (not SAR1_AMuxHw_Decoder_old_id_0 and not SAR1_MUX_0 and SAR1_AMuxHw_Decoder_old_id_2 and SAR1_MUX_2 and SAR1_AMuxHw_Decoder_old_id_1 and SAR1_MUX_1)
	OR (SAR1_AMuxHw_Decoder_old_id_2 and SAR1_MUX_2 and SAR1_AMuxHw_Decoder_old_id_1 and SAR1_MUX_1 and SAR1_AMuxHw_Decoder_old_id_0 and SAR1_MUX_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_2\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:xnor_array_2\ <= ((not SAR2_MUX_2 and not SAR2_AMuxHw_Decoder_old_id_2)
	OR (SAR2_MUX_2 and SAR2_AMuxHw_Decoder_old_id_2));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:xnor_array_1\ <= ((not SAR2_MUX_1 and not SAR2_AMuxHw_Decoder_old_id_1)
	OR (SAR2_MUX_1 and SAR2_AMuxHw_Decoder_old_id_1));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_9:g1:a0:gx:u0:xnor_array_0\ <= ((not SAR2_MUX_0 and not SAR2_AMuxHw_Decoder_old_id_0)
	OR (SAR2_MUX_0 and SAR2_AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_9:g1:a0:gx:u0:eq_1\ <= ((not SAR2_MUX_1 and not SAR2_MUX_0 and not SAR2_AMuxHw_Decoder_old_id_1 and not SAR2_AMuxHw_Decoder_old_id_0)
	OR (not SAR2_MUX_1 and not SAR2_AMuxHw_Decoder_old_id_1 and SAR2_MUX_0 and SAR2_AMuxHw_Decoder_old_id_0)
	OR (not SAR2_MUX_0 and not SAR2_AMuxHw_Decoder_old_id_0 and SAR2_MUX_1 and SAR2_AMuxHw_Decoder_old_id_1)
	OR (SAR2_MUX_1 and SAR2_MUX_0 and SAR2_AMuxHw_Decoder_old_id_1 and SAR2_AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_2\' (cost = 8):
\MODULE_9:g1:a0:gx:u0:eq_2\ <= ((not SAR2_MUX_2 and not SAR2_MUX_1 and not SAR2_MUX_0 and not SAR2_AMuxHw_Decoder_old_id_2 and not SAR2_AMuxHw_Decoder_old_id_1 and not SAR2_AMuxHw_Decoder_old_id_0)
	OR (not SAR2_MUX_2 and not SAR2_MUX_1 and not SAR2_AMuxHw_Decoder_old_id_2 and not SAR2_AMuxHw_Decoder_old_id_1 and SAR2_MUX_0 and SAR2_AMuxHw_Decoder_old_id_0)
	OR (not SAR2_MUX_2 and not SAR2_MUX_0 and not SAR2_AMuxHw_Decoder_old_id_2 and not SAR2_AMuxHw_Decoder_old_id_0 and SAR2_MUX_1 and SAR2_AMuxHw_Decoder_old_id_1)
	OR (not SAR2_MUX_2 and not SAR2_AMuxHw_Decoder_old_id_2 and SAR2_MUX_1 and SAR2_MUX_0 and SAR2_AMuxHw_Decoder_old_id_1 and SAR2_AMuxHw_Decoder_old_id_0)
	OR (not SAR2_MUX_1 and not SAR2_MUX_0 and not SAR2_AMuxHw_Decoder_old_id_1 and not SAR2_AMuxHw_Decoder_old_id_0 and SAR2_MUX_2 and SAR2_AMuxHw_Decoder_old_id_2)
	OR (not SAR2_MUX_1 and not SAR2_AMuxHw_Decoder_old_id_1 and SAR2_MUX_2 and SAR2_MUX_0 and SAR2_AMuxHw_Decoder_old_id_2 and SAR2_AMuxHw_Decoder_old_id_0)
	OR (not SAR2_MUX_0 and not SAR2_AMuxHw_Decoder_old_id_0 and SAR2_MUX_2 and SAR2_MUX_1 and SAR2_AMuxHw_Decoder_old_id_2 and SAR2_AMuxHw_Decoder_old_id_1)
	OR (SAR2_MUX_2 and SAR2_MUX_1 and SAR2_MUX_0 and SAR2_AMuxHw_Decoder_old_id_2 and SAR2_AMuxHw_Decoder_old_id_1 and SAR2_AMuxHw_Decoder_old_id_0));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:cmp1\' (cost = 2):
\DSM_Sequencer:SOC_Delay:PWMUDB:cmp1\ <= ((not \DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_eq\ and not \DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \DSM_Sequencer:SOC_Delay:PWMUDB:dith_count_0\ and \DSM_Sequencer:SOC_Delay:PWMUDB:dith_count_1\)
	OR (not \DSM_Sequencer:SOC_Delay:PWMUDB:dith_count_1\ and \DSM_Sequencer:SOC_Delay:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:xeq\' (cost = 8):
\MODULE_6:g1:a0:xeq\ <= ((not DSM_MUX_2 and not DSM_MUX_1 and not DSM_MUX_0 and not DSM_AMuxHw_Decoder_old_id_2 and not DSM_AMuxHw_Decoder_old_id_1 and not DSM_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_2 and not DSM_MUX_1 and not DSM_AMuxHw_Decoder_old_id_2 and not DSM_AMuxHw_Decoder_old_id_1 and DSM_MUX_0 and DSM_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_2 and not DSM_MUX_0 and not DSM_AMuxHw_Decoder_old_id_2 and not DSM_AMuxHw_Decoder_old_id_0 and DSM_MUX_1 and DSM_AMuxHw_Decoder_old_id_1)
	OR (not DSM_MUX_2 and not DSM_AMuxHw_Decoder_old_id_2 and DSM_MUX_1 and DSM_MUX_0 and DSM_AMuxHw_Decoder_old_id_1 and DSM_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_1 and not DSM_MUX_0 and not DSM_AMuxHw_Decoder_old_id_1 and not DSM_AMuxHw_Decoder_old_id_0 and DSM_MUX_2 and DSM_AMuxHw_Decoder_old_id_2)
	OR (not DSM_MUX_1 and not DSM_AMuxHw_Decoder_old_id_1 and DSM_MUX_2 and DSM_MUX_0 and DSM_AMuxHw_Decoder_old_id_2 and DSM_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_0 and not DSM_AMuxHw_Decoder_old_id_0 and DSM_MUX_2 and DSM_MUX_1 and DSM_AMuxHw_Decoder_old_id_2 and DSM_AMuxHw_Decoder_old_id_1)
	OR (DSM_MUX_2 and DSM_MUX_1 and DSM_MUX_0 and DSM_AMuxHw_Decoder_old_id_2 and DSM_AMuxHw_Decoder_old_id_1 and DSM_AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:xeq\' (cost = 8):
\MODULE_7:g1:a0:xeq\ <= ((not DSM_MUX_2 and not DSM_MUX_1 and not DSM_MUX_0 and not IDAC_AMuxHw_Decoder_old_id_2 and not IDAC_AMuxHw_Decoder_old_id_1 and not IDAC_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_2 and not DSM_MUX_1 and not IDAC_AMuxHw_Decoder_old_id_2 and not IDAC_AMuxHw_Decoder_old_id_1 and DSM_MUX_0 and IDAC_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_2 and not DSM_MUX_0 and not IDAC_AMuxHw_Decoder_old_id_2 and not IDAC_AMuxHw_Decoder_old_id_0 and DSM_MUX_1 and IDAC_AMuxHw_Decoder_old_id_1)
	OR (not DSM_MUX_2 and not IDAC_AMuxHw_Decoder_old_id_2 and DSM_MUX_1 and DSM_MUX_0 and IDAC_AMuxHw_Decoder_old_id_1 and IDAC_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_1 and not DSM_MUX_0 and not IDAC_AMuxHw_Decoder_old_id_1 and not IDAC_AMuxHw_Decoder_old_id_0 and DSM_MUX_2 and IDAC_AMuxHw_Decoder_old_id_2)
	OR (not DSM_MUX_1 and not IDAC_AMuxHw_Decoder_old_id_1 and DSM_MUX_2 and DSM_MUX_0 and IDAC_AMuxHw_Decoder_old_id_2 and IDAC_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_0 and not IDAC_AMuxHw_Decoder_old_id_0 and DSM_MUX_2 and DSM_MUX_1 and IDAC_AMuxHw_Decoder_old_id_2 and IDAC_AMuxHw_Decoder_old_id_1)
	OR (DSM_MUX_2 and DSM_MUX_1 and DSM_MUX_0 and IDAC_AMuxHw_Decoder_old_id_2 and IDAC_AMuxHw_Decoder_old_id_1 and IDAC_AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:xeq\' (cost = 8):
\MODULE_8:g1:a0:xeq\ <= ((not SAR1_AMuxHw_Decoder_old_id_2 and not SAR1_MUX_2 and not SAR1_AMuxHw_Decoder_old_id_1 and not SAR1_MUX_1 and not SAR1_AMuxHw_Decoder_old_id_0 and not SAR1_MUX_0)
	OR (not SAR1_AMuxHw_Decoder_old_id_2 and not SAR1_MUX_2 and not SAR1_AMuxHw_Decoder_old_id_1 and not SAR1_MUX_1 and SAR1_AMuxHw_Decoder_old_id_0 and SAR1_MUX_0)
	OR (not SAR1_AMuxHw_Decoder_old_id_2 and not SAR1_MUX_2 and not SAR1_AMuxHw_Decoder_old_id_0 and not SAR1_MUX_0 and SAR1_AMuxHw_Decoder_old_id_1 and SAR1_MUX_1)
	OR (not SAR1_AMuxHw_Decoder_old_id_2 and not SAR1_MUX_2 and SAR1_AMuxHw_Decoder_old_id_1 and SAR1_MUX_1 and SAR1_AMuxHw_Decoder_old_id_0 and SAR1_MUX_0)
	OR (not SAR1_AMuxHw_Decoder_old_id_1 and not SAR1_MUX_1 and not SAR1_AMuxHw_Decoder_old_id_0 and not SAR1_MUX_0 and SAR1_AMuxHw_Decoder_old_id_2 and SAR1_MUX_2)
	OR (not SAR1_AMuxHw_Decoder_old_id_1 and not SAR1_MUX_1 and SAR1_AMuxHw_Decoder_old_id_2 and SAR1_MUX_2 and SAR1_AMuxHw_Decoder_old_id_0 and SAR1_MUX_0)
	OR (not SAR1_AMuxHw_Decoder_old_id_0 and not SAR1_MUX_0 and SAR1_AMuxHw_Decoder_old_id_2 and SAR1_MUX_2 and SAR1_AMuxHw_Decoder_old_id_1 and SAR1_MUX_1)
	OR (SAR1_AMuxHw_Decoder_old_id_2 and SAR1_MUX_2 and SAR1_AMuxHw_Decoder_old_id_1 and SAR1_MUX_1 and SAR1_AMuxHw_Decoder_old_id_0 and SAR1_MUX_0));

Note:  Expanding virtual equation for '\DOD:Net_1150\' (cost = 2):
\DOD:Net_1150\ <= ((\DOD:SlowPWM1Select\ and \DOD:SPWM:Net_96\ and Heat_Output_EN)
	OR (not \DOD:SlowPWM1Select\ and \DOD:Net_1554\));

Note:  Expanding virtual equation for '\DOD:SPWM:MODULE_3:g1:a0:gx:u0:eq_2\' (cost = 1):
\DOD:SPWM:MODULE_3:g1:a0:gx:u0:eq_2\ <= ((not \DOD:SPWM:Count_1\ and not \DOD:SPWM:Count_0\ and \DOD:SPWM:Count_2\));

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\DOD:SPWM:Count_1\ and \DOD:SPWM:Count_0\));

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_1\' (cost = 2):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_1\ <= ((not \DOD:SPWM:Count_0\ and \DOD:SPWM:Count_1\)
	OR (not \DOD:SPWM:Count_1\ and \DOD:SPWM:Count_0\));

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\DOD:SPWM:Count_2\ and \DOD:SPWM:Count_1\ and \DOD:SPWM:Count_0\));

Note:  Expanding virtual equation for 'SAR2_CH0' (cost = 1):
SAR2_CH0 <= ((not SAR2_MUX_2 and not SAR2_MUX_1 and not SAR2_MUX_0 and EOC2));

Note:  Expanding virtual equation for 'SAR2_CH4' (cost = 1):
SAR2_CH4 <= ((not SAR2_MUX_1 and not SAR2_MUX_0 and SAR2_MUX_2 and EOC2));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:xeq\' (cost = 8):
\MODULE_9:g1:a0:xeq\ <= ((not SAR2_MUX_2 and not SAR2_MUX_1 and not SAR2_MUX_0 and not SAR2_AMuxHw_Decoder_old_id_2 and not SAR2_AMuxHw_Decoder_old_id_1 and not SAR2_AMuxHw_Decoder_old_id_0)
	OR (not SAR2_MUX_2 and not SAR2_MUX_1 and not SAR2_AMuxHw_Decoder_old_id_2 and not SAR2_AMuxHw_Decoder_old_id_1 and SAR2_MUX_0 and SAR2_AMuxHw_Decoder_old_id_0)
	OR (not SAR2_MUX_2 and not SAR2_MUX_0 and not SAR2_AMuxHw_Decoder_old_id_2 and not SAR2_AMuxHw_Decoder_old_id_0 and SAR2_MUX_1 and SAR2_AMuxHw_Decoder_old_id_1)
	OR (not SAR2_MUX_2 and not SAR2_AMuxHw_Decoder_old_id_2 and SAR2_MUX_1 and SAR2_MUX_0 and SAR2_AMuxHw_Decoder_old_id_1 and SAR2_AMuxHw_Decoder_old_id_0)
	OR (not SAR2_MUX_1 and not SAR2_MUX_0 and not SAR2_AMuxHw_Decoder_old_id_1 and not SAR2_AMuxHw_Decoder_old_id_0 and SAR2_MUX_2 and SAR2_AMuxHw_Decoder_old_id_2)
	OR (not SAR2_MUX_1 and not SAR2_AMuxHw_Decoder_old_id_1 and SAR2_MUX_2 and SAR2_MUX_0 and SAR2_AMuxHw_Decoder_old_id_2 and SAR2_AMuxHw_Decoder_old_id_0)
	OR (not SAR2_MUX_0 and not SAR2_AMuxHw_Decoder_old_id_0 and SAR2_MUX_2 and SAR2_MUX_1 and SAR2_AMuxHw_Decoder_old_id_2 and SAR2_AMuxHw_Decoder_old_id_1)
	OR (SAR2_MUX_2 and SAR2_MUX_1 and SAR2_MUX_0 and SAR2_AMuxHw_Decoder_old_id_2 and SAR2_AMuxHw_Decoder_old_id_1 and SAR2_AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:cmp1\' (cost = 2):
\CS_DAB_1:IsCurrent:PWMUDB:cmp1\ <= ((not \CS_DAB_1:IsCurrent:PWMUDB:cmp1_eq\ and not \CS_DAB_1:IsCurrent:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \CS_DAB_1:IsCurrent:PWMUDB:dith_count_0\ and \CS_DAB_1:IsCurrent:PWMUDB:dith_count_1\)
	OR (not \CS_DAB_1:IsCurrent:PWMUDB:dith_count_1\ and \CS_DAB_1:IsCurrent:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:cmp1\' (cost = 2):
\CS_DAB_2:IsCurrent:PWMUDB:cmp1\ <= ((not \CS_DAB_2:IsCurrent:PWMUDB:cmp1_eq\ and not \CS_DAB_2:IsCurrent:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \CS_DAB_2:IsCurrent:PWMUDB:dith_count_0\ and \CS_DAB_2:IsCurrent:PWMUDB:dith_count_1\)
	OR (not \CS_DAB_2:IsCurrent:PWMUDB:dith_count_1\ and \CS_DAB_2:IsCurrent:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Virtual signal DSM_AMuxHw_Decoder_is_active with ( cost: 200 or cost_inv: -1)  > 90 or with size: 8 > 102 has been made a (soft) node.
DSM_AMuxHw_Decoder_is_active <= ((not DSM_MUX_2 and not DSM_MUX_1 and not DSM_MUX_0 and not DSM_AMuxHw_Decoder_old_id_2 and not DSM_AMuxHw_Decoder_old_id_1 and not DSM_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_2 and not DSM_MUX_1 and not DSM_AMuxHw_Decoder_old_id_2 and not DSM_AMuxHw_Decoder_old_id_1 and DSM_MUX_0 and DSM_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_2 and not DSM_MUX_0 and not DSM_AMuxHw_Decoder_old_id_2 and not DSM_AMuxHw_Decoder_old_id_0 and DSM_MUX_1 and DSM_AMuxHw_Decoder_old_id_1)
	OR (not DSM_MUX_2 and not DSM_AMuxHw_Decoder_old_id_2 and DSM_MUX_1 and DSM_MUX_0 and DSM_AMuxHw_Decoder_old_id_1 and DSM_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_1 and not DSM_MUX_0 and not DSM_AMuxHw_Decoder_old_id_1 and not DSM_AMuxHw_Decoder_old_id_0 and DSM_MUX_2 and DSM_AMuxHw_Decoder_old_id_2)
	OR (not DSM_MUX_1 and not DSM_AMuxHw_Decoder_old_id_1 and DSM_MUX_2 and DSM_MUX_0 and DSM_AMuxHw_Decoder_old_id_2 and DSM_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_0 and not DSM_AMuxHw_Decoder_old_id_0 and DSM_MUX_2 and DSM_MUX_1 and DSM_AMuxHw_Decoder_old_id_2 and DSM_AMuxHw_Decoder_old_id_1)
	OR (DSM_MUX_2 and DSM_MUX_1 and DSM_MUX_0 and DSM_AMuxHw_Decoder_old_id_2 and DSM_AMuxHw_Decoder_old_id_1 and DSM_AMuxHw_Decoder_old_id_0));

Note:  Virtual signal IDAC_AMuxHw_Decoder_is_active with ( cost: 200 or cost_inv: -1)  > 90 or with size: 8 > 102 has been made a (soft) node.
IDAC_AMuxHw_Decoder_is_active <= ((not DSM_MUX_2 and not DSM_MUX_1 and not DSM_MUX_0 and not IDAC_AMuxHw_Decoder_old_id_2 and not IDAC_AMuxHw_Decoder_old_id_1 and not IDAC_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_2 and not DSM_MUX_1 and not IDAC_AMuxHw_Decoder_old_id_2 and not IDAC_AMuxHw_Decoder_old_id_1 and DSM_MUX_0 and IDAC_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_2 and not DSM_MUX_0 and not IDAC_AMuxHw_Decoder_old_id_2 and not IDAC_AMuxHw_Decoder_old_id_0 and DSM_MUX_1 and IDAC_AMuxHw_Decoder_old_id_1)
	OR (not DSM_MUX_2 and not IDAC_AMuxHw_Decoder_old_id_2 and DSM_MUX_1 and DSM_MUX_0 and IDAC_AMuxHw_Decoder_old_id_1 and IDAC_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_1 and not DSM_MUX_0 and not IDAC_AMuxHw_Decoder_old_id_1 and not IDAC_AMuxHw_Decoder_old_id_0 and DSM_MUX_2 and IDAC_AMuxHw_Decoder_old_id_2)
	OR (not DSM_MUX_1 and not IDAC_AMuxHw_Decoder_old_id_1 and DSM_MUX_2 and DSM_MUX_0 and IDAC_AMuxHw_Decoder_old_id_2 and IDAC_AMuxHw_Decoder_old_id_0)
	OR (not DSM_MUX_0 and not IDAC_AMuxHw_Decoder_old_id_0 and DSM_MUX_2 and DSM_MUX_1 and IDAC_AMuxHw_Decoder_old_id_2 and IDAC_AMuxHw_Decoder_old_id_1)
	OR (DSM_MUX_2 and DSM_MUX_1 and DSM_MUX_0 and IDAC_AMuxHw_Decoder_old_id_2 and IDAC_AMuxHw_Decoder_old_id_1 and IDAC_AMuxHw_Decoder_old_id_0));

Note:  Virtual signal SAR1_AMuxHw_Decoder_is_active with ( cost: 200 or cost_inv: -1)  > 90 or with size: 8 > 102 has been made a (soft) node.
SAR1_AMuxHw_Decoder_is_active <= ((not SAR1_AMuxHw_Decoder_old_id_2 and not SAR1_MUX_2 and not SAR1_AMuxHw_Decoder_old_id_1 and not SAR1_MUX_1 and not SAR1_AMuxHw_Decoder_old_id_0 and not SAR1_MUX_0)
	OR (not SAR1_AMuxHw_Decoder_old_id_2 and not SAR1_MUX_2 and not SAR1_AMuxHw_Decoder_old_id_1 and not SAR1_MUX_1 and SAR1_AMuxHw_Decoder_old_id_0 and SAR1_MUX_0)
	OR (not SAR1_AMuxHw_Decoder_old_id_2 and not SAR1_MUX_2 and not SAR1_AMuxHw_Decoder_old_id_0 and not SAR1_MUX_0 and SAR1_AMuxHw_Decoder_old_id_1 and SAR1_MUX_1)
	OR (not SAR1_AMuxHw_Decoder_old_id_2 and not SAR1_MUX_2 and SAR1_AMuxHw_Decoder_old_id_1 and SAR1_MUX_1 and SAR1_AMuxHw_Decoder_old_id_0 and SAR1_MUX_0)
	OR (not SAR1_AMuxHw_Decoder_old_id_1 and not SAR1_MUX_1 and not SAR1_AMuxHw_Decoder_old_id_0 and not SAR1_MUX_0 and SAR1_AMuxHw_Decoder_old_id_2 and SAR1_MUX_2)
	OR (not SAR1_AMuxHw_Decoder_old_id_1 and not SAR1_MUX_1 and SAR1_AMuxHw_Decoder_old_id_2 and SAR1_MUX_2 and SAR1_AMuxHw_Decoder_old_id_0 and SAR1_MUX_0)
	OR (not SAR1_AMuxHw_Decoder_old_id_0 and not SAR1_MUX_0 and SAR1_AMuxHw_Decoder_old_id_2 and SAR1_MUX_2 and SAR1_AMuxHw_Decoder_old_id_1 and SAR1_MUX_1)
	OR (SAR1_AMuxHw_Decoder_old_id_2 and SAR1_MUX_2 and SAR1_AMuxHw_Decoder_old_id_1 and SAR1_MUX_1 and SAR1_AMuxHw_Decoder_old_id_0 and SAR1_MUX_0));

Note:  Expanding virtual equation for 'Net_21938' (cost = 6):
Net_21938 <= ((\DOD:SlowPWM1\ and \DOD:SlowPWM1Select\ and \DOD:SPWM:Net_96\ and Heat_Output_EN)
	OR (not \DOD:SlowPWM1Select\ and \DOD:SlowPWM1\ and \DOD:Net_1554\ and Heat_Output_EN));

Note:  Virtual signal \DOD:SPWM:LD_RS\ with ( cost: 120 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
\DOD:SPWM:LD_RS\ <= ((not \DOD:SPWM:Count_1\ and not \DOD:SPWM:Count_0\ and \DOD:SPWM:Count_2\));

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_2\' (cost = 3):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:s_2\ <= ((not \DOD:SPWM:Count_1\ and \DOD:SPWM:Count_2\)
	OR (not \DOD:SPWM:Count_0\ and \DOD:SPWM:Count_2\)
	OR (not \DOD:SPWM:Count_2\ and \DOD:SPWM:Count_1\ and \DOD:SPWM:Count_0\));

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Virtual signal SAR2_AMuxHw_Decoder_is_active with ( cost: 200 or cost_inv: -1)  > 90 or with size: 8 > 102 has been made a (soft) node.
SAR2_AMuxHw_Decoder_is_active <= ((not SAR2_MUX_2 and not SAR2_MUX_1 and not SAR2_MUX_0 and not SAR2_AMuxHw_Decoder_old_id_2 and not SAR2_AMuxHw_Decoder_old_id_1 and not SAR2_AMuxHw_Decoder_old_id_0)
	OR (not SAR2_MUX_2 and not SAR2_MUX_1 and not SAR2_AMuxHw_Decoder_old_id_2 and not SAR2_AMuxHw_Decoder_old_id_1 and SAR2_MUX_0 and SAR2_AMuxHw_Decoder_old_id_0)
	OR (not SAR2_MUX_2 and not SAR2_MUX_0 and not SAR2_AMuxHw_Decoder_old_id_2 and not SAR2_AMuxHw_Decoder_old_id_0 and SAR2_MUX_1 and SAR2_AMuxHw_Decoder_old_id_1)
	OR (not SAR2_MUX_2 and not SAR2_AMuxHw_Decoder_old_id_2 and SAR2_MUX_1 and SAR2_MUX_0 and SAR2_AMuxHw_Decoder_old_id_1 and SAR2_AMuxHw_Decoder_old_id_0)
	OR (not SAR2_MUX_1 and not SAR2_MUX_0 and not SAR2_AMuxHw_Decoder_old_id_1 and not SAR2_AMuxHw_Decoder_old_id_0 and SAR2_MUX_2 and SAR2_AMuxHw_Decoder_old_id_2)
	OR (not SAR2_MUX_1 and not SAR2_AMuxHw_Decoder_old_id_1 and SAR2_MUX_2 and SAR2_MUX_0 and SAR2_AMuxHw_Decoder_old_id_2 and SAR2_AMuxHw_Decoder_old_id_0)
	OR (not SAR2_MUX_0 and not SAR2_AMuxHw_Decoder_old_id_0 and SAR2_MUX_2 and SAR2_MUX_1 and SAR2_AMuxHw_Decoder_old_id_2 and SAR2_AMuxHw_Decoder_old_id_1)
	OR (SAR2_MUX_2 and SAR2_MUX_1 and SAR2_MUX_0 and SAR2_AMuxHw_Decoder_old_id_2 and SAR2_AMuxHw_Decoder_old_id_1 and SAR2_AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:SPWM:Net_90\' (cost = 0):
\DOD:SPWM:Net_90\ <= (not \DOD:SPWM:LD_RS\);

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:SPWM:Shift_Reg5:Net_990\' (cost = 0):
\DOD:SPWM:Shift_Reg5:Net_990\ <= (\DOD:SPWM:LD_RS\);

Note:  Expanding virtual equation for '\DOD:SPWM:Shift_Reg5:Net_980\' (cost = 1):
\DOD:SPWM:Shift_Reg5:Net_980\ <= ((\DOD:SPWM:Net_83\ and \DOD:SPWM:LD_RS\));

Note:  Expanding virtual equation for '\DOD:SPWM:Shift_Reg5:Net_950\' (cost = 1):
\DOD:SPWM:Shift_Reg5:Net_950\ <= ((\DOD:SPWM:Net_80\ and \DOD:SPWM:LD_RS\));

Note:  Expanding virtual equation for '\DOD:SPWM:Shift_Reg5:Net_938\' (cost = 1):
\DOD:SPWM:Shift_Reg5:Net_938\ <= ((\DOD:SPWM:Net_79\ and \DOD:SPWM:LD_RS\));

Note:  Expanding virtual equation for '\DOD:SPWM:Shift_Reg5:Net_970\' (cost = 1):
\DOD:SPWM:Shift_Reg5:Net_970\ <= ((\DOD:SPWM:Net_82\ and \DOD:SPWM:LD_RS\));

Note:  Expanding virtual equation for '\DOD:SPWM:Shift_Reg5:Net_960\' (cost = 1):
\DOD:SPWM:Shift_Reg5:Net_960\ <= ((\DOD:SPWM:Net_81\ and \DOD:SPWM:LD_RS\));

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:SPWM:Shift_Reg5:Net_932\' (cost = 0):
\DOD:SPWM:Shift_Reg5:Net_932\ <= (not \DOD:SPWM:LD_RS\);

Note:  Expanding virtual equation for '\DOD:SPWM:Shift_Reg5:Net_977\' (cost = 1):
\DOD:SPWM:Shift_Reg5:Net_977\ <= ((not \DOD:SPWM:LD_RS\ and \DOD:SPWM:Shift_Reg5:Net_976\));

Note:  Expanding virtual equation for '\DOD:SPWM:Shift_Reg5:Net_947\' (cost = 1):
\DOD:SPWM:Shift_Reg5:Net_947\ <= ((not \DOD:SPWM:LD_RS\ and \DOD:SPWM:Shift_Reg5:cy_dffe_1\));

Note:  Expanding virtual equation for '\DOD:SPWM:Shift_Reg5:Net_939\' (cost = 0):
\DOD:SPWM:Shift_Reg5:Net_939\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:SPWM:Shift_Reg5:Net_957\' (cost = 1):
\DOD:SPWM:Shift_Reg5:Net_957\ <= ((not \DOD:SPWM:LD_RS\ and \DOD:SPWM:Shift_Reg5:Net_956\));

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:SPWM:Shift_Reg5:Net_967\' (cost = 1):
\DOD:SPWM:Shift_Reg5:Net_967\ <= ((not \DOD:SPWM:LD_RS\ and \DOD:SPWM:Shift_Reg5:Net_966\));

Note:  Expanding virtual equation for '\DOD:SPWM:Shift_Reg5:Net_972\' (cost = 2):
\DOD:SPWM:Shift_Reg5:Net_972\ <= ((\DOD:SPWM:Net_83\ and \DOD:SPWM:LD_RS\)
	OR (not \DOD:SPWM:LD_RS\ and \DOD:SPWM:Shift_Reg5:Net_976\));

Note:  Expanding virtual equation for '\DOD:SPWM:Shift_Reg5:Net_942\' (cost = 2):
\DOD:SPWM:Shift_Reg5:Net_942\ <= ((\DOD:SPWM:Net_80\ and \DOD:SPWM:LD_RS\)
	OR (not \DOD:SPWM:LD_RS\ and \DOD:SPWM:Shift_Reg5:cy_dffe_1\));

Note:  Expanding virtual equation for '\DOD:SPWM:Shift_Reg5:Net_940\' (cost = 1):
\DOD:SPWM:Shift_Reg5:Net_940\ <= ((\DOD:SPWM:Net_79\ and \DOD:SPWM:LD_RS\));

Note:  Expanding virtual equation for '\DOD:SPWM:Shift_Reg5:Net_962\' (cost = 2):
\DOD:SPWM:Shift_Reg5:Net_962\ <= ((\DOD:SPWM:Net_82\ and \DOD:SPWM:LD_RS\)
	OR (not \DOD:SPWM:LD_RS\ and \DOD:SPWM:Shift_Reg5:Net_966\));

Note:  Expanding virtual equation for '\DOD:SPWM:Shift_Reg5:Net_952\' (cost = 2):
\DOD:SPWM:Shift_Reg5:Net_952\ <= ((\DOD:SPWM:Net_81\ and \DOD:SPWM:LD_RS\)
	OR (not \DOD:SPWM:LD_RS\ and \DOD:SPWM:Shift_Reg5:Net_956\));

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 184 signals.
	Turned 6 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:final_capture\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:final_capture\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:pwm_i\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:final_capture\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:pwm_i\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:final_capture\[128] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[341] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[351] = zero[7]
Removing Lhs of wire \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[361] = zero[7]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:cnt_reset\[533] = CS[535]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[1156] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[1166] = zero[7]
Removing Lhs of wire \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[1176] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:final_capture\[1979] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:pwm_i\[2061] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[2240] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[2250] = zero[7]
Removing Lhs of wire \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[2260] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:final_capture\[2440] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:pwm_i\[2522] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[2701] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[2711] = zero[7]
Removing Lhs of wire \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[2721] = zero[7]

------------------------------------------------------
Aliased 0 equations, 18 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Development\Spitfire\Dev_Embedded\PSS-PSoC\FEC2 PSoC Codes\FEC2_PSoC1_prjct.cydsn\FEC2_PSoC1_prjct.cyprj" -dcpsoc3 FEC2_PSoC1_prjct.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 7s.620ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.3140, Family: PSoC3, Started at: Wednesday, 12 November 2014 09:25:43
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Development\Spitfire\Dev_Embedded\PSS-PSoC\FEC2 PSoC Codes\FEC2_PSoC1_prjct.cydsn\FEC2_PSoC1_prjct.cyprj -d CY8C5868AXI-LP032 FEC2_PSoC1_prjct.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.071ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \CS_DAB_1:IsCurrent:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \CS_DAB_2:IsCurrent:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \DOD:SPWM:BasicCounter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \DSM_Sequencer:SOC_Delay:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: Net_10134 from registered to combinatorial
    Converted constant MacroCell: Net_10244 from registered to combinatorial
    Converted constant MacroCell: Net_10252 from registered to combinatorial
    Converted constant MacroCell: Net_21510_0 from registered to combinatorial
    Converted constant MacroCell: Net_21510_1 from registered to combinatorial
    Converted constant MacroCell: Net_21510_2 from registered to combinatorial
    Converted constant MacroCell: Net_21510_3 from registered to combinatorial
    Converted constant MacroCell: Net_21510_4 from registered to combinatorial
    Converted constant MacroCell: Net_21510_5 from registered to combinatorial
    Converted constant MacroCell: Net_21511_0 from registered to combinatorial
    Converted constant MacroCell: Net_21511_1 from registered to combinatorial
    Converted constant MacroCell: Net_21511_2 from registered to combinatorial
    Converted constant MacroCell: Net_21511_3 from registered to combinatorial
    Converted constant MacroCell: Net_21511_4 from registered to combinatorial
    Converted constant MacroCell: Net_21511_5 from registered to combinatorial
    Converted constant MacroCell: Net_21512_0 from registered to combinatorial
    Converted constant MacroCell: Net_21512_1 from registered to combinatorial
    Converted constant MacroCell: Net_21512_2 from registered to combinatorial
    Converted constant MacroCell: Net_21512_3 from registered to combinatorial
    Converted constant MacroCell: Net_21512_4 from registered to combinatorial
    Converted constant MacroCell: Net_21512_5 from registered to combinatorial
    Converted constant MacroCell: Net_21513_0 from registered to combinatorial
    Converted constant MacroCell: Net_21513_1 from registered to combinatorial
    Converted constant MacroCell: Net_21513_2 from registered to combinatorial
    Converted constant MacroCell: Net_21513_3 from registered to combinatorial
    Converted constant MacroCell: Net_21513_4 from registered to combinatorial
    Converted constant MacroCell: Net_21513_5 from registered to combinatorial
    Converted constant MacroCell: Net_21514_0 from registered to combinatorial
    Converted constant MacroCell: Net_21514_1 from registered to combinatorial
    Converted constant MacroCell: Net_21514_2 from registered to combinatorial
    Converted constant MacroCell: Net_21514_3 from registered to combinatorial
    Converted constant MacroCell: Net_21514_4 from registered to combinatorial
    Converted constant MacroCell: Net_21514_5 from registered to combinatorial
    Converted constant MacroCell: Net_21515_0 from registered to combinatorial
    Converted constant MacroCell: Net_21515_1 from registered to combinatorial
    Converted constant MacroCell: Net_21515_2 from registered to combinatorial
    Converted constant MacroCell: Net_21515_3 from registered to combinatorial
    Converted constant MacroCell: Net_21515_4 from registered to combinatorial
    Converted constant MacroCell: Net_21515_5 from registered to combinatorial
    Converted constant MacroCell: \CS_DAB_1:IsCurrent:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \CS_DAB_1:IsCurrent:PWMUDB:pwm_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \CS_DAB_1:IsCurrent:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \CS_DAB_2:IsCurrent:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \CS_DAB_2:IsCurrent:PWMUDB:pwm_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \CS_DAB_2:IsCurrent:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \DOD:PrISM:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \DSM_Sequencer:SOC_Delay:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \DSM_Sequencer:SOC_Delay:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \DSM_Sequencer:SOC_Delay:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \DSM_Sequencer:SOC_Delay:PWMUDB:pwm2_reg_i\ from registered to combinatorial
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'DSM_Ext_CP_Clk'. Fanout=1, Signal=\DSM:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'SPIS_IntClock'. Fanout=1, Signal=\SPIS:Net_81\
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=5, Signal=CLK_4MHz
    Analog  Clock 0: Automatic-assigning  clock 'SAR1_theACLK'. Fanout=2, Signal=\SAR1:Net_221\
    Analog  Clock 1: Automatic-assigning  clock 'SAR2_theACLK'. Fanout=2, Signal=\SAR2:Net_221\
    Analog  Clock 2: Automatic-assigning  clock 'DSM_theACLK'. Fanout=1, Signal=\DSM:Net_488\
    Digital Clock 3: Automatic-assigning  clock 'Clock_3'. Fanout=2, Signal=CLK_50kHz
    Digital Clock 4: Automatic-assigning  clock 'Clock_4'. Fanout=30, Signal=CLK_10kHz
    Digital Clock 5: Automatic-assigning  clock 'Clock_5'. Fanout=1, Signal=CLK_1kHz
    Digital Clock 6: Automatic-assigning  clock 'Clock_6'. Fanout=4, Signal=CLK_200Hz
    Digital Clock 7: Automatic-assigning  clock 'MainsX2'. Fanout=9, Signal=Mains_X2
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_10134:macrocell'
    Removed unused cell/equation 'Net_10244:macrocell'
    Removed unused cell/equation 'Net_10252:macrocell'
    Removed unused cell/equation 'Net_21510_0:macrocell'
    Removed unused cell/equation 'Net_21510_1:macrocell'
    Removed unused cell/equation 'Net_21510_2:macrocell'
    Removed unused cell/equation 'Net_21510_3:macrocell'
    Removed unused cell/equation 'Net_21510_4:macrocell'
    Removed unused cell/equation 'Net_21510_5:macrocell'
    Removed unused cell/equation 'Net_21511_0:macrocell'
    Removed unused cell/equation 'Net_21511_1:macrocell'
    Removed unused cell/equation 'Net_21511_2:macrocell'
    Removed unused cell/equation 'Net_21511_3:macrocell'
    Removed unused cell/equation 'Net_21511_4:macrocell'
    Removed unused cell/equation 'Net_21511_5:macrocell'
    Removed unused cell/equation 'Net_21512_0:macrocell'
    Removed unused cell/equation 'Net_21512_1:macrocell'
    Removed unused cell/equation 'Net_21512_2:macrocell'
    Removed unused cell/equation 'Net_21512_3:macrocell'
    Removed unused cell/equation 'Net_21512_4:macrocell'
    Removed unused cell/equation 'Net_21512_5:macrocell'
    Removed unused cell/equation 'Net_21513_0:macrocell'
    Removed unused cell/equation 'Net_21513_1:macrocell'
    Removed unused cell/equation 'Net_21513_2:macrocell'
    Removed unused cell/equation 'Net_21513_3:macrocell'
    Removed unused cell/equation 'Net_21513_4:macrocell'
    Removed unused cell/equation 'Net_21513_5:macrocell'
    Removed unused cell/equation 'Net_21514_0:macrocell'
    Removed unused cell/equation 'Net_21514_1:macrocell'
    Removed unused cell/equation 'Net_21514_2:macrocell'
    Removed unused cell/equation 'Net_21514_3:macrocell'
    Removed unused cell/equation 'Net_21514_4:macrocell'
    Removed unused cell/equation 'Net_21514_5:macrocell'
    Removed unused cell/equation 'Net_21515_0:macrocell'
    Removed unused cell/equation 'Net_21515_1:macrocell'
    Removed unused cell/equation 'Net_21515_2:macrocell'
    Removed unused cell/equation 'Net_21515_3:macrocell'
    Removed unused cell/equation 'Net_21515_4:macrocell'
    Removed unused cell/equation 'Net_21515_5:macrocell'
    Removed unused cell/equation '\CS_DAB_1:IsCurrent:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\CS_DAB_1:IsCurrent:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\CS_DAB_1:IsCurrent:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\CS_DAB_1:IsCurrent:PWMUDB:pwm_reg_i\:macrocell'
    Removed unused cell/equation '\CS_DAB_1:IsCurrent:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\CS_DAB_1:IsCurrent:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\CS_DAB_1:IsCurrent:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:IsCurrent:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:IsCurrent:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:IsCurrent:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:IsCurrent:PWMUDB:pwm_reg_i\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:IsCurrent:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:IsCurrent:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:IsCurrent:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\DI_Debouncer:DEBOUNCER[0]:d_sync_1\:macrocell'
    Removed unused cell/equation '\DI_Debouncer:DEBOUNCER[1]:d_sync_1\:macrocell'
    Removed unused cell/equation '\DI_Debouncer:DEBOUNCER[2]:d_sync_1\:macrocell'
    Removed unused cell/equation '\DI_Debouncer:DEBOUNCER[3]:d_sync_1\:macrocell'
    Removed unused cell/equation '\DI_Debouncer:DEBOUNCER[4]:d_sync_1\:macrocell'
    Removed unused cell/equation '\DI_Debouncer:DEBOUNCER[5]:d_sync_1\:macrocell'
    Removed unused cell/equation '\DSM_Sequencer:SOC_Delay:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\DSM_Sequencer:SOC_Delay:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\DSM_Sequencer:SOC_Delay:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\DSM_Sequencer:SOC_Delay:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\DSM_Sequencer:SOC_Delay:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\DSM_Sequencer:SOC_Delay:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\DSM_Sequencer:SOC_Delay:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\Debouncer_1:DEBOUNCER[0]:d_sync_1\:macrocell'
    Removed unused cell/equation '\GI_Debouncer:DEBOUNCER[0]:d_sync_1\:macrocell'
    Removed unused cell/equation '\GI_Debouncer:DEBOUNCER[1]:d_sync_1\:macrocell'
    Removed unused cell/equation '\GI_Debouncer:DEBOUNCER[2]:d_sync_1\:macrocell'
    Removed unused cell/equation '\GI_Debouncer:DEBOUNCER[3]:d_sync_1\:macrocell'
    Removed unused cell/equation '\GI_Debouncer:DEBOUNCER[4]:d_sync_1\:macrocell'
    Removed unused cell/equation '\GI_Debouncer:DEBOUNCER[5]:d_sync_1\:macrocell'
    Removed unused cell/equation '\SPIS:BSPIS:es3:SPISlave:dp_clk_src\:macrocell'
    Removed unused cell/equation '\CS_DAB_1:IsCurrent:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\CS_DAB_1:IsCurrent:PWMUDB:tc_reg_i\\D\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:IsCurrent:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:IsCurrent:PWMUDB:tc_reg_i\\D\:macrocell'
    Removed unused cell/equation '\DSM_Sequencer:SOC_Delay:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\DSM_Sequencer:SOC_Delay:PWMUDB:tc_reg_i\\D\:macrocell'
    Removed unused cell/equation '\GI_Debouncer:DEBOUNCER[0]:d_sync_0\:macrocell'
    Removed unused cell/equation '\GI_Debouncer:DEBOUNCER[1]:d_sync_0\:macrocell'
    Removed unused cell/equation '\GI_Debouncer:DEBOUNCER[3]:d_sync_0\:macrocell'
    Removed unused cell/equation '\GI_Debouncer:DEBOUNCER[4]:d_sync_0\:macrocell'
    Removed unused cell/equation '\GI_Debouncer:DEBOUNCER[5]:d_sync_0\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \DSM_Sequencer:Sync1:genblk1[0]:INST\:synccell.out
        Effective Clock: Clock_2
        Enable Signal: \DSM_Sequencer:Sync1:genblk1[0]:INST\:synccell.out
    Routed Clock: \EOS1_Sync:genblk1[0]:INST\:synccell.out
        Effective Clock: Clock_2
        Enable Signal: \EOS1_Sync:genblk1[0]:INST\:synccell.out
    Routed Clock: \EOS2_Sync:genblk1[0]:INST\:synccell.out
        Effective Clock: Clock_2
        Enable Signal: \EOS2_Sync:genblk1[0]:INST\:synccell.out
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \CS_DAB_1:HS_GlitchFilter:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \CS_DAB_1:IsCurrent:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \CS_DAB_1:IsCurrent:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \CS_DAB_1:LS_GlitchFilter:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \CS_DAB_1:X_CP_GlitchFilter:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \CS_DAB_2:HS_GlitchFilter:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \CS_DAB_2:IsCurrent:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \CS_DAB_2:IsCurrent:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \CS_DAB_2:LS_GlitchFilter:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \CS_DAB_2:X_CP_GlitchFilter:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \DI_Debouncer:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
    UDB Clk/Enable \DOD:PrISM:ClkSync\: with output requested to be synchronous
        ClockIn: MainsX2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \DOD:PrISM:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: MainsX2, EnableOut: \DOD:PrISM:enable_final_reg\:macrocell.q
    UDB Clk/Enable \DOD:PrISM:CtlClkSync\: with output requested to be synchronous
        ClockIn: MainsX2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: MainsX2, EnableOut: Constant 1
    UDB Clk/Enable \DOD:SPWM:UDBClkEn:udbclkenable\: with output requested to be synchronous
        ClockIn: MainsX2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \System_Control_Reg:Sync:ctrl_reg\:controlcell.control_6 was determined to be synchronous to ClockIn
        ClockOut: MainsX2, EnableOut: \System_Control_Reg:Sync:ctrl_reg\:controlcell.control_6
    UDB Clk/Enable \DSM_Sequencer:SOC_Delay:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \DSM_Sequencer:SOC_Delay:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
    UDB Clk/Enable \GI_Debouncer:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
    UDB Clk/Enable \SPIS:BSPIS:es3:SPISlave:ClkEn\: with output requested to be synchronous
        ClockIn: SPIS_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIS_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPIS:BSPIS:es3:SPISlave:DpClkEn\: with output requested to be asynchronous
        ClockIn: SPI_SCLK(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPI_SCLK(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \SPIS:BSPIS:es3:SPISlave:PrcClkEn\: with output requested to be asynchronous
        ClockIn: SPI_SCLK(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPI_SCLK(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \SignalShifter:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'DSM_AMuxHw_Decoder_one_hot_0D:macrocell'
    Removed unused cell/equation 'DSM_AMuxHw_Decoder_one_hot_1D:macrocell'
    Removed unused cell/equation 'DSM_AMuxHw_Decoder_one_hot_2D:macrocell'
    Removed unused cell/equation 'DSM_AMuxHw_Decoder_one_hot_3D:macrocell'
    Removed unused cell/equation 'DSM_AMuxHw_Decoder_one_hot_4D:macrocell'
    Removed unused cell/equation 'Heat_OutD:macrocell'
    Removed unused cell/equation 'IDAC_AMuxHw_Decoder_one_hot_0D:macrocell'
    Removed unused cell/equation 'IDAC_AMuxHw_Decoder_one_hot_1D:macrocell'
    Removed unused cell/equation 'IDAC_AMuxHw_Decoder_one_hot_2D:macrocell'
    Removed unused cell/equation 'IDAC_AMuxHw_Decoder_one_hot_3D:macrocell'
    Removed unused cell/equation 'IDAC_AMuxHw_Decoder_one_hot_4D:macrocell'
    Removed unused cell/equation 'Logic_Func_interruptD:macrocell'
    Removed unused cell/equation 'Net_14549D:macrocell'
    Removed unused cell/equation 'Net_15699D:macrocell'
    Removed unused cell/equation 'Net_15702D:macrocell'
    Removed unused cell/equation 'Net_18477D:macrocell'
    Removed unused cell/equation 'SAR1_AMuxHw_Decoder_one_hot_0D:macrocell'
    Removed unused cell/equation 'SAR1_AMuxHw_Decoder_one_hot_1D:macrocell'
    Removed unused cell/equation 'SAR1_AMuxHw_Decoder_one_hot_2D:macrocell'
    Removed unused cell/equation 'SAR1_AMuxHw_Decoder_one_hot_3D:macrocell'
    Removed unused cell/equation 'SAR1_AMuxHw_Decoder_one_hot_4D:macrocell'
    Removed unused cell/equation 'SAR2_AMuxHw_Decoder_one_hot_0D:macrocell'
    Removed unused cell/equation 'SAR2_AMuxHw_Decoder_one_hot_1D:macrocell'
    Removed unused cell/equation 'SAR2_AMuxHw_Decoder_one_hot_2D:macrocell'
    Removed unused cell/equation 'SAR2_AMuxHw_Decoder_one_hot_3D:macrocell'
    Removed unused cell/equation 'SAR2_AMuxHw_Decoder_one_hot_4D:macrocell'
    Removed unused cell/equation 'Safety_OutputD:macrocell'
    Removed unused cell/equation '\CS_DAB_1:HS_GlitchFilter:genblk1[0]:last_state\\D\:macrocell'
    Removed unused cell/equation '\CS_DAB_1:IsCurrent:PWMUDB:cmp1\:macrocell'
    Removed unused cell/equation '\CS_DAB_1:IsCurrent:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\CS_DAB_1:IsCurrent:PWMUDB:cmp2_status\:macrocell'
    Removed unused cell/equation '\CS_DAB_1:IsCurrent:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\CS_DAB_1:IsCurrent:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\CS_DAB_1:IsCurrent:PWMUDB:pwm1_i\:macrocell'
    Removed unused cell/equation '\CS_DAB_1:IsCurrent:PWMUDB:pwm2_i\:macrocell'
    Removed unused cell/equation '\CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\\D\:macrocell'
    Removed unused cell/equation '\CS_DAB_1:IsCurrent:PWMUDB:trig_disable\\D\:macrocell'
    Removed unused cell/equation '\CS_DAB_1:LS_GlitchFilter:genblk1[0]:last_state\\D\:macrocell'
    Removed unused cell/equation '\CS_DAB_1:X_CP_GlitchFilter:state_0\\D\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:HS_GlitchFilter:genblk1[0]:last_state\\D\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:IsCurrent:PWMUDB:cmp1\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:IsCurrent:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:IsCurrent:PWMUDB:cmp2_status\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:IsCurrent:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:IsCurrent:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:IsCurrent:PWMUDB:pwm1_i\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:IsCurrent:PWMUDB:pwm2_i\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\\D\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:IsCurrent:PWMUDB:trig_disable\\D\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:LS_GlitchFilter:genblk1[0]:last_state\\D\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:X_CP_GlitchFilter:state_0\\D\:macrocell'
    Removed unused cell/equation '\DOD:Net_1554\\D\:macrocell'
    Removed unused cell/equation '\DOD:Net_1625\\D\:macrocell'
    Removed unused cell/equation '\DOD:PrISM:reset_reg\:macrocell'
    Removed unused cell/equation '\DOD:SPWM:Count_0\\D\:macrocell'
    Removed unused cell/equation '\DOD:SPWM:Count_1\\D\:macrocell'
    Removed unused cell/equation '\DOD:SPWM:Count_2\\D\:macrocell'
    Removed unused cell/equation '\DOD:SPWM:Shift_Reg5:cy_dffe_1\\D\:macrocell'
    Removed unused cell/equation '\DOD:SPWM:Shift_Reg5:cy_dffe_2\\D\:macrocell'
    Removed unused cell/equation '\DOD:SPWM:Shift_Reg5:cy_dffe_3\\D\:macrocell'
    Removed unused cell/equation '\DOD:SPWM:Shift_Reg5:cy_dffe_4\\D\:macrocell'
    Removed unused cell/equation '\DOD:SPWM:Shift_Reg5:cy_dffe_5\\D\:macrocell'
    Removed unused cell/equation '\DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_reg_0\\D\:macrocell'
    Removed unused cell/equation '\DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_reg_1\\D\:macrocell'
    Removed unused cell/equation '\DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_reg_2\\D\:macrocell'
    Removed unused cell/equation '\DSM_Sequencer:DSM_Sequencer:tmp__DSM_Sequencer_reg_3\\D\:macrocell'
    Removed unused cell/equation '\DSM_Sequencer:SOC_Delay:PWMUDB:cmp1\:macrocell'
    Removed unused cell/equation '\DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\DSM_Sequencer:SOC_Delay:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\DSM_Sequencer:SOC_Delay:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\DSM_Sequencer:SOC_Delay:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\DSM_Sequencer:SOC_Delay:PWMUDB:runmode_enable\\D\:macrocell'
    Removed unused cell/equation '\DSM_Sequencer:SOC_Delay:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\LUT_1:tmp__LUT_1_reg_0\\D\:macrocell'
    Removed unused cell/equation '\LUT_1:tmp__LUT_1_reg_1\\D\:macrocell'
    Removed unused cell/equation '\LUT_1:tmp__LUT_1_reg_2\\D\:macrocell'
    Removed unused cell/equation '\LUT_2:tmp__LUT_2_reg_0\\D\:macrocell'
    Removed unused cell/equation '\LUT_2:tmp__LUT_2_reg_1\\D\:macrocell'
    Removed unused cell/equation '\LUT_2:tmp__LUT_2_reg_2\\D\:macrocell'
    Removed unused cell/equation '\Logic_Function_1:Timer_State_0\\D\:macrocell'
    Removed unused cell/equation '\Logic_Function_1:Timer_State_1\\D\:macrocell'
    Removed unused cell/equation '\Logic_Function_1:Timer_State_2\\D\:macrocell'
    Removed unused cell/equation '\Logic_Function_1:Timer_Trig\\D\:macrocell'
    Removed unused cell/equation '\SignalShifter:state_0\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
    Removed unused cell/equation 'cy_srff_2D:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \CS_DAB_2:IsCurrent:PWMUDB:final_kill_reg\, Duplicate of \CS_DAB_1:IsCurrent:PWMUDB:final_kill_reg\ 
    MacroCell: Name=\CS_DAB_2:IsCurrent:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \CS_DAB_2:IsCurrent:PWMUDB:final_kill_reg\ (fanout=1)

    Removing IDAC_AMuxHw_Decoder_old_id_2, Duplicate of DSM_AMuxHw_Decoder_old_id_2 
    MacroCell: Name=IDAC_AMuxHw_Decoder_old_id_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_MUX_2
        );
        Output = IDAC_AMuxHw_Decoder_old_id_2 (fanout=6)

    Removing IDAC_AMuxHw_Decoder_old_id_1, Duplicate of DSM_AMuxHw_Decoder_old_id_1 
    MacroCell: Name=IDAC_AMuxHw_Decoder_old_id_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_MUX_1
        );
        Output = IDAC_AMuxHw_Decoder_old_id_1 (fanout=6)

    Removing IDAC_AMuxHw_Decoder_old_id_0, Duplicate of DSM_AMuxHw_Decoder_old_id_0 
    MacroCell: Name=IDAC_AMuxHw_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_MUX_0
        );
        Output = IDAC_AMuxHw_Decoder_old_id_0 (fanout=6)

    Removing \CS_DAB_2:IsCurrent:PWMUDB:status_5\, Duplicate of \CS_DAB_1:IsCurrent:PWMUDB:status_5\ 
    MacroCell: Name=\CS_DAB_2:IsCurrent:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CS_DAB_1:IsCurrent:PWMUDB:final_kill_reg\
        );
        Output = \CS_DAB_2:IsCurrent:PWMUDB:status_5\ (fanout=1)

    Removing IDAC_AMuxHw_Decoder_is_active, Duplicate of DSM_AMuxHw_Decoder_is_active 
    MacroCell: Name=IDAC_AMuxHw_Decoder_is_active, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !DSM_MUX_2 * !DSM_MUX_1 * !DSM_MUX_0 * 
              !DSM_AMuxHw_Decoder_old_id_2 * !DSM_AMuxHw_Decoder_old_id_1 * 
              !DSM_AMuxHw_Decoder_old_id_0
            + !DSM_MUX_2 * !DSM_MUX_1 * DSM_MUX_0 * 
              !DSM_AMuxHw_Decoder_old_id_2 * !DSM_AMuxHw_Decoder_old_id_1 * 
              DSM_AMuxHw_Decoder_old_id_0
            + !DSM_MUX_2 * DSM_MUX_1 * !DSM_MUX_0 * 
              !DSM_AMuxHw_Decoder_old_id_2 * DSM_AMuxHw_Decoder_old_id_1 * 
              !DSM_AMuxHw_Decoder_old_id_0
            + !DSM_MUX_2 * DSM_MUX_1 * DSM_MUX_0 * 
              !DSM_AMuxHw_Decoder_old_id_2 * DSM_AMuxHw_Decoder_old_id_1 * 
              DSM_AMuxHw_Decoder_old_id_0
            + DSM_MUX_2 * !DSM_MUX_1 * !DSM_MUX_0 * 
              DSM_AMuxHw_Decoder_old_id_2 * !DSM_AMuxHw_Decoder_old_id_1 * 
              !DSM_AMuxHw_Decoder_old_id_0
            + DSM_MUX_2 * !DSM_MUX_1 * DSM_MUX_0 * 
              DSM_AMuxHw_Decoder_old_id_2 * !DSM_AMuxHw_Decoder_old_id_1 * 
              DSM_AMuxHw_Decoder_old_id_0
            + DSM_MUX_2 * DSM_MUX_1 * !DSM_MUX_0 * 
              DSM_AMuxHw_Decoder_old_id_2 * DSM_AMuxHw_Decoder_old_id_1 * 
              !DSM_AMuxHw_Decoder_old_id_0
            + DSM_MUX_2 * DSM_MUX_1 * DSM_MUX_0 * DSM_AMuxHw_Decoder_old_id_2 * 
              DSM_AMuxHw_Decoder_old_id_1 * DSM_AMuxHw_Decoder_old_id_0
        );
        Output = IDAC_AMuxHw_Decoder_is_active (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    Removing IDAC_AMuxHw_Decoder_one_hot_4, Duplicate of DSM_AMuxHw_Decoder_one_hot_4 
    MacroCell: Name=IDAC_AMuxHw_Decoder_one_hot_4, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_AMuxHw_Decoder_is_active * DSM_AMuxHw_Decoder_old_id_2 * 
              !DSM_AMuxHw_Decoder_old_id_1 * !DSM_AMuxHw_Decoder_old_id_0
        );
        Output = IDAC_AMuxHw_Decoder_one_hot_4 (fanout=1)

    Removing IDAC_AMuxHw_Decoder_one_hot_3, Duplicate of DSM_AMuxHw_Decoder_one_hot_3 
    MacroCell: Name=IDAC_AMuxHw_Decoder_one_hot_3, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_AMuxHw_Decoder_is_active * !DSM_AMuxHw_Decoder_old_id_2 * 
              DSM_AMuxHw_Decoder_old_id_1 * DSM_AMuxHw_Decoder_old_id_0
        );
        Output = IDAC_AMuxHw_Decoder_one_hot_3 (fanout=1)

    Removing IDAC_AMuxHw_Decoder_one_hot_2, Duplicate of DSM_AMuxHw_Decoder_one_hot_2 
    MacroCell: Name=IDAC_AMuxHw_Decoder_one_hot_2, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_AMuxHw_Decoder_is_active * !DSM_AMuxHw_Decoder_old_id_2 * 
              DSM_AMuxHw_Decoder_old_id_1 * !DSM_AMuxHw_Decoder_old_id_0
        );
        Output = IDAC_AMuxHw_Decoder_one_hot_2 (fanout=1)

    Removing IDAC_AMuxHw_Decoder_one_hot_1, Duplicate of DSM_AMuxHw_Decoder_one_hot_1 
    MacroCell: Name=IDAC_AMuxHw_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_AMuxHw_Decoder_is_active * !DSM_AMuxHw_Decoder_old_id_2 * 
              !DSM_AMuxHw_Decoder_old_id_1 * DSM_AMuxHw_Decoder_old_id_0
        );
        Output = IDAC_AMuxHw_Decoder_one_hot_1 (fanout=1)

    Removing IDAC_AMuxHw_Decoder_one_hot_0, Duplicate of DSM_AMuxHw_Decoder_one_hot_0 
    MacroCell: Name=IDAC_AMuxHw_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_AMuxHw_Decoder_is_active * !DSM_AMuxHw_Decoder_old_id_2 * 
              !DSM_AMuxHw_Decoder_old_id_1 * !DSM_AMuxHw_Decoder_old_id_0
        );
        Output = IDAC_AMuxHw_Decoder_one_hot_0 (fanout=1)

End removing duplicate macrocells: used 3 passes
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
    Removed unused cell/equation '\CS_DAB_1:IsCurrent:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:IsCurrent:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\DSM_Sequencer:SOC_Delay:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\CS_DAB_1:IsCurrent:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\CS_DAB_2:IsCurrent:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\DSM_Sequencer:SOC_Delay:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Bridge_H_S_out_CH1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Bridge_H_S_out_CH1(0)__PA ,
            input => Net_18477 ,
            pad => Bridge_H_S_out_CH1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Bridge_H_S_out_CH2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Bridge_H_S_out_CH2(0)__PA ,
            input => Net_15702 ,
            pad => Bridge_H_S_out_CH2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Bridge_L_S_out_CH1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Bridge_L_S_out_CH1(0)__PA ,
            pad => Bridge_L_S_out_CH1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Bridge_L_S_out_CH2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Bridge_L_S_out_CH2(0)__PA ,
            pad => Bridge_L_S_out_CH2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Bridge_current_FB_CH1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Bridge_current_FB_CH1(0)__PA ,
            analog_term => Net_12341 ,
            pad => Bridge_current_FB_CH1(0)_PAD ,
            input => SAR1_AMuxHw_Decoder_one_hot_3 );
        Properties:
        {
        }

    Pin : Name = Bridge_current_FB_CH2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Bridge_current_FB_CH2(0)__PA ,
            analog_term => Net_7718 ,
            pad => Bridge_current_FB_CH2(0)_PAD ,
            input => SAR1_AMuxHw_Decoder_one_hot_4 );
        Properties:
        {
        }

    Pin : Name = Current_Sensor_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Current_Sensor_1(0)__PA ,
            analog_term => Net_18745 ,
            pad => Current_Sensor_1(0)_PAD ,
            input => SAR2_AMuxHw_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = Current_Sensor_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Current_Sensor_2(0)__PA ,
            analog_term => Net_17383 ,
            pad => Current_Sensor_2(0)_PAD ,
            input => SAR2_AMuxHw_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = DAC_for_4_20mA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DAC_for_4_20mA_1(0)__PA ,
            analog_term => \VDAC1_Flwr:Net_29\ ,
            pad => DAC_for_4_20mA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DAC_for_4_20mA_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DAC_for_4_20mA_2(0)__PA ,
            analog_term => \VDAC2_Flwr:Net_29\ ,
            pad => DAC_for_4_20mA_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Debug_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Debug_Pin(0)__PA ,
            analog_term => Net_14846 ,
            pad => Debug_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Diagnostic_feedback_CH1_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Diagnostic_feedback_CH1_2(0)__PA ,
            pad => Diagnostic_feedback_CH1_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Diagnostic_feedback_CH3_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Diagnostic_feedback_CH3_4(0)__PA ,
            pad => Diagnostic_feedback_CH3_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Digital_input_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Digital_input_1(0)__PA ,
            fb => DI_in_Bus_0 ,
            pad => Digital_input_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Digital_input_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Digital_input_2(0)__PA ,
            fb => DI_in_Bus_1 ,
            pad => Digital_input_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Digital_input_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Digital_input_3(0)__PA ,
            fb => DI_in_Bus_2 ,
            pad => Digital_input_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Digital_input_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Digital_input_4(0)__PA ,
            fb => DI_in_Bus_3 ,
            pad => Digital_input_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Digital_input_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Digital_input_5(0)__PA ,
            fb => DI_in_Bus_4 ,
            pad => Digital_input_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Digital_input_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Digital_input_6(0)__PA ,
            fb => DI_in_Bus_5 ,
            pad => Digital_input_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Digital_out_0_5A_CH1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Digital_out_0_5A_CH1(0)__PA ,
            input => Heat_Out ,
            pad => Digital_out_0_5A_CH1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Digital_out_0_5A_CH2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Digital_out_0_5A_CH2(0)__PA ,
            input => Safety_Output ,
            pad => Digital_out_0_5A_CH2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Digital_out_0_5A_CH3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Digital_out_0_5A_CH3(0)__PA ,
            input => Net_15699 ,
            pad => Digital_out_0_5A_CH3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Digital_out_0_5A_CH4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Digital_out_0_5A_CH4(0)__PA ,
            input => Net_14549 ,
            pad => Digital_out_0_5A_CH4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Direct_PSOC_to_micro_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Direct_PSOC_to_micro_1(0)__PA ,
            pad => Direct_PSOC_to_micro_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Direct_PSOC_to_micro_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Direct_PSOC_to_micro_2(0)__PA ,
            pad => Direct_PSOC_to_micro_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GREEN_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GREEN_LED(0)__PA ,
            annotation => Net_5493 ,
            pad => GREEN_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Global_input_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Global_input_1(0)__PA ,
            fb => GI_in_Bus_0 ,
            pad => Global_input_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Global_input_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Global_input_2(0)__PA ,
            fb => GI_in_Bus_1 ,
            pad => Global_input_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Global_input_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Global_input_3(0)__PA ,
            fb => GI_in_Bus_2 ,
            pad => Global_input_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Global_input_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Global_input_4(0)__PA ,
            fb => GI_in_Bus_3 ,
            pad => Global_input_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Global_input_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Global_input_5(0)__PA ,
            fb => GI_in_Bus_4 ,
            pad => Global_input_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Global_input_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Global_input_6(0)__PA ,
            fb => GI_in_Bus_5 ,
            pad => Global_input_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I4_20mA_input_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I4_20mA_input_1(0)__PA ,
            analog_term => Net_21205 ,
            pad => I4_20mA_input_1(0)_PAD ,
            input => SAR1_AMuxHw_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = I4_20mA_input_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => I4_20mA_input_2(0)__PA ,
            analog_term => Net_21203 ,
            pad => I4_20mA_input_2(0)_PAD ,
            input => SAR1_AMuxHw_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = Input_connector_ID_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Input_connector_ID_1(0)__PA ,
            analog_term => Net_17360 ,
            pad => Input_connector_ID_1(0)_PAD ,
            input => SAR2_AMuxHw_Decoder_one_hot_2 );
        Properties:
        {
        }

    Pin : Name = Input_connector_ID_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Input_connector_ID_2(0)__PA ,
            analog_term => Net_17379 ,
            pad => Input_connector_ID_2(0)_PAD ,
            input => SAR2_AMuxHw_Decoder_one_hot_3 );
        Properties:
        {
        }

    Pin : Name = PSOC_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PSOC_RX(0)__PA ,
            input => CS2_detected ,
            pad => PSOC_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSOC_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PSOC_TX(0)__PA ,
            input => CS1_detected ,
            pad => PSOC_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PT1_ADC_IN_N(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PT1_ADC_IN_N(0)__PA ,
            analog_term => Net_9490 ,
            pad => PT1_ADC_IN_N(0)_PAD ,
            input => DSM_AMuxHw_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = PT1_ADC_IN_P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PT1_ADC_IN_P(0)__PA ,
            analog_term => Net_9488 ,
            pad => PT1_ADC_IN_P(0)_PAD ,
            input => DSM_AMuxHw_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = PT1_current_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PT1_current_out(0)__PA ,
            analog_term => Net_9483 ,
            pad => PT1_current_out(0)_PAD ,
            input => DSM_AMuxHw_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = PT2_ADC_IN_N(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PT2_ADC_IN_N(0)__PA ,
            analog_term => Net_9489 ,
            pad => PT2_ADC_IN_N(0)_PAD ,
            input => DSM_AMuxHw_Decoder_one_hot_2 );
        Properties:
        {
        }

    Pin : Name = PT2_ADC_IN_P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PT2_ADC_IN_P(0)__PA ,
            analog_term => Net_9487 ,
            pad => PT2_ADC_IN_P(0)_PAD ,
            input => DSM_AMuxHw_Decoder_one_hot_2 );
        Properties:
        {
        }

    Pin : Name = PT2_current_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PT2_current_out(0)__PA ,
            analog_term => Net_9444 ,
            pad => PT2_current_out(0)_PAD ,
            input => DSM_AMuxHw_Decoder_one_hot_2 );
        Properties:
        {
        }

    Pin : Name = PT3_ADC_IN_N(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PT3_ADC_IN_N(0)__PA ,
            analog_term => Net_7033 ,
            pad => PT3_ADC_IN_N(0)_PAD ,
            input => DSM_AMuxHw_Decoder_one_hot_3 );
        Properties:
        {
        }

    Pin : Name = PT3_ADC_IN_P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PT3_ADC_IN_P(0)__PA ,
            analog_term => Net_531 ,
            pad => PT3_ADC_IN_P(0)_PAD ,
            input => DSM_AMuxHw_Decoder_one_hot_3 );
        Properties:
        {
        }

    Pin : Name = PT3_current_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PT3_current_out(0)__PA ,
            analog_term => Net_3272 ,
            pad => PT3_current_out(0)_PAD ,
            input => DSM_AMuxHw_Decoder_one_hot_3 );
        Properties:
        {
        }

    Pin : Name = PT4_ADC_IN_N(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PT4_ADC_IN_N(0)__PA ,
            analog_term => Net_7034 ,
            pad => PT4_ADC_IN_N(0)_PAD ,
            input => DSM_AMuxHw_Decoder_one_hot_4 );
        Properties:
        {
        }

    Pin : Name = PT4_ADC_IN_P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PT4_ADC_IN_P(0)__PA ,
            analog_term => Net_187 ,
            pad => PT4_ADC_IN_P(0)_PAD ,
            input => DSM_AMuxHw_Decoder_one_hot_4 );
        Properties:
        {
        }

    Pin : Name = PT4_current_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PT4_current_out(0)__PA ,
            analog_term => Net_9484 ,
            pad => PT4_current_out(0)_PAD ,
            input => DSM_AMuxHw_Decoder_one_hot_4 );
        Properties:
        {
        }

    Pin : Name = PT_cal_ADC_IN_N(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PT_cal_ADC_IN_N(0)__PA ,
            analog_term => Net_2415 ,
            pad => PT_cal_ADC_IN_N(0)_PAD ,
            input => DSM_AMuxHw_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = PT_cal_ADC_IN_P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PT_cal_ADC_IN_P(0)__PA ,
            analog_term => Net_12041 ,
            pad => PT_cal_ADC_IN_P(0)_PAD ,
            input => DSM_AMuxHw_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = PT_cal_current_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PT_cal_current_out(0)__PA ,
            analog_term => Net_9443 ,
            pad => PT_cal_current_out(0)_PAD ,
            input => DSM_AMuxHw_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = RED_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RED_LED(0)__PA ,
            annotation => Net_10415 ,
            pad => RED_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_MISO(0)__PA ,
            oe => Net_4333 ,
            input => miso ,
            pad => SPI_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_MOSI(0)__PA ,
            fb => mosi ,
            pad => SPI_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_SCLK(0)__PA ,
            fb => CLK0 ,
            pad => SPI_SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_chip_select(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_chip_select(0)__PA ,
            fb => CS ,
            pad => SPI_chip_select(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SSR_Thermistor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SSR_Thermistor(0)__PA ,
            analog_term => Net_18903 ,
            pad => SSR_Thermistor(0)_PAD ,
            input => SAR1_AMuxHw_Decoder_one_hot_2 );
        Properties:
        {
        }

    Pin : Name = Safety_Relay(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Safety_Relay(0)__PA ,
            input => Net_18598 ,
            annotation => Net_6532 ,
            pad => Safety_Relay(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ZERO_CROSS_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ZERO_CROSS_1(0)__PA ,
            pad => ZERO_CROSS_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ZERO_CROSS_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ZERO_CROSS_2(0)__PA ,
            pad => ZERO_CROSS_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ZERO_CROSS_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ZERO_CROSS_3(0)__PA ,
            pad => ZERO_CROSS_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \DSM:Bypass_P32(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \DSM:Bypass_P32(0)\__PA ,
            analog_term => \DSM:Net_41\ ,
            pad => \DSM:Bypass_P32(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = output_connector_ID(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => output_connector_ID(0)__PA ,
            analog_term => Net_12236 ,
            pad => output_connector_ID(0)_PAD ,
            input => SAR2_AMuxHw_Decoder_one_hot_4 );
        Properties:
        {
        }

    Pin : Name = safety_feedback(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => safety_feedback(0)__PA ,
            fb => Net_10153 ,
            annotation => Realy_Feedback ,
            pad => safety_feedback(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=CS1_detected, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CS_DAB_1:Net_815\ * !\CS_DAB_1:Net_822\
        );
        Output = CS1_detected (fanout=1)

    MacroCell: Name=CS2_detected, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CS_DAB_2:Net_815\ * !\CS_DAB_2:Net_822\
        );
        Output = CS2_detected (fanout=1)

    MacroCell: Name=DI_out_Bus_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_200Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DI_in_Bus_0_SYNCOUT
        );
        Output = DI_out_Bus_0 (fanout=2)

    MacroCell: Name=DI_out_Bus_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_200Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DI_in_Bus_1_SYNCOUT
        );
        Output = DI_out_Bus_1 (fanout=2)

    MacroCell: Name=DI_out_Bus_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_200Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DI_in_Bus_2_SYNCOUT
        );
        Output = DI_out_Bus_2 (fanout=2)

    MacroCell: Name=DI_out_Bus_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_200Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DI_in_Bus_3_SYNCOUT
        );
        Output = DI_out_Bus_3 (fanout=2)

    MacroCell: Name=DI_out_Bus_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_200Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DI_in_Bus_4_SYNCOUT
        );
        Output = DI_out_Bus_4 (fanout=2)

    MacroCell: Name=DI_out_Bus_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_200Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DI_in_Bus_5_SYNCOUT
        );
        Output = DI_out_Bus_5 (fanout=2)

    MacroCell: Name=DSM_AMuxHw_Decoder_is_active, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !DSM_MUX_2 * DSM_AMuxHw_Decoder_old_id_2
            + DSM_MUX_2 * !DSM_AMuxHw_Decoder_old_id_2
            + !DSM_MUX_1 * DSM_AMuxHw_Decoder_old_id_1
            + DSM_MUX_1 * !DSM_AMuxHw_Decoder_old_id_1
            + !DSM_MUX_0 * DSM_AMuxHw_Decoder_old_id_0
            + DSM_MUX_0 * !DSM_AMuxHw_Decoder_old_id_0
        );
        Output = DSM_AMuxHw_Decoder_is_active (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=DSM_AMuxHw_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_MUX_0
        );
        Output = DSM_AMuxHw_Decoder_old_id_0 (fanout=6)

    MacroCell: Name=DSM_AMuxHw_Decoder_old_id_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_MUX_1
        );
        Output = DSM_AMuxHw_Decoder_old_id_1 (fanout=6)

    MacroCell: Name=DSM_AMuxHw_Decoder_old_id_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_MUX_2
        );
        Output = DSM_AMuxHw_Decoder_old_id_2 (fanout=6)

    MacroCell: Name=DSM_AMuxHw_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_AMuxHw_Decoder_is_active * !DSM_AMuxHw_Decoder_old_id_2 * 
              !DSM_AMuxHw_Decoder_old_id_1 * !DSM_AMuxHw_Decoder_old_id_0
        );
        Output = DSM_AMuxHw_Decoder_one_hot_0 (fanout=3)

    MacroCell: Name=DSM_AMuxHw_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_AMuxHw_Decoder_is_active * !DSM_AMuxHw_Decoder_old_id_2 * 
              !DSM_AMuxHw_Decoder_old_id_1 * DSM_AMuxHw_Decoder_old_id_0
        );
        Output = DSM_AMuxHw_Decoder_one_hot_1 (fanout=3)

    MacroCell: Name=DSM_AMuxHw_Decoder_one_hot_2, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_AMuxHw_Decoder_is_active * !DSM_AMuxHw_Decoder_old_id_2 * 
              DSM_AMuxHw_Decoder_old_id_1 * !DSM_AMuxHw_Decoder_old_id_0
        );
        Output = DSM_AMuxHw_Decoder_one_hot_2 (fanout=3)

    MacroCell: Name=DSM_AMuxHw_Decoder_one_hot_3, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_AMuxHw_Decoder_is_active * !DSM_AMuxHw_Decoder_old_id_2 * 
              DSM_AMuxHw_Decoder_old_id_1 * DSM_AMuxHw_Decoder_old_id_0
        );
        Output = DSM_AMuxHw_Decoder_one_hot_3 (fanout=3)

    MacroCell: Name=DSM_AMuxHw_Decoder_one_hot_4, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_AMuxHw_Decoder_is_active * DSM_AMuxHw_Decoder_old_id_2 * 
              !DSM_AMuxHw_Decoder_old_id_1 * !DSM_AMuxHw_Decoder_old_id_0
        );
        Output = DSM_AMuxHw_Decoder_one_hot_4 (fanout=3)

    MacroCell: Name=DSM_MUX_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: PosEdge(\DSM_Sequencer:Net_900\)
        Main Equation            : 2 pterms
        (
              !DSM_MUX_2 * !DSM_MUX_0 * IDAC_EN
            + !DSM_MUX_2 * DSM_MUX_0 * !IDAC_EN
        );
        Output = DSM_MUX_0 (fanout=6)

    MacroCell: Name=DSM_MUX_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: PosEdge(\DSM_Sequencer:Net_900\)
        Main Equation            : 2 pterms
        (
              !DSM_MUX_2 * DSM_MUX_0 * IDAC_EN
            + DSM_MUX_2 * DSM_MUX_1
        );
        Output = DSM_MUX_1 (fanout=5)

    MacroCell: Name=DSM_MUX_2, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: PosEdge(\DSM_Sequencer:Net_900\)
        Main Equation            : 2 pterms
        (
              !DSM_MUX_2 * DSM_MUX_1 * DSM_MUX_0 * IDAC_EN
            + DSM_MUX_2 * !DSM_MUX_1 * !DSM_MUX_0 * !IDAC_EN
        );
        Output = DSM_MUX_2 (fanout=6)

    MacroCell: Name=DSM_SOC, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_SEQ_EN * \DSM_Sequencer:Net_938\
        );
        Output = DSM_SOC (fanout=1)

    MacroCell: Name=GI_out_Bus_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_200Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              GI_in_Bus_2_SYNCOUT
        );
        Output = GI_out_Bus_2 (fanout=2)

    MacroCell: Name=Heat_Out, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 7
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Heat_Out * OutPuts_En * BoardConfig_1 * BoardConfig_2
            + \DOD:SlowPWM1\ * \DOD:Net_1554\ * !\DOD:SlowPWM1Select\ * 
              Heat_Output_EN * OutPuts_En * BoardConfig_0 * !BoardConfig_2
            + \DOD:SlowPWM1\ * \DOD:Net_1554\ * !\DOD:SlowPWM1Select\ * 
              Heat_Output_EN * OutPuts_En * !BoardConfig_1 * BoardConfig_2
            + \DOD:SlowPWM1\ * \DOD:Net_1554\ * !\DOD:SlowPWM1Select\ * 
              Heat_Output_EN * OutPuts_En * BoardConfig_1 * !BoardConfig_2
            + \DOD:SlowPWM1\ * \DOD:SlowPWM1Select\ * \DOD:SPWM:Net_96\ * 
              Heat_Output_EN * OutPuts_En * BoardConfig_0 * !BoardConfig_2
            + \DOD:SlowPWM1\ * \DOD:SlowPWM1Select\ * \DOD:SPWM:Net_96\ * 
              Heat_Output_EN * OutPuts_En * !BoardConfig_1 * BoardConfig_2
            + \DOD:SlowPWM1\ * \DOD:SlowPWM1Select\ * \DOD:SPWM:Net_96\ * 
              Heat_Output_EN * OutPuts_En * BoardConfig_1 * !BoardConfig_2
        );
        Output = Heat_Out (fanout=3)

    MacroCell: Name=IDAC_EN, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: PosEdge(\DSM_Sequencer:Net_900\)
        Main Equation            : 2 pterms
        (
              !DSM_MUX_2 * !IDAC_EN
            + !DSM_MUX_1 * !DSM_MUX_0 * !IDAC_EN
        );
        Output = IDAC_EN (fanout=5)

    MacroCell: Name=Logic_Func_interrupt, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 7
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              OutPuts_En * !BoardConfig_0 * BoardConfig_1 * 
              \Logic_Function_1:Timer_State_2\ * Logic_Func_interrupt
            + OutPuts_En * !BoardConfig_0 * BoardConfig_1 * 
              \Logic_Function_1:Timer_State_1\ * Logic_Func_interrupt
            + OutPuts_En * !BoardConfig_0 * BoardConfig_1 * 
              !\Logic_Function_1:Timer_State_0\ * Logic_Func_interrupt
            + OutPuts_En * BoardConfig_1 * BoardConfig_2 * 
              \Logic_Function_1:Timer_State_2\ * Logic_Func_interrupt
            + OutPuts_En * BoardConfig_1 * BoardConfig_2 * 
              \Logic_Function_1:Timer_State_1\ * Logic_Func_interrupt
            + OutPuts_En * BoardConfig_1 * BoardConfig_2 * 
              !\Logic_Function_1:Timer_State_0\ * Logic_Func_interrupt
            + OutPuts_En * !\Logic_Function_1:Timer_State_2\ * 
              !\Logic_Function_1:Timer_State_1\ * 
              !\Logic_Function_1:Timer_State_0\ * 
              \Logic_Function_1:Timer_Trig\
        );
        Output = Logic_Func_interrupt (fanout=2)

    MacroCell: Name=Net_14549, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_14549 * OutPuts_En * BoardConfig_1 * BoardConfig_2
            + Net_21935 * OutPuts_En * BoardConfig_0 * !BoardConfig_2
            + Net_21935 * OutPuts_En * !BoardConfig_1 * BoardConfig_2
            + Net_21935 * OutPuts_En * BoardConfig_1 * !BoardConfig_2
        );
        Output = Net_14549 (fanout=2)

    MacroCell: Name=Net_15699, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_15699 * OutPuts_En * BoardConfig_1 * BoardConfig_2
            + Net_16663 * OutPuts_En * BoardConfig_0 * !BoardConfig_2
            + Net_16663 * OutPuts_En * !BoardConfig_1 * BoardConfig_2
            + Net_16663 * OutPuts_En * BoardConfig_1 * !BoardConfig_2
        );
        Output = Net_15699 (fanout=2)

    MacroCell: Name=Net_15702, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_17076 * OutPuts_En * BoardConfig_0 * !BoardConfig_2
            + Net_17076 * OutPuts_En * !BoardConfig_1 * BoardConfig_2
            + Net_17076 * OutPuts_En * BoardConfig_1 * !BoardConfig_2
            + Net_15702 * OutPuts_En * BoardConfig_1 * BoardConfig_2
        );
        Output = Net_15702 (fanout=2)

    MacroCell: Name=Net_18477, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_17075 * OutPuts_En * BoardConfig_0 * !BoardConfig_2
            + Net_17075 * OutPuts_En * !BoardConfig_1 * BoardConfig_2
            + Net_17075 * OutPuts_En * BoardConfig_1 * !BoardConfig_2
            + Net_18477 * OutPuts_En * BoardConfig_1 * BoardConfig_2
        );
        Output = Net_18477 (fanout=2)

    MacroCell: Name=Net_18598, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_200Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Relay_TurnON * !Net_18598
        );
        Output = Net_18598 (fanout=3)

    MacroCell: Name=Net_22674, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Sync_Heat_Cmd * Net_22674
            + Sync_Heat_Cmd * \SignalShifter:counter_done_0\
        );
        Output = Net_22674 (fanout=3)

    MacroCell: Name=Net_22824, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Heat_Out * Mains_X2_local
        );
        Output = Net_22824 (fanout=1)

    MacroCell: Name=Net_4333, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !CS
        );
        Output = Net_4333 (fanout=3)

    MacroCell: Name=Net_8026, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !SAR2_MUX_1 * !SAR2_MUX_0 * EOC2
            + SAR2_MUX_1 * SAR2_MUX_0 * EOC2
        );
        Output = Net_8026 (fanout=1)

    MacroCell: Name=OutPuts_En, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              OutPuts_SoftEn * Relay_OK
        );
        Output = OutPuts_En (fanout=12)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Relay_OK, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_200Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10153_SYNCOUT
        );
        Output = Relay_OK (fanout=1)

    MacroCell: Name=SAR1_AMuxHw_Decoder_is_active, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !SAR1_AMuxHw_Decoder_old_id_2 * SAR1_MUX_2
            + SAR1_AMuxHw_Decoder_old_id_2 * !SAR1_MUX_2
            + !SAR1_AMuxHw_Decoder_old_id_1 * SAR1_MUX_1
            + SAR1_AMuxHw_Decoder_old_id_1 * !SAR1_MUX_1
            + !SAR1_AMuxHw_Decoder_old_id_0 * SAR1_MUX_0
            + SAR1_AMuxHw_Decoder_old_id_0 * !SAR1_MUX_0
        );
        Output = SAR1_AMuxHw_Decoder_is_active (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=SAR1_AMuxHw_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR1_MUX_0
        );
        Output = SAR1_AMuxHw_Decoder_old_id_0 (fanout=6)

    MacroCell: Name=SAR1_AMuxHw_Decoder_old_id_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR1_MUX_1
        );
        Output = SAR1_AMuxHw_Decoder_old_id_1 (fanout=6)

    MacroCell: Name=SAR1_AMuxHw_Decoder_old_id_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR1_MUX_2
        );
        Output = SAR1_AMuxHw_Decoder_old_id_2 (fanout=6)

    MacroCell: Name=SAR1_AMuxHw_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR1_AMuxHw_Decoder_is_active * !SAR1_AMuxHw_Decoder_old_id_2 * 
              !SAR1_AMuxHw_Decoder_old_id_1 * !SAR1_AMuxHw_Decoder_old_id_0
        );
        Output = SAR1_AMuxHw_Decoder_one_hot_0 (fanout=1)

    MacroCell: Name=SAR1_AMuxHw_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR1_AMuxHw_Decoder_is_active * !SAR1_AMuxHw_Decoder_old_id_2 * 
              !SAR1_AMuxHw_Decoder_old_id_1 * SAR1_AMuxHw_Decoder_old_id_0
        );
        Output = SAR1_AMuxHw_Decoder_one_hot_1 (fanout=1)

    MacroCell: Name=SAR1_AMuxHw_Decoder_one_hot_2, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR1_AMuxHw_Decoder_is_active * !SAR1_AMuxHw_Decoder_old_id_2 * 
              SAR1_AMuxHw_Decoder_old_id_1 * !SAR1_AMuxHw_Decoder_old_id_0
        );
        Output = SAR1_AMuxHw_Decoder_one_hot_2 (fanout=1)

    MacroCell: Name=SAR1_AMuxHw_Decoder_one_hot_3, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR1_AMuxHw_Decoder_is_active * !SAR1_AMuxHw_Decoder_old_id_2 * 
              SAR1_AMuxHw_Decoder_old_id_1 * SAR1_AMuxHw_Decoder_old_id_0
        );
        Output = SAR1_AMuxHw_Decoder_one_hot_3 (fanout=1)

    MacroCell: Name=SAR1_AMuxHw_Decoder_one_hot_4, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR1_AMuxHw_Decoder_is_active * SAR1_AMuxHw_Decoder_old_id_2 * 
              !SAR1_AMuxHw_Decoder_old_id_1 * !SAR1_AMuxHw_Decoder_old_id_0
        );
        Output = SAR1_AMuxHw_Decoder_one_hot_4 (fanout=1)

    MacroCell: Name=SAR1_MUX_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: PosEdge(Net_20932)
        Main Equation            : 1 pterm
        (
              !SAR1_MUX_2 * !SAR1_MUX_0
        );
        Output = SAR1_MUX_0 (fanout=5)

    MacroCell: Name=SAR1_MUX_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: PosEdge(Net_20932)
        Main Equation            : 2 pterms
        (
              !SAR1_MUX_2 * !SAR1_MUX_1 * SAR1_MUX_0
            + !SAR1_MUX_2 * SAR1_MUX_1 * !SAR1_MUX_0
        );
        Output = SAR1_MUX_1 (fanout=4)

    MacroCell: Name=SAR1_MUX_2, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: PosEdge(Net_20932)
        Main Equation            : 1 pterm
        (
              !SAR1_MUX_2 * SAR1_MUX_1 * SAR1_MUX_0
        );
        Output = SAR1_MUX_2 (fanout=5)

    MacroCell: Name=SAR2_AMuxHw_Decoder_is_active, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !SAR2_MUX_2 * SAR2_AMuxHw_Decoder_old_id_2
            + SAR2_MUX_2 * !SAR2_AMuxHw_Decoder_old_id_2
            + !SAR2_MUX_1 * SAR2_AMuxHw_Decoder_old_id_1
            + SAR2_MUX_1 * !SAR2_AMuxHw_Decoder_old_id_1
            + !SAR2_MUX_0 * SAR2_AMuxHw_Decoder_old_id_0
            + SAR2_MUX_0 * !SAR2_AMuxHw_Decoder_old_id_0
        );
        Output = SAR2_AMuxHw_Decoder_is_active (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=SAR2_AMuxHw_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR2_MUX_0
        );
        Output = SAR2_AMuxHw_Decoder_old_id_0 (fanout=6)

    MacroCell: Name=SAR2_AMuxHw_Decoder_old_id_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR2_MUX_1
        );
        Output = SAR2_AMuxHw_Decoder_old_id_1 (fanout=6)

    MacroCell: Name=SAR2_AMuxHw_Decoder_old_id_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR2_MUX_2
        );
        Output = SAR2_AMuxHw_Decoder_old_id_2 (fanout=6)

    MacroCell: Name=SAR2_AMuxHw_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR2_AMuxHw_Decoder_is_active * !SAR2_AMuxHw_Decoder_old_id_2 * 
              !SAR2_AMuxHw_Decoder_old_id_1 * !SAR2_AMuxHw_Decoder_old_id_0
        );
        Output = SAR2_AMuxHw_Decoder_one_hot_0 (fanout=1)

    MacroCell: Name=SAR2_AMuxHw_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR2_AMuxHw_Decoder_is_active * !SAR2_AMuxHw_Decoder_old_id_2 * 
              !SAR2_AMuxHw_Decoder_old_id_1 * SAR2_AMuxHw_Decoder_old_id_0
        );
        Output = SAR2_AMuxHw_Decoder_one_hot_1 (fanout=1)

    MacroCell: Name=SAR2_AMuxHw_Decoder_one_hot_2, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR2_AMuxHw_Decoder_is_active * !SAR2_AMuxHw_Decoder_old_id_2 * 
              SAR2_AMuxHw_Decoder_old_id_1 * !SAR2_AMuxHw_Decoder_old_id_0
        );
        Output = SAR2_AMuxHw_Decoder_one_hot_2 (fanout=1)

    MacroCell: Name=SAR2_AMuxHw_Decoder_one_hot_3, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR2_AMuxHw_Decoder_is_active * !SAR2_AMuxHw_Decoder_old_id_2 * 
              SAR2_AMuxHw_Decoder_old_id_1 * SAR2_AMuxHw_Decoder_old_id_0
        );
        Output = SAR2_AMuxHw_Decoder_one_hot_3 (fanout=1)

    MacroCell: Name=SAR2_AMuxHw_Decoder_one_hot_4, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR2_AMuxHw_Decoder_is_active * SAR2_AMuxHw_Decoder_old_id_2 * 
              !SAR2_AMuxHw_Decoder_old_id_1 * !SAR2_AMuxHw_Decoder_old_id_0
        );
        Output = SAR2_AMuxHw_Decoder_one_hot_4 (fanout=1)

    MacroCell: Name=SAR2_CH1, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !SAR2_MUX_1 * SAR2_MUX_0 * EOC2
        );
        Output = SAR2_CH1 (fanout=1)

    MacroCell: Name=SAR2_CH2, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR2_MUX_1 * !SAR2_MUX_0 * EOC2
        );
        Output = SAR2_CH2 (fanout=1)

    MacroCell: Name=SAR2_MUX_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: PosEdge(Net_18323)
        Main Equation            : 1 pterm
        (
              !SAR2_MUX_2 * !SAR2_MUX_0
        );
        Output = SAR2_MUX_0 (fanout=8)

    MacroCell: Name=SAR2_MUX_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: PosEdge(Net_18323)
        Main Equation            : 2 pterms
        (
              !SAR2_MUX_2 * !SAR2_MUX_1 * SAR2_MUX_0
            + !SAR2_MUX_2 * SAR2_MUX_1 * !SAR2_MUX_0
        );
        Output = SAR2_MUX_1 (fanout=7)

    MacroCell: Name=SAR2_MUX_2, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: PosEdge(Net_18323)
        Main Equation            : 1 pterm
        (
              !SAR2_MUX_2 * SAR2_MUX_1 * SAR2_MUX_0
        );
        Output = SAR2_MUX_2 (fanout=5)

    MacroCell: Name=SOC1, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR1_EN * CLK_50kHz_local
        );
        Output = SOC1 (fanout=1)

    MacroCell: Name=SOC2, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR2_EN * CLK_50kHz_local
        );
        Output = SOC2 (fanout=1)

    MacroCell: Name=Safety_Output, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Safety_Output * OutPuts_En * BoardConfig_1 * BoardConfig_2
            + \DOD:SlowPWM2\ * \DOD:Net_1625\ * OutPuts_En * BoardConfig_0 * 
              !BoardConfig_2
            + \DOD:SlowPWM2\ * \DOD:Net_1625\ * OutPuts_En * !BoardConfig_1 * 
              BoardConfig_2
            + Safety_Output_split
        );
        Output = Safety_Output (fanout=2)

    MacroCell: Name=Safety_Output_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !OutPuts_En * !BoardConfig_0 * BoardConfig_1 * !BoardConfig_2
            + !BoardConfig_0 * BoardConfig_1 * !BoardConfig_2 * 
              !\Logic_Function_1:Timer_State_0\ * GI_out_Bus_2 * DI_out_Bus_4 * 
              DI_out_Bus_5
            + !BoardConfig_0 * BoardConfig_1 * !BoardConfig_2 * 
              !\Logic_Function_1:Timer_State_0\ * !DI_out_Bus_0 * 
              !DI_out_Bus_1 * !DI_out_Bus_2 * !DI_out_Bus_3
        );
        Output = Safety_Output_split (fanout=1)

    MacroCell: Name=\CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_1:Net_19598\
        );
        Output = \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=\CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_0\
        );
        Output = \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_1\ (fanout=2)

    MacroCell: Name=\CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_1\
        );
        Output = \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_2\ (fanout=1)

    MacroCell: Name=\CS_DAB_1:IsCurrent:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \CS_DAB_1:IsCurrent:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\CS_DAB_1:IsCurrent:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CS_DAB_1:IsCurrent:PWMUDB:cmp1_eq\ * 
              !\CS_DAB_1:IsCurrent:PWMUDB:cmp1_less\
        );
        Output = \CS_DAB_1:IsCurrent:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\CS_DAB_1:IsCurrent:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_1:IsCurrent:PWMUDB:cmp2_less\
        );
        Output = \CS_DAB_1:IsCurrent:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_1:IsCurrent:PWMUDB:control_7\ * 
              \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\ * 
              !\CS_DAB_1:IsCurrent:PWMUDB:tc_i\
        );
        Output = \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\CS_DAB_1:IsCurrent:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CS_DAB_1:IsCurrent:PWMUDB:prevCompare1\ * 
              !\CS_DAB_1:IsCurrent:PWMUDB:cmp1_eq\ * 
              !\CS_DAB_1:IsCurrent:PWMUDB:cmp1_less\
        );
        Output = \CS_DAB_1:IsCurrent:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\CS_DAB_1:IsCurrent:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CS_DAB_1:IsCurrent:PWMUDB:prevCompare2\ * 
              \CS_DAB_1:IsCurrent:PWMUDB:cmp2_less\
        );
        Output = \CS_DAB_1:IsCurrent:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=\CS_DAB_1:IsCurrent:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CS_DAB_1:IsCurrent:PWMUDB:final_kill_reg\
        );
        Output = \CS_DAB_1:IsCurrent:PWMUDB:status_5\ (fanout=2)

    MacroCell: Name=\CS_DAB_1:IsCurrent:PWMUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_1:IsCurrent:PWMUDB:control_7\ * 
              \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\ * 
              \CS_DAB_1:IsCurrent:PWMUDB:tc_i\ * 
              !\CS_DAB_1:IsCurrent:PWMUDB:trig_disable\
        );
        Output = \CS_DAB_1:IsCurrent:PWMUDB:trig_disable\ (fanout=1)

    MacroCell: Name=\CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_1:Net_819\
        );
        Output = \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=\CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_0\
        );
        Output = \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_1\ (fanout=2)

    MacroCell: Name=\CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_1\
        );
        Output = \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_2\ (fanout=1)

    MacroCell: Name=\CS_DAB_1:Net_1045\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              CS_Cal * \CS_DAB_1:nrq\
            + \CS_DAB_1:nrq\ * \CS_DAB_1:X_CP_filt\
        );
        Output = \CS_DAB_1:Net_1045\ (fanout=1)

    MacroCell: Name=\CS_DAB_1:Net_19598\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_1:IsCurrent:PWMUDB:control_7\ * 
              !\CS_DAB_1:IsCurrent:PWMUDB:cmp1_eq\ * 
              !\CS_DAB_1:IsCurrent:PWMUDB:cmp1_less\
        );
        Output = \CS_DAB_1:Net_19598\ (fanout=2)

    MacroCell: Name=\CS_DAB_1:Net_815\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CS_DAB_1:Net_819\ * \CS_DAB_1:Net_815\ * 
              !\CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_2\ * 
              !\CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_1\ * 
              !\CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_0\
            + \CS_DAB_1:Net_819\ * !\CS_DAB_1:Net_815\ * 
              \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_2\ * 
              \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_1\ * 
              \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_0\
        );
        Output = \CS_DAB_1:Net_815\ (fanout=5)

    MacroCell: Name=\CS_DAB_1:Net_819\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_1:IsCurrent:PWMUDB:control_7\ * 
              \CS_DAB_1:IsCurrent:PWMUDB:cmp2_less\
        );
        Output = \CS_DAB_1:Net_819\ (fanout=2)

    MacroCell: Name=\CS_DAB_1:Net_822\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CS_DAB_1:Net_19598\ * \CS_DAB_1:Net_822\ * 
              !\CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_2\ * 
              !\CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_1\ * 
              !\CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_0\
            + \CS_DAB_1:Net_19598\ * !\CS_DAB_1:Net_822\ * 
              \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_2\ * 
              \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_1\ * 
              \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_0\
        );
        Output = \CS_DAB_1:Net_822\ (fanout=5)

    MacroCell: Name=\CS_DAB_1:Net_954\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !CS_Cal * \CS_DAB_1:Net_815\ * \CS_DAB_1:nrq\
            + !CS_Cal * \CS_DAB_1:Net_822\ * \CS_DAB_1:nrq\
        );
        Output = \CS_DAB_1:Net_954\ (fanout=1)

    MacroCell: Name=\CS_DAB_1:X_CP\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CS_DAB_1:Net_815\ * !\CS_DAB_1:Net_822\
        );
        Output = \CS_DAB_1:X_CP\ (fanout=1)

    MacroCell: Name=\CS_DAB_1:X_CP_filt\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CS_DAB_1:Net_815\ * !\CS_DAB_1:Net_822\ * 
              \CS_DAB_1:X_CP_GlitchFilter:counter_done_0\
            + !\CS_DAB_1:Net_815\ * !\CS_DAB_1:Net_822\ * 
              \CS_DAB_1:X_CP_filt\
        );
        Output = \CS_DAB_1:X_CP_filt\ (fanout=3)

    MacroCell: Name=\CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_2:Net_19598\
        );
        Output = \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=\CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_0\
        );
        Output = \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_1\ (fanout=2)

    MacroCell: Name=\CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_1\
        );
        Output = \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_2\ (fanout=1)

    MacroCell: Name=\CS_DAB_2:IsCurrent:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CS_DAB_2:IsCurrent:PWMUDB:cmp1_eq\ * 
              !\CS_DAB_2:IsCurrent:PWMUDB:cmp1_less\
        );
        Output = \CS_DAB_2:IsCurrent:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\CS_DAB_2:IsCurrent:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_2:IsCurrent:PWMUDB:cmp2_less\
        );
        Output = \CS_DAB_2:IsCurrent:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_2:IsCurrent:PWMUDB:control_7\ * 
              \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\ * 
              !\CS_DAB_2:IsCurrent:PWMUDB:tc_i\
        );
        Output = \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\CS_DAB_2:IsCurrent:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CS_DAB_2:IsCurrent:PWMUDB:prevCompare1\ * 
              !\CS_DAB_2:IsCurrent:PWMUDB:cmp1_eq\ * 
              !\CS_DAB_2:IsCurrent:PWMUDB:cmp1_less\
        );
        Output = \CS_DAB_2:IsCurrent:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\CS_DAB_2:IsCurrent:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CS_DAB_2:IsCurrent:PWMUDB:prevCompare2\ * 
              \CS_DAB_2:IsCurrent:PWMUDB:cmp2_less\
        );
        Output = \CS_DAB_2:IsCurrent:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=\CS_DAB_2:IsCurrent:PWMUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_2:IsCurrent:PWMUDB:control_7\ * 
              \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\ * 
              \CS_DAB_2:IsCurrent:PWMUDB:tc_i\ * 
              !\CS_DAB_2:IsCurrent:PWMUDB:trig_disable\
        );
        Output = \CS_DAB_2:IsCurrent:PWMUDB:trig_disable\ (fanout=1)

    MacroCell: Name=\CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_2:Net_819\
        );
        Output = \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=\CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_0\
        );
        Output = \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_1\ (fanout=2)

    MacroCell: Name=\CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_1\
        );
        Output = \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_2\ (fanout=1)

    MacroCell: Name=\CS_DAB_2:Net_1045\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              CS_Cal * \CS_DAB_2:nrq\
            + \CS_DAB_2:nrq\ * \CS_DAB_2:X_CP_filt\
        );
        Output = \CS_DAB_2:Net_1045\ (fanout=1)

    MacroCell: Name=\CS_DAB_2:Net_19598\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_2:IsCurrent:PWMUDB:control_7\ * 
              !\CS_DAB_2:IsCurrent:PWMUDB:cmp1_eq\ * 
              !\CS_DAB_2:IsCurrent:PWMUDB:cmp1_less\
        );
        Output = \CS_DAB_2:Net_19598\ (fanout=2)

    MacroCell: Name=\CS_DAB_2:Net_815\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CS_DAB_2:Net_819\ * \CS_DAB_2:Net_815\ * 
              !\CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_2\ * 
              !\CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_1\ * 
              !\CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_0\
            + \CS_DAB_2:Net_819\ * !\CS_DAB_2:Net_815\ * 
              \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_2\ * 
              \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_1\ * 
              \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_0\
        );
        Output = \CS_DAB_2:Net_815\ (fanout=5)

    MacroCell: Name=\CS_DAB_2:Net_819\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_2:IsCurrent:PWMUDB:control_7\ * 
              \CS_DAB_2:IsCurrent:PWMUDB:cmp2_less\
        );
        Output = \CS_DAB_2:Net_819\ (fanout=2)

    MacroCell: Name=\CS_DAB_2:Net_822\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CS_DAB_2:Net_19598\ * \CS_DAB_2:Net_822\ * 
              !\CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_2\ * 
              !\CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_1\ * 
              !\CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_0\
            + \CS_DAB_2:Net_19598\ * !\CS_DAB_2:Net_822\ * 
              \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_2\ * 
              \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_1\ * 
              \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_0\
        );
        Output = \CS_DAB_2:Net_822\ (fanout=5)

    MacroCell: Name=\CS_DAB_2:Net_954\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !CS_Cal * \CS_DAB_2:Net_815\ * \CS_DAB_2:nrq\
            + !CS_Cal * \CS_DAB_2:Net_822\ * \CS_DAB_2:nrq\
        );
        Output = \CS_DAB_2:Net_954\ (fanout=1)

    MacroCell: Name=\CS_DAB_2:X_CP\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CS_DAB_2:Net_815\ * !\CS_DAB_2:Net_822\
        );
        Output = \CS_DAB_2:X_CP\ (fanout=1)

    MacroCell: Name=\CS_DAB_2:X_CP_filt\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CS_DAB_2:Net_815\ * !\CS_DAB_2:Net_822\ * 
              \CS_DAB_2:X_CP_GlitchFilter:counter_done_0\
            + !\CS_DAB_2:Net_815\ * !\CS_DAB_2:Net_822\ * 
              \CS_DAB_2:X_CP_filt\
        );
        Output = \CS_DAB_2:X_CP_filt\ (fanout=3)

    MacroCell: Name=\DOD:Net_1554\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mains_X2) => Global
            Clock Enable: PosEdge(\DOD:PrISM:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\DOD:PrISM:ce0\ * !\DOD:PrISM:cl0\
        );
        Output = \DOD:Net_1554\ (fanout=1)

    MacroCell: Name=\DOD:Net_1625\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mains_X2) => Global
            Clock Enable: PosEdge(\DOD:PrISM:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\DOD:PrISM:ce1\ * !\DOD:PrISM:cl1\
        );
        Output = \DOD:Net_1625\ (fanout=1)

    MacroCell: Name=\DOD:PrISM:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Mains_X2) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \DOD:PrISM:enable_final_reg\ (fanout=4)

    MacroCell: Name=\DOD:SPWM:Count_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Mains_X2) => Global
            Clock Enable: PosEdge(Heat_Output_EN)
        Main Equation            : 2 pterms
        (
              !\DOD:SPWM:LD_RS\ * !\DOD:SPWM:Count_0\ * Heat_Output_EN
            + !\DOD:SPWM:LD_RS\ * \DOD:SPWM:Count_0\ * !Heat_Output_EN
        );
        Output = \DOD:SPWM:Count_0\ (fanout=4)

    MacroCell: Name=\DOD:SPWM:Count_1\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Mains_X2) => Global
            Clock Enable: PosEdge(Heat_Output_EN)
        Main Equation            : 2 pterms
        (
              !\DOD:SPWM:LD_RS\ * \DOD:SPWM:Count_0\ * Heat_Output_EN
            + \DOD:SPWM:LD_RS\ * \DOD:SPWM:Count_1\
        );
        Output = \DOD:SPWM:Count_1\ (fanout=3)

    MacroCell: Name=\DOD:SPWM:Count_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Mains_X2) => Global
            Clock Enable: PosEdge(Heat_Output_EN)
        Main Equation            : 2 pterms
        (
              !\DOD:SPWM:LD_RS\ * \DOD:SPWM:Count_1\ * \DOD:SPWM:Count_0\ * 
              Heat_Output_EN
            + \DOD:SPWM:LD_RS\ * \DOD:SPWM:Count_2\
        );
        Output = \DOD:SPWM:Count_2\ (fanout=2)

    MacroCell: Name=\DOD:SPWM:LD_RS\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DOD:SPWM:Count_2\ * !\DOD:SPWM:Count_1\ * !\DOD:SPWM:Count_0\
        );
        Output = \DOD:SPWM:LD_RS\ (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\DOD:SPWM:Net_96\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Mains_X2) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DOD:SPWM:Net_83\ * \DOD:SPWM:LD_RS\ * Heat_Output_EN
            + !\DOD:SPWM:LD_RS\ * \DOD:SPWM:Shift_Reg5:Net_976\ * 
              Heat_Output_EN
            + \DOD:SPWM:Net_96\ * !Heat_Output_EN
        );
        Output = \DOD:SPWM:Net_96\ (fanout=2)

    MacroCell: Name=\DOD:SPWM:Shift_Reg5:Net_956\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Mains_X2) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DOD:SPWM:Net_80\ * \DOD:SPWM:LD_RS\ * Heat_Output_EN
            + !\DOD:SPWM:LD_RS\ * \DOD:SPWM:Shift_Reg5:cy_dffe_1\ * 
              Heat_Output_EN
            + \DOD:SPWM:Shift_Reg5:Net_956\ * !Heat_Output_EN
        );
        Output = \DOD:SPWM:Shift_Reg5:Net_956\ (fanout=2)

    MacroCell: Name=\DOD:SPWM:Shift_Reg5:Net_966\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Mains_X2) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DOD:SPWM:Net_81\ * \DOD:SPWM:LD_RS\ * Heat_Output_EN
            + !\DOD:SPWM:LD_RS\ * \DOD:SPWM:Shift_Reg5:Net_956\ * 
              Heat_Output_EN
            + \DOD:SPWM:Shift_Reg5:Net_966\ * !Heat_Output_EN
        );
        Output = \DOD:SPWM:Shift_Reg5:Net_966\ (fanout=2)

    MacroCell: Name=\DOD:SPWM:Shift_Reg5:Net_976\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Mains_X2) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DOD:SPWM:Net_82\ * \DOD:SPWM:LD_RS\ * Heat_Output_EN
            + !\DOD:SPWM:LD_RS\ * \DOD:SPWM:Shift_Reg5:Net_966\ * 
              Heat_Output_EN
            + \DOD:SPWM:Shift_Reg5:Net_976\ * !Heat_Output_EN
        );
        Output = \DOD:SPWM:Shift_Reg5:Net_976\ (fanout=2)

    MacroCell: Name=\DOD:SPWM:Shift_Reg5:cy_dffe_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Mains_X2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \DOD:SPWM:Net_79\ * \DOD:SPWM:LD_RS\ * Heat_Output_EN
            + \DOD:SPWM:Shift_Reg5:cy_dffe_1\ * !Heat_Output_EN
        );
        Output = \DOD:SPWM:Shift_Reg5:cy_dffe_1\ (fanout=2)

    MacroCell: Name=\DSM_Sequencer:Net_938\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DSM_Sequencer:SOC_Delay:PWMUDB:control_7\ * 
              !\DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_eq\ * 
              !\DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_less\
        );
        Output = \DSM_Sequencer:Net_938\ (fanout=1)

    MacroCell: Name=\DSM_Sequencer:SOC_Delay:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \DSM_Sequencer:SOC_Delay:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\DSM_Sequencer:SOC_Delay:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_eq\ * 
              !\DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_less\
        );
        Output = \DSM_Sequencer:SOC_Delay:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\DSM_Sequencer:SOC_Delay:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \DSM_Sequencer:Net_900\ * 
              \DSM_Sequencer:SOC_Delay:PWMUDB:control_7\ * 
              !\DSM_Sequencer:SOC_Delay:PWMUDB:trig_last\
            + \DSM_Sequencer:SOC_Delay:PWMUDB:control_7\ * 
              \DSM_Sequencer:SOC_Delay:PWMUDB:runmode_enable\ * 
              !\DSM_Sequencer:SOC_Delay:PWMUDB:tc_i\
        );
        Output = \DSM_Sequencer:SOC_Delay:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\DSM_Sequencer:SOC_Delay:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DSM_Sequencer:SOC_Delay:PWMUDB:prevCompare1\ * 
              !\DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_eq\ * 
              !\DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_less\
        );
        Output = \DSM_Sequencer:SOC_Delay:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\DSM_Sequencer:SOC_Delay:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DSM_Sequencer:SOC_Delay:PWMUDB:final_kill_reg\
        );
        Output = \DSM_Sequencer:SOC_Delay:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\DSM_Sequencer:SOC_Delay:PWMUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DSM_Sequencer:Net_900\
        );
        Output = \DSM_Sequencer:SOC_Delay:PWMUDB:trig_last\ (fanout=1)

    MacroCell: Name=\IDAC:Net_123\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !IDAC_EN
        );
        Output = \IDAC:Net_123\ (fanout=1)

    MacroCell: Name=\Logic_Function_1:Timer_State_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !OutPuts_En * \Logic_Function_1:Timer_State_0\
            + OutPuts_En * !\Logic_Function_1:Timer_State_2\ * 
              !\Logic_Function_1:Timer_State_1\ * 
              !\Logic_Function_1:Timer_State_0\ * 
              \Logic_Function_1:Timer_Trig\
            + !\Logic_Function_1:Timer_State_2\ * 
              !\Logic_Function_1:Timer_State_1\ * 
              \Logic_Function_1:Timer_State_0\ * \Logic_Function_1:tc\
        );
        Output = \Logic_Function_1:Timer_State_0\ (fanout=5)

    MacroCell: Name=\Logic_Function_1:Timer_State_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              OutPuts_En * \Logic_Function_1:Timer_State_1\
        );
        Output = \Logic_Function_1:Timer_State_1\ (fanout=5)

    MacroCell: Name=\Logic_Function_1:Timer_State_2\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              OutPuts_En * \Logic_Function_1:Timer_State_2\
        );
        Output = \Logic_Function_1:Timer_State_2\ (fanout=5)

    MacroCell: Name=\Logic_Function_1:Timer_Trig\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              OutPuts_En * !BoardConfig_0 * BoardConfig_1 * !BoardConfig_2 * 
              !\Logic_Function_1:Timer_Trig_split\
            + OutPuts_En * \Logic_Function_1:Timer_Trig\ * 
              !\Logic_Function_1:Timer_Trig_split\
        );
        Output = \Logic_Function_1:Timer_Trig\ (fanout=4)

    MacroCell: Name=\Logic_Function_1:Timer_Trig_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Logic_Function_1:Timer_State_2\ * 
              !\Logic_Function_1:Timer_State_1\ * 
              \Logic_Function_1:Timer_State_0\ * !\Logic_Function_1:tc\
            + !\Logic_Function_1:Timer_Trig\ * GI_out_Bus_2 * DI_out_Bus_4 * 
              DI_out_Bus_5
            + !\Logic_Function_1:Timer_Trig\ * !DI_out_Bus_0 * !DI_out_Bus_1 * 
              !DI_out_Bus_2 * !DI_out_Bus_3
        );
        Output = \Logic_Function_1:Timer_Trig_split\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:byte_complete\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:byte_complete\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\ (fanout=2)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:count_0\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_tmp\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK0)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              mosi
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_tmp\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_to_dp\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIS:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:count_0\ * mosi
            + \SPIS:BSPIS:es3:SPISlave:count_3\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
            + \SPIS:BSPIS:es3:SPISlave:count_2\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
            + \SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
            + !\SPIS:BSPIS:es3:SPISlave:count_0\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_to_dp\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ * 
              !\SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:rx_status_4\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:tx_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:count_0\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:tx_load\ (fanout=3)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\ * 
              \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:tx_status_0\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=6)

    MacroCell: Name=miso, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !CS * \SPIS:BSPIS:es3:SPISlave:miso_from_dp\
        );
        Output = miso (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\CS_DAB_1:IsCurrent:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => CLK_10kHz ,
            cs_addr_2 => \CS_DAB_1:IsCurrent:PWMUDB:tc_i\ ,
            cs_addr_1 => \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\ ,
            chain_out => \CS_DAB_1:IsCurrent:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \CS_DAB_1:IsCurrent:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\CS_DAB_1:IsCurrent:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => CLK_10kHz ,
            cs_addr_2 => \CS_DAB_1:IsCurrent:PWMUDB:tc_i\ ,
            cs_addr_1 => \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\ ,
            ce0_comb => \CS_DAB_1:IsCurrent:PWMUDB:cmp1_eq\ ,
            cl0_comb => \CS_DAB_1:IsCurrent:PWMUDB:cmp1_less\ ,
            z0_comb => \CS_DAB_1:IsCurrent:PWMUDB:tc_i\ ,
            cl1_comb => \CS_DAB_1:IsCurrent:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \CS_DAB_1:IsCurrent:PWMUDB:status_3\ ,
            chain_in => \CS_DAB_1:IsCurrent:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \CS_DAB_1:IsCurrent:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\CS_DAB_1:X_CP_GlitchFilter:genblk2:Counter0:DP:u0\
        PORT MAP (
            clock => CLK_10kHz ,
            cs_addr_1 => \CS_DAB_1:X_CP\ ,
            cs_addr_0 => \CS_DAB_1:X_CP_filt\ ,
            z0_comb => \CS_DAB_1:X_CP_GlitchFilter:counter_done_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00001111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CS_DAB_2:IsCurrent:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => CLK_10kHz ,
            cs_addr_2 => \CS_DAB_2:IsCurrent:PWMUDB:tc_i\ ,
            cs_addr_1 => \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\ ,
            chain_out => \CS_DAB_2:IsCurrent:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \CS_DAB_2:IsCurrent:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\CS_DAB_2:IsCurrent:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => CLK_10kHz ,
            cs_addr_2 => \CS_DAB_2:IsCurrent:PWMUDB:tc_i\ ,
            cs_addr_1 => \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\ ,
            ce0_comb => \CS_DAB_2:IsCurrent:PWMUDB:cmp1_eq\ ,
            cl0_comb => \CS_DAB_2:IsCurrent:PWMUDB:cmp1_less\ ,
            z0_comb => \CS_DAB_2:IsCurrent:PWMUDB:tc_i\ ,
            cl1_comb => \CS_DAB_2:IsCurrent:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \CS_DAB_2:IsCurrent:PWMUDB:status_3\ ,
            chain_in => \CS_DAB_2:IsCurrent:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \CS_DAB_2:IsCurrent:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\CS_DAB_2:X_CP_GlitchFilter:genblk2:Counter0:DP:u0\
        PORT MAP (
            clock => CLK_10kHz ,
            cs_addr_1 => \CS_DAB_2:X_CP\ ,
            cs_addr_0 => \CS_DAB_2:X_CP_filt\ ,
            z0_comb => \CS_DAB_2:X_CP_GlitchFilter:counter_done_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00001111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\DOD:PrISM:sC16:PrISMdp:u0\
        PORT MAP (
            clock => Mains_X2 ,
            cs_addr_0 => __ONE__ ,
            chain_out => \DOD:PrISM:sC16:PrISMdp:carry\ ,
            clk_en => \DOD:PrISM:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111110000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\DOD:PrISM:enable_final_reg\)
        Next in chain : \DOD:PrISM:sC16:PrISMdp:u1\

    datapathcell: Name =\DOD:PrISM:sC16:PrISMdp:u1\
        PORT MAP (
            clock => Mains_X2 ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \DOD:PrISM:ce0\ ,
            cl0_comb => \DOD:PrISM:cl0\ ,
            ce1_comb => \DOD:PrISM:ce1\ ,
            cl1_comb => \DOD:PrISM:cl1\ ,
            chain_in => \DOD:PrISM:sC16:PrISMdp:carry\ ,
            clk_en => \DOD:PrISM:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001100000000111101110000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\DOD:PrISM:enable_final_reg\)
        Previous in chain : \DOD:PrISM:sC16:PrISMdp:u0\

    datapathcell: Name =\DSM_Sequencer:SOC_Delay:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => CLK_4MHz ,
            cs_addr_2 => \DSM_Sequencer:SOC_Delay:PWMUDB:tc_i\ ,
            cs_addr_1 => \DSM_Sequencer:SOC_Delay:PWMUDB:runmode_enable\ ,
            ce0_comb => \DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_eq\ ,
            cl0_comb => \DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_less\ ,
            z0_comb => \DSM_Sequencer:SOC_Delay:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \DSM_Sequencer:SOC_Delay:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Logic_Function_1:Timer8:u0\
        PORT MAP (
            clock => CLK_10kHz ,
            cs_addr_2 => \Logic_Function_1:Timer_State_2\ ,
            cs_addr_1 => \Logic_Function_1:Timer_State_1\ ,
            cs_addr_0 => \Logic_Function_1:Timer_State_0\ ,
            z0_comb => \Logic_Function_1:tc\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00001010"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIS:BSPIS:es3:SPISlave:sR8:Dp:u0\
        PORT MAP (
            clock => CLK0 ,
            cs_addr_2 => Net_4333 ,
            cs_addr_0 => \SPIS:BSPIS:es3:SPISlave:tx_load\ ,
            route_si => \SPIS:BSPIS:es3:SPISlave:mosi_to_dp\ ,
            f1_load => \SPIS:BSPIS:es3:SPISlave:tx_load\ ,
            so_comb => \SPIS:BSPIS:es3:SPISlave:miso_from_dp\ ,
            f0_bus_stat_comb => \SPIS:BSPIS:es3:SPISlave:tx_status_1\ ,
            f0_blk_stat_comb => \SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
            f1_bus_stat_comb => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ ,
            f1_blk_stat_comb => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True

    datapathcell: Name =\SignalShifter:genblk2:Counter0:DP:u0\
        PORT MAP (
            clock => CLK_10kHz ,
            cs_addr_1 => Sync_Heat_Cmd ,
            cs_addr_0 => Net_22674 ,
            z0_comb => \SignalShifter:counter_done_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00001000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\CS_DAB_1:IsCurrent:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => CLK_10kHz ,
            status_5 => \CS_DAB_1:IsCurrent:PWMUDB:status_5\ ,
            status_3 => \CS_DAB_1:IsCurrent:PWMUDB:status_3\ ,
            status_2 => \CS_DAB_1:IsCurrent:PWMUDB:tc_i\ ,
            status_1 => \CS_DAB_1:IsCurrent:PWMUDB:status_1\ ,
            status_0 => \CS_DAB_1:IsCurrent:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\CS_DAB_2:IsCurrent:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => CLK_10kHz ,
            status_5 => \CS_DAB_1:IsCurrent:PWMUDB:status_5\ ,
            status_3 => \CS_DAB_2:IsCurrent:PWMUDB:status_3\ ,
            status_2 => \CS_DAB_2:IsCurrent:PWMUDB:tc_i\ ,
            status_1 => \CS_DAB_2:IsCurrent:PWMUDB:status_1\ ,
            status_0 => \CS_DAB_2:IsCurrent:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\DSM_Sequencer:SOC_Delay:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => CLK_4MHz ,
            status_5 => \DSM_Sequencer:SOC_Delay:PWMUDB:status_5\ ,
            status_3 => \DSM_Sequencer:SOC_Delay:PWMUDB:status_3\ ,
            status_2 => \DSM_Sequencer:SOC_Delay:PWMUDB:tc_i\ ,
            status_0 => \DSM_Sequencer:SOC_Delay:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS:BSPIS:es3:SPISlave:RxStsReg\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            status_6 => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ ,
            status_5 => \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\ ,
            status_4 => \SPIS:BSPIS:es3:SPISlave:rx_status_4\ ,
            status_3 => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ ,
            interrupt => Rx_Intrpt );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS:BSPIS:es3:SPISlave:TxStsReg\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            status_6 => \SPIS:BSPIS:es3:SPISlave:byte_complete\ ,
            status_2 => \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ ,
            status_1 => \SPIS:BSPIS:es3:SPISlave:tx_status_1\ ,
            status_0 => \SPIS:BSPIS:es3:SPISlave:tx_status_0\ ,
            interrupt => Tx_Intrpt );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Digital_input_1(0)_SYNC
        PORT MAP (
            in => DI_in_Bus_0 ,
            out => DI_in_Bus_0_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Digital_input_2(0)_SYNC
        PORT MAP (
            in => DI_in_Bus_1 ,
            out => DI_in_Bus_1_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Digital_input_3(0)_SYNC
        PORT MAP (
            in => DI_in_Bus_2 ,
            out => DI_in_Bus_2_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Digital_input_4(0)_SYNC
        PORT MAP (
            in => DI_in_Bus_3 ,
            out => DI_in_Bus_3_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Digital_input_5(0)_SYNC
        PORT MAP (
            in => DI_in_Bus_4 ,
            out => DI_in_Bus_4_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Digital_input_6(0)_SYNC
        PORT MAP (
            in => DI_in_Bus_5 ,
            out => DI_in_Bus_5_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Global_input_1(0)_SYNC
        PORT MAP (
            in => GI_in_Bus_0 ,
            out => GI_in_Bus_0_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Global_input_2(0)_SYNC
        PORT MAP (
            in => GI_in_Bus_1 ,
            out => GI_in_Bus_1_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Global_input_3(0)_SYNC
        PORT MAP (
            in => GI_in_Bus_2 ,
            out => GI_in_Bus_2_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Global_input_4(0)_SYNC
        PORT MAP (
            in => GI_in_Bus_3 ,
            out => GI_in_Bus_3_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Global_input_5(0)_SYNC
        PORT MAP (
            in => GI_in_Bus_4 ,
            out => GI_in_Bus_4_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Global_input_6(0)_SYNC
        PORT MAP (
            in => GI_in_Bus_5 ,
            out => GI_in_Bus_5_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\DSM_Sequencer:Sync1:genblk1[0]:INST\
        PORT MAP (
            clock => CLK_4MHz ,
            in => DSM_EOC ,
            out => \DSM_Sequencer:Net_900\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\EOS1_Sync:genblk1[0]:INST\
        PORT MAP (
            clock => CLK_4MHz ,
            in => EOS1 ,
            out => Net_20932 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\EOS2_Sync:genblk1[0]:INST\
        PORT MAP (
            clock => CLK_4MHz ,
            in => EOS2 ,
            out => Net_18323 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Heat_Control:genblk1[0]:INST\
        PORT MAP (
            clock => CLK_10kHz ,
            in => Net_22824 ,
            out => Sync_Heat_Cmd );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_1\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:es3:SPISlave:tx_load\ ,
            out => \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_2\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
            out => \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_3\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\ ,
            out => \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_4\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ ,
            out => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_Rx:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Rx_Intrpt ,
            out => SyncRxIntrpt );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =safety_feedback(0)_SYNC
        PORT MAP (
            in => Net_10153 ,
            out => Net_10153_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Board_Type_Sel_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Board_Type_Sel_Reg:control_7\ ,
            control_6 => \Board_Type_Sel_Reg:control_6\ ,
            control_5 => \Board_Type_Sel_Reg:control_5\ ,
            control_4 => \Board_Type_Sel_Reg:control_4\ ,
            control_3 => \Board_Type_Sel_Reg:control_3\ ,
            control_2 => BoardConfig_2 ,
            control_1 => BoardConfig_1 ,
            control_0 => BoardConfig_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\CS_DAB_1:IsCurrent:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => CLK_10kHz ,
            control_7 => \CS_DAB_1:IsCurrent:PWMUDB:control_7\ ,
            control_6 => \CS_DAB_1:IsCurrent:PWMUDB:control_6\ ,
            control_5 => \CS_DAB_1:IsCurrent:PWMUDB:control_5\ ,
            control_4 => \CS_DAB_1:IsCurrent:PWMUDB:control_4\ ,
            control_3 => \CS_DAB_1:IsCurrent:PWMUDB:control_3\ ,
            control_2 => \CS_DAB_1:IsCurrent:PWMUDB:control_2\ ,
            control_1 => \CS_DAB_1:IsCurrent:PWMUDB:control_1\ ,
            control_0 => \CS_DAB_1:IsCurrent:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\CS_DAB_2:IsCurrent:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => CLK_10kHz ,
            control_7 => \CS_DAB_2:IsCurrent:PWMUDB:control_7\ ,
            control_6 => \CS_DAB_2:IsCurrent:PWMUDB:control_6\ ,
            control_5 => \CS_DAB_2:IsCurrent:PWMUDB:control_5\ ,
            control_4 => \CS_DAB_2:IsCurrent:PWMUDB:control_4\ ,
            control_3 => \CS_DAB_2:IsCurrent:PWMUDB:control_3\ ,
            control_2 => \CS_DAB_2:IsCurrent:PWMUDB:control_2\ ,
            control_1 => \CS_DAB_2:IsCurrent:PWMUDB:control_1\ ,
            control_0 => \CS_DAB_2:IsCurrent:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\DOD:Control_Reg:Sync:ctrl_reg\
        PORT MAP (
            clock => CLK_10kHz ,
            control_7 => \DOD:Control_Reg:control_7\ ,
            control_6 => \DOD:SlowPWM1Select\ ,
            control_5 => \DOD:Kill_HB_PWM2\ ,
            control_4 => \DOD:Kill_HB_PWM1\ ,
            control_3 => \DOD:Kill_PWM2\ ,
            control_2 => \DOD:Kill_PWM1\ ,
            control_1 => \DOD:SlowPWM2\ ,
            control_0 => \DOD:SlowPWM1\ );
        Properties:
        {
            cy_ctrl_mode_0 = "01111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00111100"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\DOD:SPWM:ParallelLoad:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \DOD:SPWM:ParallelLoad:control_7\ ,
            control_6 => \DOD:SPWM:ParallelLoad:control_6\ ,
            control_5 => \DOD:SPWM:ParallelLoad:control_5\ ,
            control_4 => \DOD:SPWM:Net_83\ ,
            control_3 => \DOD:SPWM:Net_82\ ,
            control_2 => \DOD:SPWM:Net_81\ ,
            control_1 => \DOD:SPWM:Net_80\ ,
            control_0 => \DOD:SPWM:Net_79\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DSM_Sequencer:SOC_Delay:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => CLK_4MHz ,
            control_7 => \DSM_Sequencer:SOC_Delay:PWMUDB:control_7\ ,
            control_6 => \DSM_Sequencer:SOC_Delay:PWMUDB:control_6\ ,
            control_5 => \DSM_Sequencer:SOC_Delay:PWMUDB:control_5\ ,
            control_4 => \DSM_Sequencer:SOC_Delay:PWMUDB:control_4\ ,
            control_3 => \DSM_Sequencer:SOC_Delay:PWMUDB:control_3\ ,
            control_2 => \DSM_Sequencer:SOC_Delay:PWMUDB:control_2\ ,
            control_1 => \DSM_Sequencer:SOC_Delay:PWMUDB:control_1\ ,
            control_0 => \DSM_Sequencer:SOC_Delay:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\System_Control_Reg:Sync:ctrl_reg\
        PORT MAP (
            clock => CLK_10kHz ,
            control_7 => CS_Cal ,
            control_6 => Heat_Output_EN ,
            control_5 => \System_Control_Reg:control_5\ ,
            control_4 => SAR2_EN ,
            control_3 => SAR1_EN ,
            control_2 => DSM_SEQ_EN ,
            control_1 => OutPuts_SoftEn ,
            control_0 => Relay_TurnON );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIS:BSPIS:es3:SPISlave:BitCounter\
        PORT MAP (
            clock => CLK0 ,
            reset => CS ,
            enable => Net_4333 ,
            count_6 => \SPIS:BSPIS:es3:SPISlave:count_6\ ,
            count_5 => \SPIS:BSPIS:es3:SPISlave:count_5\ ,
            count_4 => \SPIS:BSPIS:es3:SPISlave:count_4\ ,
            count_3 => \SPIS:BSPIS:es3:SPISlave:count_3\ ,
            count_2 => \SPIS:BSPIS:es3:SPISlave:count_2\ ,
            count_1 => \SPIS:BSPIS:es3:SPISlave:count_1\ ,
            count_0 => \SPIS:BSPIS:es3:SPISlave:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_RX_S
        PORT MAP (
            dmareq => SyncRxIntrpt ,
            termin => zero ,
            termout => Rx_Data_Done );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =DMA_TX_S
        PORT MAP (
            dmareq => Tx_Intrpt ,
            termin => zero ,
            termout => Tx_Data_done );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =DSM_DMA
        PORT MAP (
            dmareq => DSM_EOC ,
            termin => zero ,
            termout => Net_7018 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =SAR1_AnlgIn_DMA
        PORT MAP (
            dmareq => Net_5709 ,
            termin => zero ,
            termout => Net_12336 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =SAR2_IDs_DMA
        PORT MAP (
            dmareq => Net_8026 ,
            termin => zero ,
            termout => Net_12333 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\CS_DAB_1:Main_DMA\
        PORT MAP (
            dmareq => SAR2_CH1 ,
            termin => zero ,
            termout => \CS_DAB_1:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\CS_DAB_1:Peak_DMA\
        PORT MAP (
            dmareq => \CS_DAB_1:Net_954\ ,
            termin => zero ,
            termout => \CS_DAB_1:Net_892\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\CS_DAB_1:Store_Peak_DMA\
        PORT MAP (
            dmareq => \CS_DAB_1:Net_892\ ,
            termin => zero ,
            termout => \CS_DAB_1:Net_931\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\CS_DAB_1:Store_Zero_DMA\
        PORT MAP (
            dmareq => \CS_DAB_1:Net_906\ ,
            termin => zero ,
            termout => \CS_DAB_1:Net_962\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\CS_DAB_1:Zero_DMA\
        PORT MAP (
            dmareq => \CS_DAB_1:Net_1045\ ,
            termin => zero ,
            termout => \CS_DAB_1:Net_906\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\CS_DAB_2:Main_DMA\
        PORT MAP (
            dmareq => SAR2_CH2 ,
            termin => zero ,
            termout => \CS_DAB_2:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\CS_DAB_2:Peak_DMA\
        PORT MAP (
            dmareq => \CS_DAB_2:Net_954\ ,
            termin => zero ,
            termout => \CS_DAB_2:Net_892\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\CS_DAB_2:Store_Peak_DMA\
        PORT MAP (
            dmareq => \CS_DAB_2:Net_892\ ,
            termin => zero ,
            termout => \CS_DAB_2:Net_931\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\CS_DAB_2:Store_Zero_DMA\
        PORT MAP (
            dmareq => \CS_DAB_2:Net_906\ ,
            termin => zero ,
            termout => \CS_DAB_2:Net_962\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\CS_DAB_2:Zero_DMA\
        PORT MAP (
            dmareq => \CS_DAB_2:Net_1045\ ,
            termin => zero ,
            termout => \CS_DAB_2:Net_906\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Heat_Counter_isr
        PORT MAP (
            interrupt => Net_22674 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =ISR_DSM_DMA
        PORT MAP (
            interrupt => Net_7018 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_SAR1_AnlgIn_DMA
        PORT MAP (
            interrupt => Net_12336 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =ISR_SAR2_IDs_DMA
        PORT MAP (
            interrupt => Net_12333 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\CS_DAB_1:P_isr\
        PORT MAP (
            interrupt => \CS_DAB_1:Net_931\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\CS_DAB_1:Z_isr\
        PORT MAP (
            interrupt => \CS_DAB_1:Net_962\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\CS_DAB_2:P_isr\
        PORT MAP (
            interrupt => \CS_DAB_2:Net_931\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\CS_DAB_2:Z_isr\
        PORT MAP (
            interrupt => \CS_DAB_2:Net_962\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\DOD:SPWM:isr_Load\
        PORT MAP (
            interrupt => \DOD:SPWM:LD_RS\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\DSM:IRQ\
        PORT MAP (
            interrupt => DSM_EOC );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\SAR1:IRQ\
        PORT MAP (
            interrupt => Net_5709 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\SAR2:IRQ\
        PORT MAP (
            interrupt => EOC2 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_LogicFunc
        PORT MAP (
            interrupt => Logic_Func_interrupt );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_SPIS_Rx
        PORT MAP (
            interrupt => Rx_Data_Done );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_Safety_Relay
        PORT MAP (
            interrupt => Net_18598 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_Timer
        PORT MAP (
            interrupt => CLK_1kHz_local );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    8 :    0 :    8 : 100.00%
Analog clock dividers         :    3 :    1 :    4 :  75.00%
Pins                          :   68 :    4 :   72 :  94.44%
UDB Macrocells                :  145 :   47 :  192 :  75.52%
UDB Unique Pterms             :  222 :  162 :  384 :  57.81%
UDB Total Pterms              :  225 :      :      : 
UDB Datapath Cells            :   12 :   12 :   24 :  50.00%
UDB Status Cells              :   11 :   13 :   24 :  45.83%
            StatusI Registers :    5 
                   Sync Cells :   22 (in 6 status cells)
UDB Control Cells             :    8 :   16 :   24 :  33.33%
            Control Registers :    7 
                 Count7 Cells :    1 
DMA Channels                  :   15 :    9 :   24 :  62.50%
Interrupts                    :   16 :   16 :   32 :  50.00%
DSM Fixed Blocks              :    1 :    0 :    1 : 100.00%
VIDAC Fixed Blocks            :    4 :    0 :    4 : 100.00%
SC Fixed Blocks               :    2 :    2 :    4 :  50.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    2 :    2 :    4 :  50.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
Decimator Fixed Blocks        :    1 :    0 :    1 : 100.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    4 :    0 :    4 : 100.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    2 :    0 :    2 : 100.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.429ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.537ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(2)][IoId=(6)] : Bridge_H_S_out_CH1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Bridge_H_S_out_CH2(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Bridge_L_S_out_CH1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Bridge_L_S_out_CH2(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Bridge_current_FB_CH1(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Bridge_current_FB_CH2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Current_Sensor_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Current_Sensor_2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : DAC_for_4_20mA_1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : DAC_for_4_20mA_2(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : Debug_Pin(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Diagnostic_feedback_CH1_2(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Diagnostic_feedback_CH3_4(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Digital_input_1(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Digital_input_2(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : Digital_input_3(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : Digital_input_4(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Digital_input_5(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : Digital_input_6(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Digital_out_0_5A_CH1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Digital_out_0_5A_CH2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Digital_out_0_5A_CH3(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Digital_out_0_5A_CH4(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Direct_PSOC_to_micro_1(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Direct_PSOC_to_micro_2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : GREEN_LED(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Global_input_1(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Global_input_2(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : Global_input_3(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : Global_input_4(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Global_input_5(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Global_input_6(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : I4_20mA_input_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : I4_20mA_input_2(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Input_connector_ID_1(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Input_connector_ID_2(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : PSOC_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : PSOC_TX(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : PT1_ADC_IN_N(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : PT1_ADC_IN_P(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : PT1_current_out(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : PT2_ADC_IN_N(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : PT2_ADC_IN_P(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : PT2_current_out(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : PT3_ADC_IN_N(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : PT3_ADC_IN_P(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : PT3_current_out(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : PT4_ADC_IN_N(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : PT4_ADC_IN_P(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : PT4_current_out(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : PT_cal_ADC_IN_N(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : PT_cal_ADC_IN_P(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : PT_cal_current_out(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : RED_LED(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : SPI_MISO(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : SPI_MOSI(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : SPI_SCLK(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : SPI_chip_select(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : SSR_Thermistor(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Safety_Relay(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : ZERO_CROSS_1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : ZERO_CROSS_2(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : ZERO_CROSS_3(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : \DSM:Bypass_P32(0)\ (fixed, DSM-ExtVrefR)
IO_1@[IOP=(3)][IoId=(1)] : output_connector_ID(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : safety_feedback(0) (fixed)
OpAmp[1]@[FFB(OpAmp,1)] : \VDAC2_Flwr:ABuf\ (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \VDAC1_Flwr:ABuf\ (fixed)
DSM[0]@[FFB(DSM,0)] : \DSM:DSM\ (fixed, DSM-ExtVrefR)
VIDAC[3]@[FFB(VIDAC,3)] : \IDAC:viDAC8\
SAR[0]@[FFB(SAR,0)] : \SAR1:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \SAR1:vRef_Vdda_1\
SC[2]@[FFB(SC,2)] : \SAR1_Flwr:SC\
SAR[1]@[FFB(SAR,1)] : \SAR2:ADC_SAR\
SC[3]@[FFB(SC,3)] : \SAR2_Flwr:SC\
VIDAC[1]@[FFB(VIDAC,1)] : \Task_Indctr_VDAC:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC1:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC2:viDAC8\
Info: apr.M0064: The signal 'Net_12041' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_9488' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_9487' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_531' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_187' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_2415' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_9490' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_9489' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_7033' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_7034' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_9443' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_9483' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_9444' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_3272' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_9484' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_21205' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_21203' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_18903' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_12341' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_7718' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_18745' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_17383' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_17360' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_17379' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Info: apr.M0064: The signal 'Net_12236' is one of the input signals of an 'AmuxHw component'. It is a constraint for analog routing. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 31% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 51% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 89% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(2)][IoId=(6)] : Bridge_H_S_out_CH1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Bridge_H_S_out_CH2(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Bridge_L_S_out_CH1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Bridge_L_S_out_CH2(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Bridge_current_FB_CH1(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Bridge_current_FB_CH2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Current_Sensor_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Current_Sensor_2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : DAC_for_4_20mA_1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : DAC_for_4_20mA_2(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : Debug_Pin(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Diagnostic_feedback_CH1_2(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Diagnostic_feedback_CH3_4(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Digital_input_1(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Digital_input_2(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : Digital_input_3(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : Digital_input_4(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Digital_input_5(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : Digital_input_6(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Digital_out_0_5A_CH1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Digital_out_0_5A_CH2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Digital_out_0_5A_CH3(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Digital_out_0_5A_CH4(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Direct_PSOC_to_micro_1(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Direct_PSOC_to_micro_2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : GREEN_LED(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Global_input_1(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Global_input_2(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : Global_input_3(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : Global_input_4(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Global_input_5(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Global_input_6(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : I4_20mA_input_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : I4_20mA_input_2(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Input_connector_ID_1(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Input_connector_ID_2(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : PSOC_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : PSOC_TX(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : PT1_ADC_IN_N(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : PT1_ADC_IN_P(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : PT1_current_out(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : PT2_ADC_IN_N(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : PT2_ADC_IN_P(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : PT2_current_out(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : PT3_ADC_IN_N(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : PT3_ADC_IN_P(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : PT3_current_out(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : PT4_ADC_IN_N(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : PT4_ADC_IN_P(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : PT4_current_out(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : PT_cal_ADC_IN_N(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : PT_cal_ADC_IN_P(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : PT_cal_current_out(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : RED_LED(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : SPI_MISO(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : SPI_MOSI(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : SPI_SCLK(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : SPI_chip_select(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : SSR_Thermistor(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Safety_Relay(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : ZERO_CROSS_1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : ZERO_CROSS_2(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : ZERO_CROSS_3(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : \DSM:Bypass_P32(0)\ (fixed, DSM-ExtVrefR)
IO_1@[IOP=(3)][IoId=(1)] : output_connector_ID(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : safety_feedback(0) (fixed)
OpAmp[1]@[FFB(OpAmp,1)] : \VDAC2_Flwr:ABuf\ (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \VDAC1_Flwr:ABuf\ (fixed)
DSM[0]@[FFB(DSM,0)] : \DSM:DSM\ (fixed, DSM-ExtVrefR)
VIDAC[2]@[FFB(VIDAC,2)] : \IDAC:viDAC8\
SAR[0]@[FFB(SAR,0)] : \SAR1:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \SAR1:vRef_Vdda_1\
SC[2]@[FFB(SC,2)] : \SAR1_Flwr:SC\
SAR[1]@[FFB(SAR,1)] : \SAR2:ADC_SAR\
SC[3]@[FFB(SC,3)] : \SAR2_Flwr:SC\
VIDAC[0]@[FFB(VIDAC,0)] : \Task_Indctr_VDAC:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC1:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC2:viDAC8\

Analog Placement phase: Elapsed time ==> 6s.143ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_21975" overuses wire "AGL[6]"
Net "Net_18607" overuses wire "sc3 out Wire"
Net "AmuxEye::DSM_AMuxHw_CYAMUXSIDE_A" overuses wire "AGL[6]"
Net "AmuxEye::DSM_AMuxHw_CYAMUXSIDE_A" overuses wire "AGL[6]"
Net "AmuxEye::DSM_AMuxHw_CYAMUXSIDE_A" overuses wire "AGL[6]"
Net "AmuxEye::DSM_AMuxHw_CYAMUXSIDE_A" overuses wire "AGL[6]"
Net "AmuxEye::DSM_AMuxHw_CYAMUXSIDE_A" overuses wire "AGL[6]"
Net "AmuxEye::DSM_AMuxHw_CYAMUXSIDE_B" overuses wire "AGR[7]"
Net "AmuxEye::IDAC_AMuxHw" overuses wire "AGR[5]"
Net "AmuxEye::SAR1_AMuxHw" overuses wire "sc3 out Wire"
Net "AmuxEye::SAR1_AMuxHw" overuses wire "AGR[4]"
Net "AmuxEye::SAR1_AMuxHw" overuses wire "AGR[4]"
Net "AmuxEye::SAR1_AMuxHw" overuses wire "AGR[4]"
Net "AmuxEye::SAR2_AMuxHw" overuses wire "AGR[4]"
Net "AmuxEye::SAR2_AMuxHw" overuses wire "AGR[7]"
Net "AmuxEye::SAR2_AMuxHw" overuses wire "AGR[5]"
Net "AmuxEye::SAR2_AMuxHw" overuses wire "AGR[5]"
Net "AmuxEye::SAR2_AMuxHw" overuses wire "AGR[7]"
Net "Net_21975" overuses wire "AGL[4]"
Net "Net_18607" overuses wire "sc3 out Wire"
Net "AmuxEye::DSM_AMuxHw_CYAMUXSIDE_B" overuses wire "AGR[7]"
Net "AmuxEye::IDAC_AMuxHw" overuses wire "AGR[5]"
Net "AmuxEye::SAR1_AMuxHw" overuses wire "sc3 out Wire"
Net "AmuxEye::SAR1_AMuxHw" overuses wire "AGR[4]"
Net "AmuxEye::SAR1_AMuxHw" overuses wire "AGL[4]"
Net "AmuxEye::SAR1_AMuxHw" overuses wire "AGR[4]"
Net "AmuxEye::SAR1_AMuxHw" overuses wire "AGL[4]"
Net "AmuxEye::SAR1_AMuxHw" overuses wire "AGL[4]"
Net "AmuxEye::SAR2_AMuxHw" overuses wire "AGR[5]"
Net "AmuxEye::SAR2_AMuxHw" overuses wire "AGR[7]"
Net "AmuxEye::SAR2_AMuxHw" overuses wire "AGR[4]"
Net "AmuxEye::SAR2_AMuxHw" overuses wire "AGR[7]"
Net "AmuxEye::SAR2_AMuxHw" overuses wire "AGR[5]"
Net "AmuxEye::DSM_AMuxHw_CYAMUXSIDE_B" overuses wire "AGR[7]"
Net "AmuxEye::IDAC_AMuxHw" overuses wire "AGR[5]"
Net "AmuxEye::SAR1_AMuxHw" overuses wire "AGR[4]"
Net "AmuxEye::SAR1_AMuxHw" overuses wire "AGR[4]"
Net "AmuxEye::SAR2_AMuxHw" overuses wire "AGR[7]"
Net "AmuxEye::SAR2_AMuxHw" overuses wire "AGR[5]"
Net "AmuxEye::SAR2_AMuxHw" overuses wire "AGR[4]"
Net "AmuxEye::SAR2_AMuxHw" overuses wire "AGR[5]"
Net "AmuxEye::SAR2_AMuxHw" overuses wire "AGR[7]"
Net "Net_14846" overuses wire "amuxbusR"
Net "AmuxEye::SAR2_AMuxHw" overuses wire "amuxbusR"
Net "AmuxEye::SAR2_AMuxHw" overuses wire "amuxbusR"
Net "AmuxEye::SAR2_AMuxHw" overuses wire "amuxbusR"
Net "AmuxEye::SAR2_AMuxHw" overuses wire "amuxbusR"
Net "AmuxEye::SAR2_AMuxHw" overuses wire "amuxbusR"
Net "Net_14846" overuses wire "dsm0- Wire"
Net "AmuxEye::DSM_AMuxHw_CYAMUXSIDE_B" overuses wire "dsm0- Wire"
Net "Net_14846" overuses wire "SAR vplus wire R"
Net "Net_18607" overuses wire "SAR vplus wire R"
Net "Net_14846" overuses wire "dsm0+ Wire"
Net "AmuxEye::DSM_AMuxHw_CYAMUXSIDE_A" overuses wire "dsm0+ Wire"
Net "Net_14846" overuses wire "SAR vplus wire L"
Net "Net_21975" overuses wire "SAR vplus wire L"
Net "Net_14846" overuses wire "dsm0+ Wire"
Net "AmuxEye::DSM_AMuxHw_CYAMUXSIDE_A" overuses wire "dsm0+ Wire"
Net "Net_14846" overuses wire "dsm0- Wire"
Net "AmuxEye::DSM_AMuxHw_CYAMUXSIDE_B" overuses wire "dsm0- Wire"
Net "Net_14846" overuses wire "SAR vplus wire R"
Net "Net_18607" overuses wire "SAR vplus wire R"
Net "Net_14846" overuses wire "SAR vplus wire L"
Net "Net_21975" overuses wire "SAR vplus wire L"
Net "Net_14846" overuses wire "sc2 out Wire"
Net "Net_14846" overuses wire "sc3 Vin Wire"
Net "Net_21975" overuses wire "sc2 out Wire"
Net "AmuxEye::SAR2_AMuxHw" overuses wire "sc3 Vin Wire"
Analog Routing phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_6258 {
    dsm_0_vplus
  }
  Net: Net_12041 {
    p15_2
  }
  Net: Net_9488 {
    p4_6
  }
  Net: Net_9487 {
    p4_2
  }
  Net: Net_531 {
    p0_6
  }
  Net: Net_187 {
    p0_2
  }
  Net: \DSM:Net_520\ {
    dsm_0_vminus
  }
  Net: Net_2415 {
    p15_3
  }
  Net: Net_9490 {
    p4_7
  }
  Net: Net_9489 {
    p4_3
  }
  Net: Net_7033 {
    p0_7
  }
  Net: Net_7034 {
    p0_3
  }
  Net: Net_7045 {
    vidac_2_iout
  }
  Net: Net_9443 {
    p3_5
  }
  Net: Net_9483 {
    p4_5
  }
  Net: Net_9444 {
    p0_5
  }
  Net: Net_3272 {
    p0_1
  }
  Net: Net_9484 {
    p4_1
  }
  Net: Net_21963 {
    sc_2_vin
  }
  Net: Net_21205 {
    p4_0
  }
  Net: Net_21203 {
    p0_4
  }
  Net: Net_18903 {
    p4_4
  }
  Net: Net_12341 {
    p3_4
  }
  Net: Net_7718 {
    p3_0
  }
  Net: Net_21122 {
    sc_3_vin
  }
  Net: Net_18745 {
    p3_3
  }
  Net: Net_17383 {
    p3_7
  }
  Net: Net_17360 {
    p15_1
  }
  Net: Net_17379 {
    p15_0
  }
  Net: Net_12236 {
    p3_1
  }
  Net: \VDAC1_Flwr:Net_29\ {
    p0_0
    opamp_2_vminus_x_p0_0
    opamp_2_vminus
  }
  Net: \VDAC2_Flwr:Net_29\ {
    p3_6
    opamp_1_vminus_x_p3_6
    opamp_1_vminus
  }
  Net: Net_14846 {
    vidac_0_vout
    agl1_x_vidac_0_vout
    agl1
    agl1_x_agr1
    agr1
    agr1_x_comp_3_vplus
    comp_3_vplus
    agr3_x_comp_3_vplus
    agr3
    agr3_x_p1_3
    p1_3
  }
  Net: \DSM:Net_41\ {
    p3_2_exvref
    p3_2
  }
  Net: \DSM:Net_573\ {
  }
  Net: \DSM:Net_109\ {
  }
  Net: \DSM:Net_677\ {
  }
  Net: \IDAC:Net_124\ {
  }
  Net: Net_21975 {
    sc_2_vout
    agl2_x_sc_2_vout
    agl2
    agl2_x_sar_0_vplus
    sar_0_vplus
  }
  Net: \SAR1:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \SAR1:Net_215\ {
  }
  Net: \SAR1:Net_248\ {
    sar_1_vref
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: \SAR1_Flwr:Net_105\ {
  }
  Net: Net_18607 {
    sc_3_vout
    agr0_x_sc_3_vout
    agr0
    agr0_x_sar_1_vplus
    sar_1_vplus
  }
  Net: \SAR2:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \SAR2:Net_215\ {
  }
  Net: \SAR2_Flwr:Net_105\ {
  }
  Net: \Task_Indctr_VDAC:Net_77\ {
  }
  Net: Net_11810 {
    opamp_2_vplus
    abusl1_x_opamp_2_vplus
    abusl1
    abusl1_x_abusr1
    abusr1
    abusr1_x_vidac_1_vout
    vidac_1_vout
  }
  Net: \VDAC1:Net_77\ {
  }
  Net: Net_4323 {
    opamp_1_vplus
    abusr0_x_opamp_1_vplus
    abusr0
    abusr0_x_vidac_3_vout
    vidac_3_vout
  }
  Net: \VDAC2:Net_77\ {
  }
  Net: AmuxNet::DSM_AMuxHw_CYAMUXSIDE_A {
    dsm_0_vplus
    agl6_x_dsm_0_vplus
    agl6
    agl6_x_agr6
    agr6
    agr6_x_p15_2
    agl6_x_p0_2
    agl6_x_p0_6
    agl6_x_p4_2
    agl6_x_p4_6
    p15_2
    p0_2
    p0_6
    p4_2
    p4_6
  }
  Net: AmuxNet::DSM_AMuxHw_CYAMUXSIDE_B {
    dsm_0_vminus
    agl7_x_dsm_0_vminus
    agl7
    agl7_x_agr7
    agr7
    agr7_x_p15_3
    agl7_x_p0_3
    agl7_x_p4_3
    agl7_x_p0_7
    agl7_x_p4_7
    p15_3
    p0_3
    p4_3
    p0_7
    p4_7
  }
  Net: AmuxNet::IDAC_AMuxHw {
    vidac_2_iout
    agl5_x_vidac_2_iout
    agl5
    agl5_x_agr5
    agr5
    agr5_x_p3_5
    agl5_x_p0_5
    agl5_x_p4_1
    agl5_x_p0_1
    agl5_x_p4_5
    p3_5
    p0_5
    p4_1
    p0_1
    p4_5
  }
  Net: AmuxNet::SAR1_AMuxHw {
    sc_2_vin
    agl4_x_sc_2_vin
    agl4
    agl4_x_agr4
    agr4
    agr4_x_p3_0
    agr4_x_p3_4
    agl4_x_p4_4
    agl4_x_p4_0
    agl4_x_p0_4
    p3_0
    p3_4
    p4_4
    p4_0
    p0_4
  }
  Net: AmuxNet::SAR2_AMuxHw {
    sc_3_vin
    amuxbusr_x_sc_3_vin
    amuxbusr
    amuxbusr_x_p3_7
    amuxbusr_x_p15_0
    amuxbusr_x_p3_1
    amuxbusr_x_p15_1
    amuxbusr_x_p3_3
    p3_7
    p15_0
    p3_1
    p15_1
    p3_3
  }
}
Map of item to net {
  p0_0                                             -> \VDAC1_Flwr:Net_29\
  opamp_2_vminus_x_p0_0                            -> \VDAC1_Flwr:Net_29\
  opamp_2_vminus                                   -> \VDAC1_Flwr:Net_29\
  p3_6                                             -> \VDAC2_Flwr:Net_29\
  opamp_1_vminus_x_p3_6                            -> \VDAC2_Flwr:Net_29\
  opamp_1_vminus                                   -> \VDAC2_Flwr:Net_29\
  vidac_0_vout                                     -> Net_14846
  agl1_x_vidac_0_vout                              -> Net_14846
  agl1                                             -> Net_14846
  agl1_x_agr1                                      -> Net_14846
  agr1                                             -> Net_14846
  agr1_x_comp_3_vplus                              -> Net_14846
  comp_3_vplus                                     -> Net_14846
  agr3_x_comp_3_vplus                              -> Net_14846
  agr3                                             -> Net_14846
  agr3_x_p1_3                                      -> Net_14846
  p1_3                                             -> Net_14846
  p3_2_exvref                                      -> \DSM:Net_41\
  p3_2                                             -> \DSM:Net_41\
  sc_2_vout                                        -> Net_21975
  agl2_x_sc_2_vout                                 -> Net_21975
  agl2                                             -> Net_21975
  agl2_x_sar_0_vplus                               -> Net_21975
  sar_0_vplus                                      -> Net_21975
  sar_0_vrefhi                                     -> \SAR1:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \SAR1:Net_126\
  sar_0_vminus                                     -> \SAR1:Net_126\
  sar_1_vref                                       -> \SAR1:Net_248\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \SAR1:Net_248\
  sar_1_vref_vdda_vdda_2                           -> \SAR1:Net_248\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \SAR1:Net_248\
  common_sar_vref_vdda/2                           -> \SAR1:Net_248\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \SAR1:Net_248\
  sar_0_vref_vdda_vdda_2                           -> \SAR1:Net_248\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \SAR1:Net_248\
  sar_0_vref                                       -> \SAR1:Net_248\
  sc_3_vout                                        -> Net_18607
  agr0_x_sc_3_vout                                 -> Net_18607
  agr0                                             -> Net_18607
  agr0_x_sar_1_vplus                               -> Net_18607
  sar_1_vplus                                      -> Net_18607
  sar_1_vrefhi                                     -> \SAR2:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \SAR2:Net_126\
  sar_1_vminus                                     -> \SAR2:Net_126\
  opamp_2_vplus                                    -> Net_11810
  abusl1_x_opamp_2_vplus                           -> Net_11810
  abusl1                                           -> Net_11810
  abusl1_x_abusr1                                  -> Net_11810
  abusr1                                           -> Net_11810
  abusr1_x_vidac_1_vout                            -> Net_11810
  vidac_1_vout                                     -> Net_11810
  opamp_1_vplus                                    -> Net_4323
  abusr0_x_opamp_1_vplus                           -> Net_4323
  abusr0                                           -> Net_4323
  abusr0_x_vidac_3_vout                            -> Net_4323
  vidac_3_vout                                     -> Net_4323
  dsm_0_vplus                                      -> Net_6258
  p15_2                                            -> Net_12041
  p4_6                                             -> Net_9488
  p4_2                                             -> Net_9487
  p0_6                                             -> Net_531
  p0_2                                             -> Net_187
  dsm_0_vminus                                     -> \DSM:Net_520\
  p15_3                                            -> Net_2415
  p4_7                                             -> Net_9490
  p4_3                                             -> Net_9489
  p0_7                                             -> Net_7033
  p0_3                                             -> Net_7034
  vidac_2_iout                                     -> Net_7045
  p3_5                                             -> Net_9443
  p4_5                                             -> Net_9483
  p0_5                                             -> Net_9444
  p0_1                                             -> Net_3272
  p4_1                                             -> Net_9484
  sc_2_vin                                         -> Net_21963
  p4_0                                             -> Net_21205
  p0_4                                             -> Net_21203
  p4_4                                             -> Net_18903
  p3_4                                             -> Net_12341
  p3_0                                             -> Net_7718
  sc_3_vin                                         -> Net_21122
  p3_3                                             -> Net_18745
  p3_7                                             -> Net_17383
  p15_1                                            -> Net_17360
  p15_0                                            -> Net_17379
  p3_1                                             -> Net_12236
  agl6_x_dsm_0_vplus                               -> AmuxNet::DSM_AMuxHw_CYAMUXSIDE_A
  agl6                                             -> AmuxNet::DSM_AMuxHw_CYAMUXSIDE_A
  agl6_x_agr6                                      -> AmuxNet::DSM_AMuxHw_CYAMUXSIDE_A
  agr6                                             -> AmuxNet::DSM_AMuxHw_CYAMUXSIDE_A
  agr6_x_p15_2                                     -> AmuxNet::DSM_AMuxHw_CYAMUXSIDE_A
  agl6_x_p0_2                                      -> AmuxNet::DSM_AMuxHw_CYAMUXSIDE_A
  agl6_x_p0_6                                      -> AmuxNet::DSM_AMuxHw_CYAMUXSIDE_A
  agl6_x_p4_2                                      -> AmuxNet::DSM_AMuxHw_CYAMUXSIDE_A
  agl6_x_p4_6                                      -> AmuxNet::DSM_AMuxHw_CYAMUXSIDE_A
  agl7_x_dsm_0_vminus                              -> AmuxNet::DSM_AMuxHw_CYAMUXSIDE_B
  agl7                                             -> AmuxNet::DSM_AMuxHw_CYAMUXSIDE_B
  agl7_x_agr7                                      -> AmuxNet::DSM_AMuxHw_CYAMUXSIDE_B
  agr7                                             -> AmuxNet::DSM_AMuxHw_CYAMUXSIDE_B
  agr7_x_p15_3                                     -> AmuxNet::DSM_AMuxHw_CYAMUXSIDE_B
  agl7_x_p0_3                                      -> AmuxNet::DSM_AMuxHw_CYAMUXSIDE_B
  agl7_x_p4_3                                      -> AmuxNet::DSM_AMuxHw_CYAMUXSIDE_B
  agl7_x_p0_7                                      -> AmuxNet::DSM_AMuxHw_CYAMUXSIDE_B
  agl7_x_p4_7                                      -> AmuxNet::DSM_AMuxHw_CYAMUXSIDE_B
  agl5_x_vidac_2_iout                              -> AmuxNet::IDAC_AMuxHw
  agl5                                             -> AmuxNet::IDAC_AMuxHw
  agl5_x_agr5                                      -> AmuxNet::IDAC_AMuxHw
  agr5                                             -> AmuxNet::IDAC_AMuxHw
  agr5_x_p3_5                                      -> AmuxNet::IDAC_AMuxHw
  agl5_x_p0_5                                      -> AmuxNet::IDAC_AMuxHw
  agl5_x_p4_1                                      -> AmuxNet::IDAC_AMuxHw
  agl5_x_p0_1                                      -> AmuxNet::IDAC_AMuxHw
  agl5_x_p4_5                                      -> AmuxNet::IDAC_AMuxHw
  agl4_x_sc_2_vin                                  -> AmuxNet::SAR1_AMuxHw
  agl4                                             -> AmuxNet::SAR1_AMuxHw
  agl4_x_agr4                                      -> AmuxNet::SAR1_AMuxHw
  agr4                                             -> AmuxNet::SAR1_AMuxHw
  agr4_x_p3_0                                      -> AmuxNet::SAR1_AMuxHw
  agr4_x_p3_4                                      -> AmuxNet::SAR1_AMuxHw
  agl4_x_p4_4                                      -> AmuxNet::SAR1_AMuxHw
  agl4_x_p4_0                                      -> AmuxNet::SAR1_AMuxHw
  agl4_x_p0_4                                      -> AmuxNet::SAR1_AMuxHw
  amuxbusr_x_sc_3_vin                              -> AmuxNet::SAR2_AMuxHw
  amuxbusr                                         -> AmuxNet::SAR2_AMuxHw
  amuxbusr_x_p3_7                                  -> AmuxNet::SAR2_AMuxHw
  amuxbusr_x_p15_0                                 -> AmuxNet::SAR2_AMuxHw
  amuxbusr_x_p3_1                                  -> AmuxNet::SAR2_AMuxHw
  amuxbusr_x_p15_1                                 -> AmuxNet::SAR2_AMuxHw
  amuxbusr_x_p3_3                                  -> AmuxNet::SAR2_AMuxHw
}
Mux Info {
  Mux: DSM_AMuxHw_CYAMUXSIDE_A {
     Mouth: Net_6258
     Guts:  AmuxNet::DSM_AMuxHw_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_12041
      Outer: agr6_x_p15_2
      Inner: agl6_x_agr6
      Path {
        p15_2
        agr6_x_p15_2
        agr6
        agl6_x_agr6
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_9488
      Outer: agl6_x_p4_6
      Inner: __open__
      Path {
        p4_6
        agl6_x_p4_6
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_9487
      Outer: agl6_x_p4_2
      Inner: __open__
      Path {
        p4_2
        agl6_x_p4_2
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_531
      Outer: agl6_x_p0_6
      Inner: __open__
      Path {
        p0_6
        agl6_x_p0_6
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 4 {
      Net:   Net_187
      Outer: agl6_x_p0_2
      Inner: __open__
      Path {
        p0_2
        agl6_x_p0_2
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
  Mux: DSM_AMuxHw_CYAMUXSIDE_B {
     Mouth: \DSM:Net_520\
     Guts:  AmuxNet::DSM_AMuxHw_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_2415
      Outer: agr7_x_p15_3
      Inner: agl7_x_agr7
      Path {
        p15_3
        agr7_x_p15_3
        agr7
        agl7_x_agr7
        agl7
        agl7_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   Net_9490
      Outer: agl7_x_p4_7
      Inner: __open__
      Path {
        p4_7
        agl7_x_p4_7
        agl7
        agl7_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
    Arm: 2 {
      Net:   Net_9489
      Outer: agl7_x_p4_3
      Inner: __open__
      Path {
        p4_3
        agl7_x_p4_3
        agl7
        agl7_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
    Arm: 3 {
      Net:   Net_7033
      Outer: agl7_x_p0_7
      Inner: __open__
      Path {
        p0_7
        agl7_x_p0_7
        agl7
        agl7_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
    Arm: 4 {
      Net:   Net_7034
      Outer: agl7_x_p0_3
      Inner: __open__
      Path {
        p0_3
        agl7_x_p0_3
        agl7
        agl7_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
  }
  Mux: IDAC_AMuxHw {
     Mouth: Net_7045
     Guts:  AmuxNet::IDAC_AMuxHw
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_9443
      Outer: agr5_x_p3_5
      Inner: agl5_x_agr5
      Path {
        p3_5
        agr5_x_p3_5
        agr5
        agl5_x_agr5
        agl5
        agl5_x_vidac_2_iout
        vidac_2_iout
      }
    }
    Arm: 1 {
      Net:   Net_9483
      Outer: agl5_x_p4_5
      Inner: __open__
      Path {
        p4_5
        agl5_x_p4_5
        agl5
        agl5_x_vidac_2_iout
        vidac_2_iout
      }
    }
    Arm: 2 {
      Net:   Net_9444
      Outer: agl5_x_p0_5
      Inner: __open__
      Path {
        p0_5
        agl5_x_p0_5
        agl5
        agl5_x_vidac_2_iout
        vidac_2_iout
      }
    }
    Arm: 3 {
      Net:   Net_3272
      Outer: agl5_x_p0_1
      Inner: __open__
      Path {
        p0_1
        agl5_x_p0_1
        agl5
        agl5_x_vidac_2_iout
        vidac_2_iout
      }
    }
    Arm: 4 {
      Net:   Net_9484
      Outer: agl5_x_p4_1
      Inner: __open__
      Path {
        p4_1
        agl5_x_p4_1
        agl5
        agl5_x_vidac_2_iout
        vidac_2_iout
      }
    }
  }
  Mux: SAR1_AMuxHw {
     Mouth: Net_21963
     Guts:  AmuxNet::SAR1_AMuxHw
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_21205
      Outer: agl4_x_p4_0
      Inner: __open__
      Path {
        p4_0
        agl4_x_p4_0
        agl4
        agl4_x_sc_2_vin
        sc_2_vin
      }
    }
    Arm: 1 {
      Net:   Net_21203
      Outer: agl4_x_p0_4
      Inner: __open__
      Path {
        p0_4
        agl4_x_p0_4
        agl4
        agl4_x_sc_2_vin
        sc_2_vin
      }
    }
    Arm: 2 {
      Net:   Net_18903
      Outer: agl4_x_p4_4
      Inner: __open__
      Path {
        p4_4
        agl4_x_p4_4
        agl4
        agl4_x_sc_2_vin
        sc_2_vin
      }
    }
    Arm: 3 {
      Net:   Net_12341
      Outer: agr4_x_p3_4
      Inner: __open__
      Path {
        p3_4
        agr4_x_p3_4
        agr4
        agl4_x_agr4
        agl4
        agl4_x_sc_2_vin
        sc_2_vin
      }
    }
    Arm: 4 {
      Net:   Net_7718
      Outer: agr4_x_p3_0
      Inner: __open__
      Path {
        p3_0
        agr4_x_p3_0
        agr4
        agl4_x_agr4
        agl4
        agl4_x_sc_2_vin
        sc_2_vin
      }
    }
  }
  Mux: SAR2_AMuxHw {
     Mouth: Net_21122
     Guts:  AmuxNet::SAR2_AMuxHw
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_18745
      Outer: amuxbusr_x_p3_3
      Inner: __open__
      Path {
        p3_3
        amuxbusr_x_p3_3
        amuxbusr
        amuxbusr_x_sc_3_vin
        sc_3_vin
      }
    }
    Arm: 1 {
      Net:   Net_17383
      Outer: amuxbusr_x_p3_7
      Inner: __open__
      Path {
        p3_7
        amuxbusr_x_p3_7
        amuxbusr
        amuxbusr_x_sc_3_vin
        sc_3_vin
      }
    }
    Arm: 2 {
      Net:   Net_17360
      Outer: amuxbusr_x_p15_1
      Inner: __open__
      Path {
        p15_1
        amuxbusr_x_p15_1
        amuxbusr
        amuxbusr_x_sc_3_vin
        sc_3_vin
      }
    }
    Arm: 3 {
      Net:   Net_17379
      Outer: amuxbusr_x_p15_0
      Inner: __open__
      Path {
        p15_0
        amuxbusr_x_p15_0
        amuxbusr
        amuxbusr_x_sc_3_vin
        sc_3_vin
      }
    }
    Arm: 4 {
      Net:   Net_12236
      Outer: amuxbusr_x_p3_1
      Inner: __open__
      Path {
        p3_1
        amuxbusr_x_p3_1
        amuxbusr
        amuxbusr_x_sc_3_vin
        sc_3_vin
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.578ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 5.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.08
                   Pterms :            4.69
               Macrocells :            3.02
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.680ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.003ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 2088, final cost is 2088 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      11.04 :       6.04
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\CS_DAB_2:Net_815\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CS_DAB_2:Net_819\ * \CS_DAB_2:Net_815\ * 
              !\CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_2\ * 
              !\CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_1\ * 
              !\CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_0\
            + \CS_DAB_2:Net_819\ * !\CS_DAB_2:Net_815\ * 
              \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_2\ * 
              \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_1\ * 
              \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_0\
        );
        Output = \CS_DAB_2:Net_815\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_2\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_1\
        );
        Output = \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CS_DAB_2:X_CP\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CS_DAB_2:Net_815\ * !\CS_DAB_2:Net_822\
        );
        Output = \CS_DAB_2:X_CP\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\CS_DAB_2:Net_1045\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              CS_Cal * \CS_DAB_2:nrq\
            + \CS_DAB_2:nrq\ * \CS_DAB_2:X_CP_filt\
        );
        Output = \CS_DAB_2:Net_1045\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=CS2_detected, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CS_DAB_2:Net_815\ * !\CS_DAB_2:Net_822\
        );
        Output = CS2_detected (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CS_DAB_2:X_CP_filt\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CS_DAB_2:Net_815\ * !\CS_DAB_2:Net_822\ * 
              \CS_DAB_2:X_CP_GlitchFilter:counter_done_0\
            + !\CS_DAB_2:Net_815\ * !\CS_DAB_2:Net_822\ * 
              \CS_DAB_2:X_CP_filt\
        );
        Output = \CS_DAB_2:X_CP_filt\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CS_DAB_2:Net_954\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !CS_Cal * \CS_DAB_2:Net_815\ * \CS_DAB_2:nrq\
            + !CS_Cal * \CS_DAB_2:Net_822\ * \CS_DAB_2:nrq\
        );
        Output = \CS_DAB_2:Net_954\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\CS_DAB_2:IsCurrent:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => CLK_10kHz ,
        cs_addr_2 => \CS_DAB_2:IsCurrent:PWMUDB:tc_i\ ,
        cs_addr_1 => \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\ ,
        chain_out => \CS_DAB_2:IsCurrent:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \CS_DAB_2:IsCurrent:PWMUDB:sP16:pwmdp:u1\

synccell: Name =Global_input_5(0)_SYNC
    PORT MAP (
        in => GI_in_Bus_4 ,
        out => GI_in_Bus_4_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Global_input_4(0)_SYNC
    PORT MAP (
        in => GI_in_Bus_3 ,
        out => GI_in_Bus_3_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_tmp\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK0)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              mosi
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_tmp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_2\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_1\
        );
        Output = \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_1:Net_19598\
        );
        Output = \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CS_DAB_1:Net_822\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CS_DAB_1:Net_19598\ * \CS_DAB_1:Net_822\ * 
              !\CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_2\ * 
              !\CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_1\ * 
              !\CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_0\
            + \CS_DAB_1:Net_19598\ * !\CS_DAB_1:Net_822\ * 
              \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_2\ * 
              \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_1\ * 
              \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_0\
        );
        Output = \CS_DAB_1:Net_822\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_0\
        );
        Output = \CS_DAB_1:HS_GlitchFilter:genblk1[0]:samples_1\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\CS_DAB_2:X_CP_GlitchFilter:genblk2:Counter0:DP:u0\
    PORT MAP (
        clock => CLK_10kHz ,
        cs_addr_1 => \CS_DAB_2:X_CP\ ,
        cs_addr_0 => \CS_DAB_2:X_CP_filt\ ,
        z0_comb => \CS_DAB_2:X_CP_GlitchFilter:counter_done_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00001111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =safety_feedback(0)_SYNC
    PORT MAP (
        in => Net_10153 ,
        out => Net_10153_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Global_input_2(0)_SYNC
    PORT MAP (
        in => GI_in_Bus_1 ,
        out => GI_in_Bus_1_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Relay_OK, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_200Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10153_SYNCOUT
        );
        Output = Relay_OK (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=DI_out_Bus_5, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_200Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DI_in_Bus_5_SYNCOUT
        );
        Output = DI_out_Bus_5 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=DI_out_Bus_1, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_200Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DI_in_Bus_1_SYNCOUT
        );
        Output = DI_out_Bus_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=GI_out_Bus_2, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_200Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              GI_in_Bus_2_SYNCOUT
        );
        Output = GI_out_Bus_2 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\DOD:SPWM:Count_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Mains_X2) => Global
            Clock Enable: PosEdge(Heat_Output_EN)
        Main Equation            : 2 pterms
        (
              !\DOD:SPWM:LD_RS\ * \DOD:SPWM:Count_1\ * \DOD:SPWM:Count_0\ * 
              Heat_Output_EN
            + \DOD:SPWM:LD_RS\ * \DOD:SPWM:Count_2\
        );
        Output = \DOD:SPWM:Count_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DOD:SPWM:Count_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Mains_X2) => Global
            Clock Enable: PosEdge(Heat_Output_EN)
        Main Equation            : 2 pterms
        (
              !\DOD:SPWM:LD_RS\ * \DOD:SPWM:Count_0\ * Heat_Output_EN
            + \DOD:SPWM:LD_RS\ * \DOD:SPWM:Count_1\
        );
        Output = \DOD:SPWM:Count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DOD:SPWM:LD_RS\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DOD:SPWM:Count_2\ * !\DOD:SPWM:Count_1\ * !\DOD:SPWM:Count_0\
        );
        Output = \DOD:SPWM:LD_RS\ (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\DOD:SPWM:Count_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Mains_X2) => Global
            Clock Enable: PosEdge(Heat_Output_EN)
        Main Equation            : 2 pterms
        (
              !\DOD:SPWM:LD_RS\ * !\DOD:SPWM:Count_0\ * Heat_Output_EN
            + !\DOD:SPWM:LD_RS\ * \DOD:SPWM:Count_0\ * !Heat_Output_EN
        );
        Output = \DOD:SPWM:Count_0\ (fanout=4)
        Properties               : 
        {
        }
}

controlcell: Name =\Board_Type_Sel_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Board_Type_Sel_Reg:control_7\ ,
        control_6 => \Board_Type_Sel_Reg:control_6\ ,
        control_5 => \Board_Type_Sel_Reg:control_5\ ,
        control_4 => \Board_Type_Sel_Reg:control_4\ ,
        control_3 => \Board_Type_Sel_Reg:control_3\ ,
        control_2 => BoardConfig_2 ,
        control_1 => BoardConfig_1 ,
        control_0 => BoardConfig_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =Global_input_3(0)_SYNC
    PORT MAP (
        in => GI_in_Bus_2 ,
        out => GI_in_Bus_2_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Safety_Output_split, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !OutPuts_En * !BoardConfig_0 * BoardConfig_1 * !BoardConfig_2
            + !BoardConfig_0 * BoardConfig_1 * !BoardConfig_2 * 
              !\Logic_Function_1:Timer_State_0\ * GI_out_Bus_2 * DI_out_Bus_4 * 
              DI_out_Bus_5
            + !BoardConfig_0 * BoardConfig_1 * !BoardConfig_2 * 
              !\Logic_Function_1:Timer_State_0\ * !DI_out_Bus_0 * 
              !DI_out_Bus_1 * !DI_out_Bus_2 * !DI_out_Bus_3
        );
        Output = Safety_Output_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Safety_Output, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Safety_Output * OutPuts_En * BoardConfig_1 * BoardConfig_2
            + \DOD:SlowPWM2\ * \DOD:Net_1625\ * OutPuts_En * BoardConfig_0 * 
              !BoardConfig_2
            + \DOD:SlowPWM2\ * \DOD:Net_1625\ * OutPuts_En * !BoardConfig_1 * 
              BoardConfig_2
            + Safety_Output_split
        );
        Output = Safety_Output (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_15699, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_15699 * OutPuts_En * BoardConfig_1 * BoardConfig_2
            + Net_16663 * OutPuts_En * BoardConfig_0 * !BoardConfig_2
            + Net_16663 * OutPuts_En * !BoardConfig_1 * BoardConfig_2
            + Net_16663 * OutPuts_En * BoardConfig_1 * !BoardConfig_2
        );
        Output = Net_15699 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\DOD:Control_Reg:Sync:ctrl_reg\
    PORT MAP (
        clock => CLK_10kHz ,
        control_7 => \DOD:Control_Reg:control_7\ ,
        control_6 => \DOD:SlowPWM1Select\ ,
        control_5 => \DOD:Kill_HB_PWM2\ ,
        control_4 => \DOD:Kill_HB_PWM1\ ,
        control_3 => \DOD:Kill_PWM2\ ,
        control_2 => \DOD:Kill_PWM1\ ,
        control_1 => \DOD:SlowPWM2\ ,
        control_0 => \DOD:SlowPWM1\ );
    Properties:
    {
        cy_ctrl_mode_0 = "01111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00111100"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=DI_out_Bus_0, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_200Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DI_in_Bus_0_SYNCOUT
        );
        Output = DI_out_Bus_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_18477, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_17075 * OutPuts_En * BoardConfig_0 * !BoardConfig_2
            + Net_17075 * OutPuts_En * !BoardConfig_1 * BoardConfig_2
            + Net_17075 * OutPuts_En * BoardConfig_1 * !BoardConfig_2
            + Net_18477 * OutPuts_En * BoardConfig_1 * BoardConfig_2
        );
        Output = Net_18477 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_14549, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_14549 * OutPuts_En * BoardConfig_1 * BoardConfig_2
            + Net_21935 * OutPuts_En * BoardConfig_0 * !BoardConfig_2
            + Net_21935 * OutPuts_En * !BoardConfig_1 * BoardConfig_2
            + Net_21935 * OutPuts_En * BoardConfig_1 * !BoardConfig_2
        );
        Output = Net_14549 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =Digital_input_2(0)_SYNC
    PORT MAP (
        in => DI_in_Bus_1 ,
        out => DI_in_Bus_1_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Digital_input_6(0)_SYNC
    PORT MAP (
        in => DI_in_Bus_5 ,
        out => DI_in_Bus_5_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Digital_input_1(0)_SYNC
    PORT MAP (
        in => DI_in_Bus_0 ,
        out => DI_in_Bus_0_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=DI_out_Bus_2, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_200Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DI_in_Bus_2_SYNCOUT
        );
        Output = DI_out_Bus_2 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=DI_out_Bus_4, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_200Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DI_in_Bus_4_SYNCOUT
        );
        Output = DI_out_Bus_4 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=DI_out_Bus_3, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_200Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DI_in_Bus_3_SYNCOUT
        );
        Output = DI_out_Bus_3 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Logic_Function_1:Timer_Trig_split\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Logic_Function_1:Timer_State_2\ * 
              !\Logic_Function_1:Timer_State_1\ * 
              \Logic_Function_1:Timer_State_0\ * !\Logic_Function_1:tc\
            + !\Logic_Function_1:Timer_Trig\ * GI_out_Bus_2 * DI_out_Bus_4 * 
              DI_out_Bus_5
            + !\Logic_Function_1:Timer_Trig\ * !DI_out_Bus_0 * !DI_out_Bus_1 * 
              !DI_out_Bus_2 * !DI_out_Bus_3
        );
        Output = \Logic_Function_1:Timer_Trig_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =Digital_input_3(0)_SYNC
    PORT MAP (
        in => DI_in_Bus_2 ,
        out => DI_in_Bus_2_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Digital_input_4(0)_SYNC
    PORT MAP (
        in => DI_in_Bus_3 ,
        out => DI_in_Bus_3_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Digital_input_5(0)_SYNC
    PORT MAP (
        in => DI_in_Bus_4 ,
        out => DI_in_Bus_4_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\CS_DAB_2:Net_822\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CS_DAB_2:Net_19598\ * \CS_DAB_2:Net_822\ * 
              !\CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_2\ * 
              !\CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_1\ * 
              !\CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_0\
            + \CS_DAB_2:Net_19598\ * !\CS_DAB_2:Net_822\ * 
              \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_2\ * 
              \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_1\ * 
              \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_0\
        );
        Output = \CS_DAB_2:Net_822\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_2\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_1\
        );
        Output = \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_0\
        );
        Output = \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_2:IsCurrent:PWMUDB:control_7\ * 
              \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\ * 
              !\CS_DAB_2:IsCurrent:PWMUDB:tc_i\
        );
        Output = \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\CS_DAB_2:IsCurrent:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => CLK_10kHz ,
        cs_addr_2 => \CS_DAB_2:IsCurrent:PWMUDB:tc_i\ ,
        cs_addr_1 => \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\ ,
        ce0_comb => \CS_DAB_2:IsCurrent:PWMUDB:cmp1_eq\ ,
        cl0_comb => \CS_DAB_2:IsCurrent:PWMUDB:cmp1_less\ ,
        z0_comb => \CS_DAB_2:IsCurrent:PWMUDB:tc_i\ ,
        cl1_comb => \CS_DAB_2:IsCurrent:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \CS_DAB_2:IsCurrent:PWMUDB:status_3\ ,
        chain_in => \CS_DAB_2:IsCurrent:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \CS_DAB_2:IsCurrent:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\CS_DAB_1:IsCurrent:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => CLK_10kHz ,
        status_5 => \CS_DAB_1:IsCurrent:PWMUDB:status_5\ ,
        status_3 => \CS_DAB_1:IsCurrent:PWMUDB:status_3\ ,
        status_2 => \CS_DAB_1:IsCurrent:PWMUDB:tc_i\ ,
        status_1 => \CS_DAB_1:IsCurrent:PWMUDB:status_1\ ,
        status_0 => \CS_DAB_1:IsCurrent:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\CS_DAB_2:IsCurrent:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => CLK_10kHz ,
        control_7 => \CS_DAB_2:IsCurrent:PWMUDB:control_7\ ,
        control_6 => \CS_DAB_2:IsCurrent:PWMUDB:control_6\ ,
        control_5 => \CS_DAB_2:IsCurrent:PWMUDB:control_5\ ,
        control_4 => \CS_DAB_2:IsCurrent:PWMUDB:control_4\ ,
        control_3 => \CS_DAB_2:IsCurrent:PWMUDB:control_3\ ,
        control_2 => \CS_DAB_2:IsCurrent:PWMUDB:control_2\ ,
        control_1 => \CS_DAB_2:IsCurrent:PWMUDB:control_1\ ,
        control_0 => \CS_DAB_2:IsCurrent:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\CS_DAB_1:Net_815\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CS_DAB_1:Net_819\ * \CS_DAB_1:Net_815\ * 
              !\CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_2\ * 
              !\CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_1\ * 
              !\CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_0\
            + \CS_DAB_1:Net_819\ * !\CS_DAB_1:Net_815\ * 
              \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_2\ * 
              \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_1\ * 
              \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_0\
        );
        Output = \CS_DAB_1:Net_815\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CS_DAB_1:X_CP_filt\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CS_DAB_1:Net_815\ * !\CS_DAB_1:Net_822\ * 
              \CS_DAB_1:X_CP_GlitchFilter:counter_done_0\
            + !\CS_DAB_1:Net_815\ * !\CS_DAB_1:Net_822\ * 
              \CS_DAB_1:X_CP_filt\
        );
        Output = \CS_DAB_1:X_CP_filt\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CS_DAB_1:Net_1045\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              CS_Cal * \CS_DAB_1:nrq\
            + \CS_DAB_1:nrq\ * \CS_DAB_1:X_CP_filt\
        );
        Output = \CS_DAB_1:Net_1045\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CS_DAB_1:Net_954\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !CS_Cal * \CS_DAB_1:Net_815\ * \CS_DAB_1:nrq\
            + !CS_Cal * \CS_DAB_1:Net_822\ * \CS_DAB_1:nrq\
        );
        Output = \CS_DAB_1:Net_954\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\CS_DAB_2:IsCurrent:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_2:IsCurrent:PWMUDB:cmp2_less\
        );
        Output = \CS_DAB_2:IsCurrent:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CS_DAB_2:IsCurrent:PWMUDB:trig_disable\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_2:IsCurrent:PWMUDB:control_7\ * 
              \CS_DAB_2:IsCurrent:PWMUDB:runmode_enable\ * 
              \CS_DAB_2:IsCurrent:PWMUDB:tc_i\ * 
              !\CS_DAB_2:IsCurrent:PWMUDB:trig_disable\
        );
        Output = \CS_DAB_2:IsCurrent:PWMUDB:trig_disable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CS_DAB_2:IsCurrent:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CS_DAB_2:IsCurrent:PWMUDB:prevCompare2\ * 
              \CS_DAB_2:IsCurrent:PWMUDB:cmp2_less\
        );
        Output = \CS_DAB_2:IsCurrent:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CS_DAB_2:Net_819\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_2:IsCurrent:PWMUDB:control_7\ * 
              \CS_DAB_2:IsCurrent:PWMUDB:cmp2_less\
        );
        Output = \CS_DAB_2:Net_819\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\SPIS:BSPIS:es3:SPISlave:BitCounter\
    PORT MAP (
        clock => CLK0 ,
        reset => CS ,
        enable => Net_4333 ,
        count_6 => \SPIS:BSPIS:es3:SPISlave:count_6\ ,
        count_5 => \SPIS:BSPIS:es3:SPISlave:count_5\ ,
        count_4 => \SPIS:BSPIS:es3:SPISlave:count_4\ ,
        count_3 => \SPIS:BSPIS:es3:SPISlave:count_3\ ,
        count_2 => \SPIS:BSPIS:es3:SPISlave:count_2\ ,
        count_1 => \SPIS:BSPIS:es3:SPISlave:count_1\ ,
        count_0 => \SPIS:BSPIS:es3:SPISlave:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:byte_complete\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:byte_complete\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\DOD:SPWM:Shift_Reg5:cy_dffe_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Mains_X2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \DOD:SPWM:Net_79\ * \DOD:SPWM:LD_RS\ * Heat_Output_EN
            + \DOD:SPWM:Shift_Reg5:cy_dffe_1\ * !Heat_Output_EN
        );
        Output = \DOD:SPWM:Shift_Reg5:cy_dffe_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DOD:SPWM:Shift_Reg5:Net_956\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Mains_X2) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DOD:SPWM:Net_80\ * \DOD:SPWM:LD_RS\ * Heat_Output_EN
            + !\DOD:SPWM:LD_RS\ * \DOD:SPWM:Shift_Reg5:cy_dffe_1\ * 
              Heat_Output_EN
            + \DOD:SPWM:Shift_Reg5:Net_956\ * !Heat_Output_EN
        );
        Output = \DOD:SPWM:Shift_Reg5:Net_956\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DOD:SPWM:Shift_Reg5:Net_966\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Mains_X2) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DOD:SPWM:Net_81\ * \DOD:SPWM:LD_RS\ * Heat_Output_EN
            + !\DOD:SPWM:LD_RS\ * \DOD:SPWM:Shift_Reg5:Net_956\ * 
              Heat_Output_EN
            + \DOD:SPWM:Shift_Reg5:Net_966\ * !Heat_Output_EN
        );
        Output = \DOD:SPWM:Shift_Reg5:Net_966\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\CS_DAB_2:IsCurrent:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => CLK_10kHz ,
        status_5 => \CS_DAB_1:IsCurrent:PWMUDB:status_5\ ,
        status_3 => \CS_DAB_2:IsCurrent:PWMUDB:status_3\ ,
        status_2 => \CS_DAB_2:IsCurrent:PWMUDB:tc_i\ ,
        status_1 => \CS_DAB_2:IsCurrent:PWMUDB:status_1\ ,
        status_0 => \CS_DAB_2:IsCurrent:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\System_Control_Reg:Sync:ctrl_reg\
    PORT MAP (
        clock => CLK_10kHz ,
        control_7 => CS_Cal ,
        control_6 => Heat_Output_EN ,
        control_5 => \System_Control_Reg:control_5\ ,
        control_4 => SAR2_EN ,
        control_3 => SAR1_EN ,
        control_2 => DSM_SEQ_EN ,
        control_1 => OutPuts_SoftEn ,
        control_0 => Relay_TurnON );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_18598, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_200Hz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Relay_TurnON * !Net_18598
        );
        Output = Net_18598 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=OutPuts_En, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              OutPuts_SoftEn * Relay_OK
        );
        Output = OutPuts_En (fanout=12)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\DSM_Sequencer:SOC_Delay:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DSM_Sequencer:SOC_Delay:PWMUDB:final_kill_reg\
        );
        Output = \DSM_Sequencer:SOC_Delay:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CS_DAB_1:IsCurrent:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CS_DAB_1:IsCurrent:PWMUDB:final_kill_reg\
        );
        Output = \CS_DAB_1:IsCurrent:PWMUDB:status_5\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_4333, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !CS
        );
        Output = Net_4333 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\DSM_Sequencer:SOC_Delay:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \DSM_Sequencer:SOC_Delay:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SignalShifter:genblk2:Counter0:DP:u0\
    PORT MAP (
        clock => CLK_10kHz ,
        cs_addr_1 => Sync_Heat_Cmd ,
        cs_addr_0 => Net_22674 ,
        z0_comb => \SignalShifter:counter_done_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00001000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Global_input_1(0)_SYNC
    PORT MAP (
        in => GI_in_Bus_0 ,
        out => GI_in_Bus_0_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Heat_Out, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 7
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Heat_Out * OutPuts_En * BoardConfig_1 * BoardConfig_2
            + \DOD:SlowPWM1\ * \DOD:Net_1554\ * !\DOD:SlowPWM1Select\ * 
              Heat_Output_EN * OutPuts_En * BoardConfig_0 * !BoardConfig_2
            + \DOD:SlowPWM1\ * \DOD:Net_1554\ * !\DOD:SlowPWM1Select\ * 
              Heat_Output_EN * OutPuts_En * !BoardConfig_1 * BoardConfig_2
            + \DOD:SlowPWM1\ * \DOD:Net_1554\ * !\DOD:SlowPWM1Select\ * 
              Heat_Output_EN * OutPuts_En * BoardConfig_1 * !BoardConfig_2
            + \DOD:SlowPWM1\ * \DOD:SlowPWM1Select\ * \DOD:SPWM:Net_96\ * 
              Heat_Output_EN * OutPuts_En * BoardConfig_0 * !BoardConfig_2
            + \DOD:SlowPWM1\ * \DOD:SlowPWM1Select\ * \DOD:SPWM:Net_96\ * 
              Heat_Output_EN * OutPuts_En * !BoardConfig_1 * BoardConfig_2
            + \DOD:SlowPWM1\ * \DOD:SlowPWM1Select\ * \DOD:SPWM:Net_96\ * 
              Heat_Output_EN * OutPuts_En * BoardConfig_1 * !BoardConfig_2
        );
        Output = Heat_Out (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\CS_DAB_1:IsCurrent:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \CS_DAB_1:IsCurrent:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Logic_Function_1:Timer_State_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              OutPuts_En * \Logic_Function_1:Timer_State_2\
        );
        Output = \Logic_Function_1:Timer_State_2\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Logic_Func_interrupt, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 7
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              OutPuts_En * !BoardConfig_0 * BoardConfig_1 * 
              \Logic_Function_1:Timer_State_2\ * Logic_Func_interrupt
            + OutPuts_En * !BoardConfig_0 * BoardConfig_1 * 
              \Logic_Function_1:Timer_State_1\ * Logic_Func_interrupt
            + OutPuts_En * !BoardConfig_0 * BoardConfig_1 * 
              !\Logic_Function_1:Timer_State_0\ * Logic_Func_interrupt
            + OutPuts_En * BoardConfig_1 * BoardConfig_2 * 
              \Logic_Function_1:Timer_State_2\ * Logic_Func_interrupt
            + OutPuts_En * BoardConfig_1 * BoardConfig_2 * 
              \Logic_Function_1:Timer_State_1\ * Logic_Func_interrupt
            + OutPuts_En * BoardConfig_1 * BoardConfig_2 * 
              !\Logic_Function_1:Timer_State_0\ * Logic_Func_interrupt
            + OutPuts_En * !\Logic_Function_1:Timer_State_2\ * 
              !\Logic_Function_1:Timer_State_1\ * 
              !\Logic_Function_1:Timer_State_0\ * 
              \Logic_Function_1:Timer_Trig\
        );
        Output = Logic_Func_interrupt (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Logic_Function_1:Timer_State_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              OutPuts_En * \Logic_Function_1:Timer_State_1\
        );
        Output = \Logic_Function_1:Timer_State_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Logic_Function_1:Timer8:u0\
    PORT MAP (
        clock => CLK_10kHz ,
        cs_addr_2 => \Logic_Function_1:Timer_State_2\ ,
        cs_addr_1 => \Logic_Function_1:Timer_State_1\ ,
        cs_addr_0 => \Logic_Function_1:Timer_State_0\ ,
        z0_comb => \Logic_Function_1:tc\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00001010"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_Rx:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Rx_Intrpt ,
        out => SyncRxIntrpt );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Logic_Function_1:Timer_Trig\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              OutPuts_En * !BoardConfig_0 * BoardConfig_1 * !BoardConfig_2 * 
              !\Logic_Function_1:Timer_Trig_split\
            + OutPuts_En * \Logic_Function_1:Timer_Trig\ * 
              !\Logic_Function_1:Timer_Trig_split\
        );
        Output = \Logic_Function_1:Timer_Trig\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_15702, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_17076 * OutPuts_En * BoardConfig_0 * !BoardConfig_2
            + Net_17076 * OutPuts_En * !BoardConfig_1 * BoardConfig_2
            + Net_17076 * OutPuts_En * BoardConfig_1 * !BoardConfig_2
            + Net_15702 * OutPuts_En * BoardConfig_1 * BoardConfig_2
        );
        Output = Net_15702 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Logic_Function_1:Timer_State_0\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !OutPuts_En * \Logic_Function_1:Timer_State_0\
            + OutPuts_En * !\Logic_Function_1:Timer_State_2\ * 
              !\Logic_Function_1:Timer_State_1\ * 
              !\Logic_Function_1:Timer_State_0\ * 
              \Logic_Function_1:Timer_Trig\
            + !\Logic_Function_1:Timer_State_2\ * 
              !\Logic_Function_1:Timer_State_1\ * 
              \Logic_Function_1:Timer_State_0\ * \Logic_Function_1:tc\
        );
        Output = \Logic_Function_1:Timer_State_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ * 
              !\SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\IDAC:Net_123\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !IDAC_EN
        );
        Output = \IDAC:Net_123\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_3\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\ ,
        out => \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\CS_DAB_2:IsCurrent:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CS_DAB_2:IsCurrent:PWMUDB:cmp1_eq\ * 
              !\CS_DAB_2:IsCurrent:PWMUDB:cmp1_less\
        );
        Output = \CS_DAB_2:IsCurrent:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_2:Net_19598\
        );
        Output = \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_2\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_1\
        );
        Output = \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CS_DAB_1:Net_19598\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_1:IsCurrent:PWMUDB:control_7\ * 
              !\CS_DAB_1:IsCurrent:PWMUDB:cmp1_eq\ * 
              !\CS_DAB_1:IsCurrent:PWMUDB:cmp1_less\
        );
        Output = \CS_DAB_1:Net_19598\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_0\
        );
        Output = \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_0\
        );
        Output = \CS_DAB_2:HS_GlitchFilter:genblk1[0]:samples_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_to_dp\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIS:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:count_0\ * mosi
            + \SPIS:BSPIS:es3:SPISlave:count_3\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
            + \SPIS:BSPIS:es3:SPISlave:count_2\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
            + \SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
            + !\SPIS:BSPIS:es3:SPISlave:count_0\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_to_dp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_2:Net_819\
        );
        Output = \CS_DAB_2:LS_GlitchFilter:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\CS_DAB_1:IsCurrent:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => CLK_10kHz ,
        cs_addr_2 => \CS_DAB_1:IsCurrent:PWMUDB:tc_i\ ,
        cs_addr_1 => \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\ ,
        chain_out => \CS_DAB_1:IsCurrent:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \CS_DAB_1:IsCurrent:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\CS_DAB_1:IsCurrent:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => CLK_10kHz ,
        control_7 => \CS_DAB_1:IsCurrent:PWMUDB:control_7\ ,
        control_6 => \CS_DAB_1:IsCurrent:PWMUDB:control_6\ ,
        control_5 => \CS_DAB_1:IsCurrent:PWMUDB:control_5\ ,
        control_4 => \CS_DAB_1:IsCurrent:PWMUDB:control_4\ ,
        control_3 => \CS_DAB_1:IsCurrent:PWMUDB:control_3\ ,
        control_2 => \CS_DAB_1:IsCurrent:PWMUDB:control_2\ ,
        control_1 => \CS_DAB_1:IsCurrent:PWMUDB:control_1\ ,
        control_0 => \CS_DAB_1:IsCurrent:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\CS_DAB_1:IsCurrent:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_1:IsCurrent:PWMUDB:cmp2_less\
        );
        Output = \CS_DAB_1:IsCurrent:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CS_DAB_1:IsCurrent:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CS_DAB_1:IsCurrent:PWMUDB:prevCompare2\ * 
              \CS_DAB_1:IsCurrent:PWMUDB:cmp2_less\
        );
        Output = \CS_DAB_1:IsCurrent:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CS_DAB_2:Net_19598\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_2:IsCurrent:PWMUDB:control_7\ * 
              !\CS_DAB_2:IsCurrent:PWMUDB:cmp1_eq\ * 
              !\CS_DAB_2:IsCurrent:PWMUDB:cmp1_less\
        );
        Output = \CS_DAB_2:Net_19598\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CS_DAB_1:X_CP\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CS_DAB_1:Net_815\ * !\CS_DAB_1:Net_822\
        );
        Output = \CS_DAB_1:X_CP\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\CS_DAB_2:IsCurrent:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CS_DAB_2:IsCurrent:PWMUDB:prevCompare1\ * 
              !\CS_DAB_2:IsCurrent:PWMUDB:cmp1_eq\ * 
              !\CS_DAB_2:IsCurrent:PWMUDB:cmp1_less\
        );
        Output = \CS_DAB_2:IsCurrent:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=CS1_detected, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CS_DAB_1:Net_815\ * !\CS_DAB_1:Net_822\
        );
        Output = CS1_detected (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_22674, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Sync_Heat_Cmd * Net_22674
            + Sync_Heat_Cmd * \SignalShifter:counter_done_0\
        );
        Output = Net_22674 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=miso, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !CS * \SPIS:BSPIS:es3:SPISlave:miso_from_dp\
        );
        Output = miso (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIS:BSPIS:es3:SPISlave:sR8:Dp:u0\
    PORT MAP (
        clock => CLK0 ,
        cs_addr_2 => Net_4333 ,
        cs_addr_0 => \SPIS:BSPIS:es3:SPISlave:tx_load\ ,
        route_si => \SPIS:BSPIS:es3:SPISlave:mosi_to_dp\ ,
        f1_load => \SPIS:BSPIS:es3:SPISlave:tx_load\ ,
        so_comb => \SPIS:BSPIS:es3:SPISlave:miso_from_dp\ ,
        f0_bus_stat_comb => \SPIS:BSPIS:es3:SPISlave:tx_status_1\ ,
        f0_blk_stat_comb => \SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
        f1_bus_stat_comb => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ ,
        f1_blk_stat_comb => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True

synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_1\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:es3:SPISlave:tx_load\ ,
        out => \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_2\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
        out => \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_22824, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Heat_Out * Mains_X2_local
        );
        Output = Net_22824 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=DSM_SOC, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_SEQ_EN * \DSM_Sequencer:Net_938\
        );
        Output = DSM_SOC (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\CS_DAB_1:X_CP_GlitchFilter:genblk2:Counter0:DP:u0\
    PORT MAP (
        clock => CLK_10kHz ,
        cs_addr_1 => \CS_DAB_1:X_CP\ ,
        cs_addr_0 => \CS_DAB_1:X_CP_filt\ ,
        z0_comb => \CS_DAB_1:X_CP_GlitchFilter:counter_done_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00001111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIS:BSPIS:es3:SPISlave:RxStsReg\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        status_6 => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ ,
        status_5 => \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\ ,
        status_4 => \SPIS:BSPIS:es3:SPISlave:rx_status_4\ ,
        status_3 => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ ,
        interrupt => Rx_Intrpt );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=SAR2_MUX_1, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: PosEdge(Net_18323)
        Main Equation            : 2 pterms
        (
              !SAR2_MUX_2 * !SAR2_MUX_1 * SAR2_MUX_0
            + !SAR2_MUX_2 * SAR2_MUX_1 * !SAR2_MUX_0
        );
        Output = SAR2_MUX_1 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=SAR2_MUX_2, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: PosEdge(Net_18323)
        Main Equation            : 1 pterm
        (
              !SAR2_MUX_2 * SAR2_MUX_1 * SAR2_MUX_0
        );
        Output = SAR2_MUX_2 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=SAR2_MUX_0, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: PosEdge(Net_18323)
        Main Equation            : 1 pterm
        (
              !SAR2_MUX_2 * !SAR2_MUX_0
        );
        Output = SAR2_MUX_0 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=SAR2_CH1, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !SAR2_MUX_1 * SAR2_MUX_0 * EOC2
        );
        Output = SAR2_CH1 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=3, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_8026, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !SAR2_MUX_1 * !SAR2_MUX_0 * EOC2
            + SAR2_MUX_1 * SAR2_MUX_0 * EOC2
        );
        Output = Net_8026 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=SAR2_CH2, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR2_MUX_1 * !SAR2_MUX_0 * EOC2
        );
        Output = SAR2_CH2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=SAR2_AMuxHw_Decoder_old_id_1, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR2_MUX_1
        );
        Output = SAR2_AMuxHw_Decoder_old_id_1 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=SAR2_AMuxHw_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR2_MUX_0
        );
        Output = SAR2_AMuxHw_Decoder_old_id_0 (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\DOD:PrISM:sC16:PrISMdp:u0\
    PORT MAP (
        clock => Mains_X2 ,
        cs_addr_0 => __ONE__ ,
        chain_out => \DOD:PrISM:sC16:PrISMdp:carry\ ,
        clk_en => \DOD:PrISM:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111110000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\DOD:PrISM:enable_final_reg\)
    Next in chain : \DOD:PrISM:sC16:PrISMdp:u1\

controlcell: Name =\DOD:SPWM:ParallelLoad:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \DOD:SPWM:ParallelLoad:control_7\ ,
        control_6 => \DOD:SPWM:ParallelLoad:control_6\ ,
        control_5 => \DOD:SPWM:ParallelLoad:control_5\ ,
        control_4 => \DOD:SPWM:Net_83\ ,
        control_3 => \DOD:SPWM:Net_82\ ,
        control_2 => \DOD:SPWM:Net_81\ ,
        control_1 => \DOD:SPWM:Net_80\ ,
        control_0 => \DOD:SPWM:Net_79\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\Heat_Control:genblk1[0]:INST\
    PORT MAP (
        clock => CLK_10kHz ,
        in => Net_22824 ,
        out => Sync_Heat_Cmd );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\DOD:SPWM:Net_96\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Mains_X2) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DOD:SPWM:Net_83\ * \DOD:SPWM:LD_RS\ * Heat_Output_EN
            + !\DOD:SPWM:LD_RS\ * \DOD:SPWM:Shift_Reg5:Net_976\ * 
              Heat_Output_EN
            + \DOD:SPWM:Net_96\ * !Heat_Output_EN
        );
        Output = \DOD:SPWM:Net_96\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DOD:SPWM:Shift_Reg5:Net_976\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Mains_X2) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DOD:SPWM:Net_82\ * \DOD:SPWM:LD_RS\ * Heat_Output_EN
            + !\DOD:SPWM:LD_RS\ * \DOD:SPWM:Shift_Reg5:Net_966\ * 
              Heat_Output_EN
            + \DOD:SPWM:Shift_Reg5:Net_976\ * !Heat_Output_EN
        );
        Output = \DOD:SPWM:Shift_Reg5:Net_976\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:count_0\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:tx_load\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:count_0\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:tx_load\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\CS_DAB_1:IsCurrent:PWMUDB:trig_disable\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_1:IsCurrent:PWMUDB:control_7\ * 
              \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\ * 
              \CS_DAB_1:IsCurrent:PWMUDB:tc_i\ * 
              !\CS_DAB_1:IsCurrent:PWMUDB:trig_disable\
        );
        Output = \CS_DAB_1:IsCurrent:PWMUDB:trig_disable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_1:IsCurrent:PWMUDB:control_7\ * 
              \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\ * 
              !\CS_DAB_1:IsCurrent:PWMUDB:tc_i\
        );
        Output = \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CS_DAB_1:Net_819\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_1:IsCurrent:PWMUDB:control_7\ * 
              \CS_DAB_1:IsCurrent:PWMUDB:cmp2_less\
        );
        Output = \CS_DAB_1:Net_819\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CS_DAB_1:Net_819\
        );
        Output = \CS_DAB_1:LS_GlitchFilter:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=4, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=DSM_MUX_2, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: PosEdge(\DSM_Sequencer:Net_900\)
        Main Equation            : 2 pterms
        (
              !DSM_MUX_2 * DSM_MUX_1 * DSM_MUX_0 * IDAC_EN
            + DSM_MUX_2 * !DSM_MUX_1 * !DSM_MUX_0 * !IDAC_EN
        );
        Output = DSM_MUX_2 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=DSM_MUX_1, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: PosEdge(\DSM_Sequencer:Net_900\)
        Main Equation            : 2 pterms
        (
              !DSM_MUX_2 * DSM_MUX_0 * IDAC_EN
            + DSM_MUX_2 * DSM_MUX_1
        );
        Output = DSM_MUX_1 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=IDAC_EN, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: PosEdge(\DSM_Sequencer:Net_900\)
        Main Equation            : 2 pterms
        (
              !DSM_MUX_2 * !IDAC_EN
            + !DSM_MUX_1 * !DSM_MUX_0 * !IDAC_EN
        );
        Output = IDAC_EN (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=DSM_MUX_0, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: PosEdge(\DSM_Sequencer:Net_900\)
        Main Equation            : 2 pterms
        (
              !DSM_MUX_2 * !DSM_MUX_0 * IDAC_EN
            + !DSM_MUX_2 * DSM_MUX_0 * !IDAC_EN
        );
        Output = DSM_MUX_0 (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=DSM_AMuxHw_Decoder_is_active, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !DSM_MUX_2 * DSM_AMuxHw_Decoder_old_id_2
            + DSM_MUX_2 * !DSM_AMuxHw_Decoder_old_id_2
            + !DSM_MUX_1 * DSM_AMuxHw_Decoder_old_id_1
            + DSM_MUX_1 * !DSM_AMuxHw_Decoder_old_id_1
            + !DSM_MUX_0 * DSM_AMuxHw_Decoder_old_id_0
            + DSM_MUX_0 * !DSM_AMuxHw_Decoder_old_id_0
        );
        Output = DSM_AMuxHw_Decoder_is_active (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=DSM_AMuxHw_Decoder_old_id_2, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_MUX_2
        );
        Output = DSM_AMuxHw_Decoder_old_id_2 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=DSM_AMuxHw_Decoder_old_id_1, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_MUX_1
        );
        Output = DSM_AMuxHw_Decoder_old_id_1 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=6)
        Properties               : 
        {
        }
}

synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_4\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ ,
        out => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\CS_DAB_1:IsCurrent:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CS_DAB_1:IsCurrent:PWMUDB:cmp1_eq\ * 
              !\CS_DAB_1:IsCurrent:PWMUDB:cmp1_less\
        );
        Output = \CS_DAB_1:IsCurrent:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\CS_DAB_1:IsCurrent:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_10kHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CS_DAB_1:IsCurrent:PWMUDB:prevCompare1\ * 
              !\CS_DAB_1:IsCurrent:PWMUDB:cmp1_eq\ * 
              !\CS_DAB_1:IsCurrent:PWMUDB:cmp1_less\
        );
        Output = \CS_DAB_1:IsCurrent:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\DOD:PrISM:enable_final_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Mains_X2) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \DOD:PrISM:enable_final_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=SOC2, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR2_EN * CLK_50kHz_local
        );
        Output = SOC2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=SOC1, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR1_EN * CLK_50kHz_local
        );
        Output = SOC1 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\CS_DAB_1:IsCurrent:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => CLK_10kHz ,
        cs_addr_2 => \CS_DAB_1:IsCurrent:PWMUDB:tc_i\ ,
        cs_addr_1 => \CS_DAB_1:IsCurrent:PWMUDB:runmode_enable\ ,
        ce0_comb => \CS_DAB_1:IsCurrent:PWMUDB:cmp1_eq\ ,
        cl0_comb => \CS_DAB_1:IsCurrent:PWMUDB:cmp1_less\ ,
        z0_comb => \CS_DAB_1:IsCurrent:PWMUDB:tc_i\ ,
        cl1_comb => \CS_DAB_1:IsCurrent:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \CS_DAB_1:IsCurrent:PWMUDB:status_3\ ,
        chain_in => \CS_DAB_1:IsCurrent:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \CS_DAB_1:IsCurrent:PWMUDB:sP16:pwmdp:u0\

synccell: Name =\EOS1_Sync:genblk1[0]:INST\
    PORT MAP (
        clock => CLK_4MHz ,
        in => EOS1 ,
        out => Net_20932 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\EOS2_Sync:genblk1[0]:INST\
    PORT MAP (
        clock => CLK_4MHz ,
        in => EOS2 ,
        out => Net_18323 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\DSM_Sequencer:SOC_Delay:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_eq\ * 
              !\DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_less\
        );
        Output = \DSM_Sequencer:SOC_Delay:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\DOD:Net_1625\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mains_X2) => Global
            Clock Enable: PosEdge(\DOD:PrISM:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\DOD:PrISM:ce1\ * !\DOD:PrISM:cl1\
        );
        Output = \DOD:Net_1625\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DOD:Net_1554\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Mains_X2) => Global
            Clock Enable: PosEdge(\DOD:PrISM:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\DOD:PrISM:ce0\ * !\DOD:PrISM:cl0\
        );
        Output = \DOD:Net_1554\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =Global_input_6(0)_SYNC
    PORT MAP (
        in => GI_in_Bus_5 ,
        out => GI_in_Bus_5_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\DSM_Sequencer:SOC_Delay:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \DSM_Sequencer:Net_900\ * 
              \DSM_Sequencer:SOC_Delay:PWMUDB:control_7\ * 
              !\DSM_Sequencer:SOC_Delay:PWMUDB:trig_last\
            + \DSM_Sequencer:SOC_Delay:PWMUDB:control_7\ * 
              \DSM_Sequencer:SOC_Delay:PWMUDB:runmode_enable\ * 
              !\DSM_Sequencer:SOC_Delay:PWMUDB:tc_i\
        );
        Output = \DSM_Sequencer:SOC_Delay:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DSM_Sequencer:SOC_Delay:PWMUDB:trig_last\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DSM_Sequencer:Net_900\
        );
        Output = \DSM_Sequencer:SOC_Delay:PWMUDB:trig_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DSM_Sequencer:Net_938\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DSM_Sequencer:SOC_Delay:PWMUDB:control_7\ * 
              !\DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_eq\ * 
              !\DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_less\
        );
        Output = \DSM_Sequencer:Net_938\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DSM_Sequencer:SOC_Delay:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\DSM_Sequencer:SOC_Delay:PWMUDB:prevCompare1\ * 
              !\DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_eq\ * 
              !\DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_less\
        );
        Output = \DSM_Sequencer:SOC_Delay:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=SAR2_AMuxHw_Decoder_one_hot_3, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR2_AMuxHw_Decoder_is_active * !SAR2_AMuxHw_Decoder_old_id_2 * 
              SAR2_AMuxHw_Decoder_old_id_1 * SAR2_AMuxHw_Decoder_old_id_0
        );
        Output = SAR2_AMuxHw_Decoder_one_hot_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=SAR2_AMuxHw_Decoder_one_hot_2, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR2_AMuxHw_Decoder_is_active * !SAR2_AMuxHw_Decoder_old_id_2 * 
              SAR2_AMuxHw_Decoder_old_id_1 * !SAR2_AMuxHw_Decoder_old_id_0
        );
        Output = SAR2_AMuxHw_Decoder_one_hot_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=SAR2_AMuxHw_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR2_AMuxHw_Decoder_is_active * !SAR2_AMuxHw_Decoder_old_id_2 * 
              !SAR2_AMuxHw_Decoder_old_id_1 * SAR2_AMuxHw_Decoder_old_id_0
        );
        Output = SAR2_AMuxHw_Decoder_one_hot_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=SAR2_AMuxHw_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR2_AMuxHw_Decoder_is_active * !SAR2_AMuxHw_Decoder_old_id_2 * 
              !SAR2_AMuxHw_Decoder_old_id_1 * !SAR2_AMuxHw_Decoder_old_id_0
        );
        Output = SAR2_AMuxHw_Decoder_one_hot_0 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\DSM_Sequencer:SOC_Delay:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => CLK_4MHz ,
        cs_addr_2 => \DSM_Sequencer:SOC_Delay:PWMUDB:tc_i\ ,
        cs_addr_1 => \DSM_Sequencer:SOC_Delay:PWMUDB:runmode_enable\ ,
        ce0_comb => \DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_eq\ ,
        cl0_comb => \DSM_Sequencer:SOC_Delay:PWMUDB:cmp1_less\ ,
        z0_comb => \DSM_Sequencer:SOC_Delay:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \DSM_Sequencer:SOC_Delay:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIS:BSPIS:es3:SPISlave:TxStsReg\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        status_6 => \SPIS:BSPIS:es3:SPISlave:byte_complete\ ,
        status_2 => \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ ,
        status_1 => \SPIS:BSPIS:es3:SPISlave:tx_status_1\ ,
        status_0 => \SPIS:BSPIS:es3:SPISlave:tx_status_0\ ,
        interrupt => Tx_Intrpt );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=SAR2_AMuxHw_Decoder_is_active, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !SAR2_MUX_2 * SAR2_AMuxHw_Decoder_old_id_2
            + SAR2_MUX_2 * !SAR2_AMuxHw_Decoder_old_id_2
            + !SAR2_MUX_1 * SAR2_AMuxHw_Decoder_old_id_1
            + SAR2_MUX_1 * !SAR2_AMuxHw_Decoder_old_id_1
            + !SAR2_MUX_0 * SAR2_AMuxHw_Decoder_old_id_0
            + SAR2_MUX_0 * !SAR2_AMuxHw_Decoder_old_id_0
        );
        Output = SAR2_AMuxHw_Decoder_is_active (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=SAR2_AMuxHw_Decoder_old_id_2, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR2_MUX_2
        );
        Output = SAR2_AMuxHw_Decoder_old_id_2 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=SAR1_AMuxHw_Decoder_old_id_2, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR1_MUX_2
        );
        Output = SAR1_AMuxHw_Decoder_old_id_2 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=SAR1_AMuxHw_Decoder_one_hot_4, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR1_AMuxHw_Decoder_is_active * SAR1_AMuxHw_Decoder_old_id_2 * 
              !SAR1_AMuxHw_Decoder_old_id_1 * !SAR1_AMuxHw_Decoder_old_id_0
        );
        Output = SAR1_AMuxHw_Decoder_one_hot_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=SAR1_AMuxHw_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR1_MUX_0
        );
        Output = SAR1_AMuxHw_Decoder_old_id_0 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=SAR1_AMuxHw_Decoder_old_id_1, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR1_MUX_1
        );
        Output = SAR1_AMuxHw_Decoder_old_id_1 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=SAR1_AMuxHw_Decoder_one_hot_3, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR1_AMuxHw_Decoder_is_active * !SAR1_AMuxHw_Decoder_old_id_2 * 
              SAR1_AMuxHw_Decoder_old_id_1 * SAR1_AMuxHw_Decoder_old_id_0
        );
        Output = SAR1_AMuxHw_Decoder_one_hot_3 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\DOD:PrISM:sC16:PrISMdp:u1\
    PORT MAP (
        clock => Mains_X2 ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \DOD:PrISM:ce0\ ,
        cl0_comb => \DOD:PrISM:cl0\ ,
        ce1_comb => \DOD:PrISM:ce1\ ,
        cl1_comb => \DOD:PrISM:cl1\ ,
        chain_in => \DOD:PrISM:sC16:PrISMdp:carry\ ,
        clk_en => \DOD:PrISM:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001100000000111101110000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\DOD:PrISM:enable_final_reg\)
    Previous in chain : \DOD:PrISM:sC16:PrISMdp:u0\

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=SAR1_MUX_1, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: PosEdge(Net_20932)
        Main Equation            : 2 pterms
        (
              !SAR1_MUX_2 * !SAR1_MUX_1 * SAR1_MUX_0
            + !SAR1_MUX_2 * SAR1_MUX_1 * !SAR1_MUX_0
        );
        Output = SAR1_MUX_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=SAR1_MUX_2, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: PosEdge(Net_20932)
        Main Equation            : 1 pterm
        (
              !SAR1_MUX_2 * SAR1_MUX_1 * SAR1_MUX_0
        );
        Output = SAR1_MUX_2 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=SAR1_MUX_0, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (CLK_4MHz) => Global
            Clock Enable: PosEdge(Net_20932)
        Main Equation            : 1 pterm
        (
              !SAR1_MUX_2 * !SAR1_MUX_0
        );
        Output = SAR1_MUX_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\ * 
              \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=SAR1_AMuxHw_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR1_AMuxHw_Decoder_is_active * !SAR1_AMuxHw_Decoder_old_id_2 * 
              !SAR1_AMuxHw_Decoder_old_id_1 * SAR1_AMuxHw_Decoder_old_id_0
        );
        Output = SAR1_AMuxHw_Decoder_one_hot_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=SAR1_AMuxHw_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR1_AMuxHw_Decoder_is_active * !SAR1_AMuxHw_Decoder_old_id_2 * 
              !SAR1_AMuxHw_Decoder_old_id_1 * !SAR1_AMuxHw_Decoder_old_id_0
        );
        Output = SAR1_AMuxHw_Decoder_one_hot_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=SAR1_AMuxHw_Decoder_one_hot_2, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR1_AMuxHw_Decoder_is_active * !SAR1_AMuxHw_Decoder_old_id_2 * 
              SAR1_AMuxHw_Decoder_old_id_1 * !SAR1_AMuxHw_Decoder_old_id_0
        );
        Output = SAR1_AMuxHw_Decoder_one_hot_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=DSM_AMuxHw_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_MUX_0
        );
        Output = DSM_AMuxHw_Decoder_old_id_0 (fanout=6)
        Properties               : 
        {
        }
}

statusicell: Name =\DSM_Sequencer:SOC_Delay:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => CLK_4MHz ,
        status_5 => \DSM_Sequencer:SOC_Delay:PWMUDB:status_5\ ,
        status_3 => \DSM_Sequencer:SOC_Delay:PWMUDB:status_3\ ,
        status_2 => \DSM_Sequencer:SOC_Delay:PWMUDB:tc_i\ ,
        status_0 => \DSM_Sequencer:SOC_Delay:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=SAR1_AMuxHw_Decoder_is_active, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !SAR1_AMuxHw_Decoder_old_id_2 * SAR1_MUX_2
            + SAR1_AMuxHw_Decoder_old_id_2 * !SAR1_MUX_2
            + !SAR1_AMuxHw_Decoder_old_id_1 * SAR1_MUX_1
            + SAR1_AMuxHw_Decoder_old_id_1 * !SAR1_MUX_1
            + !SAR1_AMuxHw_Decoder_old_id_0 * SAR1_MUX_0
            + SAR1_AMuxHw_Decoder_old_id_0 * !SAR1_MUX_0
        );
        Output = SAR1_AMuxHw_Decoder_is_active (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=DSM_AMuxHw_Decoder_one_hot_4, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_AMuxHw_Decoder_is_active * DSM_AMuxHw_Decoder_old_id_2 * 
              !DSM_AMuxHw_Decoder_old_id_1 * !DSM_AMuxHw_Decoder_old_id_0
        );
        Output = DSM_AMuxHw_Decoder_one_hot_4 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=DSM_AMuxHw_Decoder_one_hot_3, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_AMuxHw_Decoder_is_active * !DSM_AMuxHw_Decoder_old_id_2 * 
              DSM_AMuxHw_Decoder_old_id_1 * DSM_AMuxHw_Decoder_old_id_0
        );
        Output = DSM_AMuxHw_Decoder_one_hot_3 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=SAR2_AMuxHw_Decoder_one_hot_4, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SAR2_AMuxHw_Decoder_is_active * SAR2_AMuxHw_Decoder_old_id_2 * 
              !SAR2_AMuxHw_Decoder_old_id_1 * !SAR2_AMuxHw_Decoder_old_id_0
        );
        Output = SAR2_AMuxHw_Decoder_one_hot_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=DSM_AMuxHw_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_AMuxHw_Decoder_is_active * !DSM_AMuxHw_Decoder_old_id_2 * 
              !DSM_AMuxHw_Decoder_old_id_1 * DSM_AMuxHw_Decoder_old_id_0
        );
        Output = DSM_AMuxHw_Decoder_one_hot_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=DSM_AMuxHw_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_AMuxHw_Decoder_is_active * !DSM_AMuxHw_Decoder_old_id_2 * 
              !DSM_AMuxHw_Decoder_old_id_1 * !DSM_AMuxHw_Decoder_old_id_0
        );
        Output = DSM_AMuxHw_Decoder_one_hot_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=DSM_AMuxHw_Decoder_one_hot_2, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              DSM_AMuxHw_Decoder_is_active * !DSM_AMuxHw_Decoder_old_id_2 * 
              DSM_AMuxHw_Decoder_old_id_1 * !DSM_AMuxHw_Decoder_old_id_0
        );
        Output = DSM_AMuxHw_Decoder_one_hot_2 (fanout=3)
        Properties               : 
        {
        }
}

controlcell: Name =\DSM_Sequencer:SOC_Delay:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => CLK_4MHz ,
        control_7 => \DSM_Sequencer:SOC_Delay:PWMUDB:control_7\ ,
        control_6 => \DSM_Sequencer:SOC_Delay:PWMUDB:control_6\ ,
        control_5 => \DSM_Sequencer:SOC_Delay:PWMUDB:control_5\ ,
        control_4 => \DSM_Sequencer:SOC_Delay:PWMUDB:control_4\ ,
        control_3 => \DSM_Sequencer:SOC_Delay:PWMUDB:control_3\ ,
        control_2 => \DSM_Sequencer:SOC_Delay:PWMUDB:control_2\ ,
        control_1 => \DSM_Sequencer:SOC_Delay:PWMUDB:control_1\ ,
        control_0 => \DSM_Sequencer:SOC_Delay:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\DSM_Sequencer:Sync1:genblk1[0]:INST\
    PORT MAP (
        clock => CLK_4MHz ,
        in => DSM_EOC ,
        out => \DSM_Sequencer:Net_900\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =isr_SPIS_Rx
        PORT MAP (
            interrupt => Rx_Data_Done );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =Heat_Counter_isr
        PORT MAP (
            interrupt => Net_22674 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =ISR_DSM_DMA
        PORT MAP (
            interrupt => Net_7018 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =ISR_SAR1_AnlgIn_DMA
        PORT MAP (
            interrupt => Net_12336 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =ISR_SAR2_IDs_DMA
        PORT MAP (
            interrupt => Net_12333 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =\CS_DAB_1:P_isr\
        PORT MAP (
            interrupt => \CS_DAB_1:Net_931\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(6)] 
    interrupt: Name =\CS_DAB_1:Z_isr\
        PORT MAP (
            interrupt => \CS_DAB_1:Net_962\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(7)] 
    interrupt: Name =\CS_DAB_2:P_isr\
        PORT MAP (
            interrupt => \CS_DAB_2:Net_931\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(8)] 
    interrupt: Name =\CS_DAB_2:Z_isr\
        PORT MAP (
            interrupt => \CS_DAB_2:Net_962\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(9)] 
    interrupt: Name =\DOD:SPWM:isr_Load\
        PORT MAP (
            interrupt => \DOD:SPWM:LD_RS\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(10)] 
    interrupt: Name =\SAR1:IRQ\
        PORT MAP (
            interrupt => Net_5709 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(11)] 
    interrupt: Name =\SAR2:IRQ\
        PORT MAP (
            interrupt => EOC2 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =isr_LogicFunc
        PORT MAP (
            interrupt => Logic_Func_interrupt );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(13)] 
    interrupt: Name =isr_Safety_Relay
        PORT MAP (
            interrupt => Net_18598 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(14)] 
    interrupt: Name =isr_Timer
        PORT MAP (
            interrupt => CLK_1kHz_local );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\DSM:IRQ\
        PORT MAP (
            interrupt => DSM_EOC );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: 
  Dma@ [DrqHod=(0)][DrqId=(0)] 
    drqcell: Name =DMA_RX_S
        PORT MAP (
            dmareq => SyncRxIntrpt ,
            termin => zero ,
            termout => Rx_Data_Done );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(1)] 
    drqcell: Name =SAR1_AnlgIn_DMA
        PORT MAP (
            dmareq => Net_5709 ,
            termin => zero ,
            termout => Net_12336 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(2)] 
    drqcell: Name =SAR2_IDs_DMA
        PORT MAP (
            dmareq => Net_8026 ,
            termin => zero ,
            termout => Net_12333 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(3)] 
    drqcell: Name =\CS_DAB_1:Store_Peak_DMA\
        PORT MAP (
            dmareq => \CS_DAB_1:Net_892\ ,
            termin => zero ,
            termout => \CS_DAB_1:Net_931\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(4)] 
    drqcell: Name =\CS_DAB_1:Store_Zero_DMA\
        PORT MAP (
            dmareq => \CS_DAB_1:Net_906\ ,
            termin => zero ,
            termout => \CS_DAB_1:Net_962\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(5)] 
    drqcell: Name =\CS_DAB_2:Store_Peak_DMA\
        PORT MAP (
            dmareq => \CS_DAB_2:Net_892\ ,
            termin => zero ,
            termout => \CS_DAB_2:Net_931\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(6)] 
    drqcell: Name =\CS_DAB_2:Store_Zero_DMA\
        PORT MAP (
            dmareq => \CS_DAB_2:Net_906\ ,
            termin => zero ,
            termout => \CS_DAB_2:Net_962\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(7)] 
    drqcell: Name =DMA_TX_S
        PORT MAP (
            dmareq => Tx_Intrpt ,
            termin => zero ,
            termout => Tx_Data_done );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(8)] 
    drqcell: Name =\CS_DAB_1:Main_DMA\
        PORT MAP (
            dmareq => SAR2_CH1 ,
            termin => zero ,
            termout => \CS_DAB_1:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(9)] 
    drqcell: Name =\CS_DAB_1:Peak_DMA\
        PORT MAP (
            dmareq => \CS_DAB_1:Net_954\ ,
            termin => zero ,
            termout => \CS_DAB_1:Net_892\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(10)] 
    drqcell: Name =DSM_DMA
        PORT MAP (
            dmareq => DSM_EOC ,
            termin => zero ,
            termout => Net_7018 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(11)] 
    drqcell: Name =\CS_DAB_1:Zero_DMA\
        PORT MAP (
            dmareq => \CS_DAB_1:Net_1045\ ,
            termin => zero ,
            termout => \CS_DAB_1:Net_906\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(12)] 
    drqcell: Name =\CS_DAB_2:Main_DMA\
        PORT MAP (
            dmareq => SAR2_CH2 ,
            termin => zero ,
            termout => \CS_DAB_2:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(13)] 
    drqcell: Name =\CS_DAB_2:Peak_DMA\
        PORT MAP (
            dmareq => \CS_DAB_2:Net_954\ ,
            termin => zero ,
            termout => \CS_DAB_2:Net_892\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(14)] 
    drqcell: Name =\CS_DAB_2:Zero_DMA\
        PORT MAP (
            dmareq => \CS_DAB_2:Net_1045\ ,
            termin => zero ,
            termout => \CS_DAB_2:Net_906\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = DAC_for_4_20mA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DAC_for_4_20mA_1(0)__PA ,
        analog_term => \VDAC1_Flwr:Net_29\ ,
        pad => DAC_for_4_20mA_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PT3_current_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PT3_current_out(0)__PA ,
        analog_term => Net_3272 ,
        pad => PT3_current_out(0)_PAD ,
        input => DSM_AMuxHw_Decoder_one_hot_3 );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PT4_ADC_IN_P(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PT4_ADC_IN_P(0)__PA ,
        analog_term => Net_187 ,
        pad => PT4_ADC_IN_P(0)_PAD ,
        input => DSM_AMuxHw_Decoder_one_hot_4 );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PT4_ADC_IN_N(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PT4_ADC_IN_N(0)__PA ,
        analog_term => Net_7034 ,
        pad => PT4_ADC_IN_N(0)_PAD ,
        input => DSM_AMuxHw_Decoder_one_hot_4 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = I4_20mA_input_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I4_20mA_input_2(0)__PA ,
        analog_term => Net_21203 ,
        pad => I4_20mA_input_2(0)_PAD ,
        input => SAR1_AMuxHw_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PT2_current_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PT2_current_out(0)__PA ,
        analog_term => Net_9444 ,
        pad => PT2_current_out(0)_PAD ,
        input => DSM_AMuxHw_Decoder_one_hot_2 );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PT3_ADC_IN_P(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PT3_ADC_IN_P(0)__PA ,
        analog_term => Net_531 ,
        pad => PT3_ADC_IN_P(0)_PAD ,
        input => DSM_AMuxHw_Decoder_one_hot_3 );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PT3_ADC_IN_N(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PT3_ADC_IN_N(0)__PA ,
        analog_term => Net_7033 ,
        pad => PT3_ADC_IN_N(0)_PAD ,
        input => DSM_AMuxHw_Decoder_one_hot_3 );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Safety_Relay(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Safety_Relay(0)__PA ,
        input => Net_18598 ,
        annotation => Net_6532 ,
        pad => Safety_Relay(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Debug_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Debug_Pin(0)__PA ,
        analog_term => Net_14846 ,
        pad => Debug_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Bridge_H_S_out_CH2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Bridge_H_S_out_CH2(0)__PA ,
        input => Net_15702 ,
        pad => Bridge_H_S_out_CH2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Bridge_L_S_out_CH2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Bridge_L_S_out_CH2(0)__PA ,
        pad => Bridge_L_S_out_CH2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = GREEN_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GREEN_LED(0)__PA ,
        annotation => Net_5493 ,
        pad => GREEN_LED(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RED_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RED_LED(0)__PA ,
        annotation => Net_10415 ,
        pad => RED_LED(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Digital_out_0_5A_CH1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Digital_out_0_5A_CH1(0)__PA ,
        input => Heat_Out ,
        pad => Digital_out_0_5A_CH1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Digital_out_0_5A_CH2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Digital_out_0_5A_CH2(0)__PA ,
        input => Safety_Output ,
        pad => Digital_out_0_5A_CH2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Digital_out_0_5A_CH3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Digital_out_0_5A_CH3(0)__PA ,
        input => Net_15699 ,
        pad => Digital_out_0_5A_CH3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Digital_out_0_5A_CH4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Digital_out_0_5A_CH4(0)__PA ,
        input => Net_14549 ,
        pad => Digital_out_0_5A_CH4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Diagnostic_feedback_CH3_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Diagnostic_feedback_CH3_4(0)__PA ,
        pad => Diagnostic_feedback_CH3_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Diagnostic_feedback_CH1_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Diagnostic_feedback_CH1_2(0)__PA ,
        pad => Diagnostic_feedback_CH1_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Bridge_H_S_out_CH1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Bridge_H_S_out_CH1(0)__PA ,
        input => Net_18477 ,
        pad => Bridge_H_S_out_CH1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Bridge_L_S_out_CH1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Bridge_L_S_out_CH1(0)__PA ,
        pad => Bridge_L_S_out_CH1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Bridge_current_FB_CH2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Bridge_current_FB_CH2(0)__PA ,
        analog_term => Net_7718 ,
        pad => Bridge_current_FB_CH2(0)_PAD ,
        input => SAR1_AMuxHw_Decoder_one_hot_4 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = output_connector_ID(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => output_connector_ID(0)__PA ,
        analog_term => Net_12236 ,
        pad => output_connector_ID(0)_PAD ,
        input => SAR2_AMuxHw_Decoder_one_hot_4 );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \DSM:Bypass_P32(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \DSM:Bypass_P32(0)\__PA ,
        analog_term => \DSM:Net_41\ ,
        pad => \DSM:Bypass_P32(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Current_Sensor_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Current_Sensor_1(0)__PA ,
        analog_term => Net_18745 ,
        pad => Current_Sensor_1(0)_PAD ,
        input => SAR2_AMuxHw_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Bridge_current_FB_CH1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Bridge_current_FB_CH1(0)__PA ,
        analog_term => Net_12341 ,
        pad => Bridge_current_FB_CH1(0)_PAD ,
        input => SAR1_AMuxHw_Decoder_one_hot_3 );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PT_cal_current_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PT_cal_current_out(0)__PA ,
        analog_term => Net_9443 ,
        pad => PT_cal_current_out(0)_PAD ,
        input => DSM_AMuxHw_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DAC_for_4_20mA_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DAC_for_4_20mA_2(0)__PA ,
        analog_term => \VDAC2_Flwr:Net_29\ ,
        pad => DAC_for_4_20mA_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Current_Sensor_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Current_Sensor_2(0)__PA ,
        analog_term => Net_17383 ,
        pad => Current_Sensor_2(0)_PAD ,
        input => SAR2_AMuxHw_Decoder_one_hot_1 );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = I4_20mA_input_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => I4_20mA_input_1(0)__PA ,
        analog_term => Net_21205 ,
        pad => I4_20mA_input_1(0)_PAD ,
        input => SAR1_AMuxHw_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PT4_current_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PT4_current_out(0)__PA ,
        analog_term => Net_9484 ,
        pad => PT4_current_out(0)_PAD ,
        input => DSM_AMuxHw_Decoder_one_hot_4 );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PT2_ADC_IN_P(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PT2_ADC_IN_P(0)__PA ,
        analog_term => Net_9487 ,
        pad => PT2_ADC_IN_P(0)_PAD ,
        input => DSM_AMuxHw_Decoder_one_hot_2 );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PT2_ADC_IN_N(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PT2_ADC_IN_N(0)__PA ,
        analog_term => Net_9489 ,
        pad => PT2_ADC_IN_N(0)_PAD ,
        input => DSM_AMuxHw_Decoder_one_hot_2 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SSR_Thermistor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SSR_Thermistor(0)__PA ,
        analog_term => Net_18903 ,
        pad => SSR_Thermistor(0)_PAD ,
        input => SAR1_AMuxHw_Decoder_one_hot_2 );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PT1_current_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PT1_current_out(0)__PA ,
        analog_term => Net_9483 ,
        pad => PT1_current_out(0)_PAD ,
        input => DSM_AMuxHw_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PT1_ADC_IN_P(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PT1_ADC_IN_P(0)__PA ,
        analog_term => Net_9488 ,
        pad => PT1_ADC_IN_P(0)_PAD ,
        input => DSM_AMuxHw_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PT1_ADC_IN_N(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PT1_ADC_IN_N(0)__PA ,
        analog_term => Net_9490 ,
        pad => PT1_ADC_IN_N(0)_PAD ,
        input => DSM_AMuxHw_Decoder_one_hot_1 );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = Global_input_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Global_input_1(0)__PA ,
        fb => GI_in_Bus_0 ,
        pad => Global_input_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Global_input_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Global_input_2(0)__PA ,
        fb => GI_in_Bus_1 ,
        pad => Global_input_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Global_input_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Global_input_3(0)__PA ,
        fb => GI_in_Bus_2 ,
        pad => Global_input_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Global_input_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Global_input_4(0)__PA ,
        fb => GI_in_Bus_3 ,
        pad => Global_input_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Global_input_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Global_input_5(0)__PA ,
        fb => GI_in_Bus_4 ,
        pad => Global_input_5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Direct_PSOC_to_micro_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Direct_PSOC_to_micro_1(0)__PA ,
        pad => Direct_PSOC_to_micro_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Direct_PSOC_to_micro_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Direct_PSOC_to_micro_2(0)__PA ,
        pad => Direct_PSOC_to_micro_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = safety_feedback(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => safety_feedback(0)__PA ,
        fb => Net_10153 ,
        annotation => Realy_Feedback ,
        pad => safety_feedback(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = SPI_chip_select(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_chip_select(0)__PA ,
        fb => CS ,
        pad => SPI_chip_select(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SPI_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_MISO(0)__PA ,
        oe => Net_4333 ,
        input => miso ,
        pad => SPI_MISO(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SPI_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_MOSI(0)__PA ,
        fb => mosi ,
        pad => SPI_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SPI_SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_SCLK(0)__PA ,
        fb => CLK0 ,
        pad => SPI_SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Digital_input_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Digital_input_3(0)__PA ,
        fb => DI_in_Bus_2 ,
        pad => Digital_input_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Digital_input_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Digital_input_4(0)__PA ,
        fb => DI_in_Bus_3 ,
        pad => Digital_input_4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Digital_input_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Digital_input_5(0)__PA ,
        fb => DI_in_Bus_4 ,
        pad => Digital_input_5(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Digital_input_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Digital_input_6(0)__PA ,
        fb => DI_in_Bus_5 ,
        pad => Digital_input_6(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Global_input_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Global_input_6(0)__PA ,
        fb => GI_in_Bus_5 ,
        pad => Global_input_6(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ZERO_CROSS_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ZERO_CROSS_1(0)__PA ,
        pad => ZERO_CROSS_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = ZERO_CROSS_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ZERO_CROSS_2(0)__PA ,
        pad => ZERO_CROSS_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ZERO_CROSS_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ZERO_CROSS_3(0)__PA ,
        pad => ZERO_CROSS_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PSOC_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PSOC_RX(0)__PA ,
        input => CS2_detected ,
        pad => PSOC_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PSOC_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PSOC_TX(0)__PA ,
        input => CS1_detected ,
        pad => PSOC_TX(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Input_connector_ID_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Input_connector_ID_2(0)__PA ,
        analog_term => Net_17379 ,
        pad => Input_connector_ID_2(0)_PAD ,
        input => SAR2_AMuxHw_Decoder_one_hot_3 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Input_connector_ID_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Input_connector_ID_1(0)__PA ,
        analog_term => Net_17360 ,
        pad => Input_connector_ID_1(0)_PAD ,
        input => SAR2_AMuxHw_Decoder_one_hot_2 );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PT_cal_ADC_IN_P(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PT_cal_ADC_IN_P(0)__PA ,
        analog_term => Net_12041 ,
        pad => PT_cal_ADC_IN_P(0)_PAD ,
        input => DSM_AMuxHw_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PT_cal_ADC_IN_N(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PT_cal_ADC_IN_N(0)__PA ,
        analog_term => Net_2415 ,
        pad => PT_cal_ADC_IN_N(0)_PAD ,
        input => DSM_AMuxHw_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Digital_input_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Digital_input_1(0)__PA ,
        fb => DI_in_Bus_0 ,
        pad => Digital_input_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Digital_input_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Digital_input_2(0)__PA ,
        fb => DI_in_Bus_1 ,
        pad => Digital_input_2(0)_PAD );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \DSM:Net_93\ ,
            dclk_0 => \DSM:Net_93_local\ ,
            dclk_glb_1 => \SPIS:Net_81\ ,
            dclk_1 => \SPIS:Net_81_local\ ,
            dclk_glb_2 => CLK_4MHz ,
            dclk_2 => CLK_4MHz_local ,
            aclk_glb_0 => \SAR1:Net_221\ ,
            aclk_0 => \SAR1:Net_221_local\ ,
            clk_a_dig_glb_0 => \SAR1:Net_221_adig\ ,
            clk_a_dig_0 => \SAR1:Net_221_adig_local\ ,
            aclk_glb_1 => \SAR2:Net_221\ ,
            aclk_1 => \SAR2:Net_221_local\ ,
            clk_a_dig_glb_1 => \SAR2:Net_221_adig\ ,
            clk_a_dig_1 => \SAR2:Net_221_adig_local\ ,
            aclk_glb_2 => \DSM:Net_488\ ,
            aclk_2 => \DSM:Net_488_local\ ,
            clk_a_dig_glb_2 => \DSM:Net_488_adig\ ,
            clk_a_dig_2 => \DSM:Net_488_adig_local\ ,
            dclk_glb_3 => CLK_50kHz ,
            dclk_3 => CLK_50kHz_local ,
            dclk_glb_4 => CLK_10kHz ,
            dclk_4 => CLK_10kHz_local ,
            dclk_glb_5 => CLK_1kHz ,
            dclk_5 => CLK_1kHz_local ,
            dclk_glb_6 => CLK_200Hz ,
            dclk_6 => CLK_200Hz_local ,
            dclk_glb_7 => Mains_X2 ,
            dclk_7 => Mains_X2_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: 
    DS Modulator @ [FFB(DSM,0)]: 
    dsmodcell: Name =\DSM:DSM\
        PORT MAP (
            aclock => \DSM:Net_488\ ,
            vplus => Net_6258 ,
            vminus => \DSM:Net_520\ ,
            reset_dec => \DSM:mod_reset\ ,
            extclk_cp_udb => \DSM:Net_93_local\ ,
            ext_pin_1 => \DSM:Net_573\ ,
            ext_pin_2 => \DSM:Net_41\ ,
            ext_vssa => \DSM:Net_109\ ,
            qtz_ref => \DSM:Net_677\ ,
            dec_clock => \DSM:aclock\ ,
            mod_dat_3 => \DSM:mod_dat_3\ ,
            mod_dat_2 => \DSM:mod_dat_2\ ,
            mod_dat_1 => \DSM:mod_dat_1\ ,
            mod_dat_0 => \DSM:mod_dat_0\ ,
            dout_udb_7 => \DSM:Net_245_7\ ,
            dout_udb_6 => \DSM:Net_245_6\ ,
            dout_udb_5 => \DSM:Net_245_5\ ,
            dout_udb_4 => \DSM:Net_245_4\ ,
            dout_udb_3 => \DSM:Net_245_3\ ,
            dout_udb_2 => \DSM:Net_245_2\ ,
            dout_udb_1 => \DSM:Net_245_1\ ,
            dout_udb_0 => \DSM:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Fixed Function block hod @ [FFB(Decimator,0)]: 
    Decimator Block @ [FFB(Decimator,0)]: 
    decimatorcell: Name =\DSM:DEC\
        PORT MAP (
            aclock => \DSM:aclock\ ,
            mod_dat_3 => \DSM:mod_dat_3\ ,
            mod_dat_2 => \DSM:mod_dat_2\ ,
            mod_dat_1 => \DSM:mod_dat_1\ ,
            mod_dat_0 => \DSM:mod_dat_0\ ,
            ext_start => DSM_SOC ,
            modrst => \DSM:mod_reset\ ,
            interrupt => DSM_EOC );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: 
    SC Block @ [FFB(SC,2)]: 
    sccell: Name =\SAR1_Flwr:SC\
        PORT MAP (
            vref => \SAR1_Flwr:Net_105\ ,
            vin => Net_21963 ,
            modout => \SAR1_Flwr:Net_56\ ,
            vout => Net_21975 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ [FFB(SC,3)]: 
    sccell: Name =\SAR2_Flwr:SC\
        PORT MAP (
            vref => \SAR2_Flwr:Net_105\ ,
            vin => Net_21122 ,
            modout => \SAR2_Flwr:Net_56\ ,
            vout => Net_18607 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\DOD:PWM_1:PWMHW\
        PORT MAP (
            clock => CLK_10kHz ,
            kill => \DOD:Kill_PWM1\ ,
            enable => __ONE__ ,
            tc => \DOD:PWM_1:Net_63\ ,
            cmp => Net_16663 ,
            irq => \DOD:PWM_1:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,1)]: 
    timercell: Name =\DOD:PWM_2:PWMHW\
        PORT MAP (
            clock => CLK_10kHz ,
            kill => \DOD:Kill_PWM2\ ,
            enable => __ONE__ ,
            tc => \DOD:PWM_2:Net_63\ ,
            cmp => Net_21935 ,
            irq => \DOD:PWM_2:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,2)]: 
    timercell: Name =\DOD:PWM_3:PWMHW\
        PORT MAP (
            clock => CLK_10kHz ,
            kill => \DOD:Kill_HB_PWM1\ ,
            enable => __ONE__ ,
            tc => \DOD:PWM_3:Net_63\ ,
            cmp => Net_17075 ,
            irq => \DOD:PWM_3:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,3)]: 
    timercell: Name =\DOD:PWM_4:PWMHW\
        PORT MAP (
            clock => CLK_10kHz ,
            kill => \DOD:Kill_HB_PWM2\ ,
            enable => __ONE__ ,
            tc => \DOD:PWM_4:Net_63\ ,
            cmp => Net_17076 ,
            irq => \DOD:PWM_4:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: 
    VIDAC Block @ [FFB(VIDAC,0)]: 
    vidaccell: Name =\Task_Indctr_VDAC:viDAC8\
        PORT MAP (
            vout => Net_14846 ,
            iout => \Task_Indctr_VDAC:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,1)]: 
    vidaccell: Name =\VDAC1:viDAC8\
        PORT MAP (
            vout => Net_11810 ,
            iout => \VDAC1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,2)]: 
    vidaccell: Name =\IDAC:viDAC8\
        PORT MAP (
            ioff => \IDAC:Net_123\ ,
            vout => \IDAC:Net_124\ ,
            iout => Net_7045 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,3)]: 
    vidaccell: Name =\VDAC2:viDAC8\
        PORT MAP (
            vout => Net_4323 ,
            iout => \VDAC2:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Fixed Function block hod @ [FFB(OpAmp,0)]: 
    Opamp Block @ [FFB(OpAmp,1)]: 
    abufcell: Name =\VDAC2_Flwr:ABuf\
        PORT MAP (
            vplus => Net_4323 ,
            vminus => \VDAC2_Flwr:Net_29\ ,
            vout => \VDAC2_Flwr:Net_29\ );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ [FFB(OpAmp,2)]: 
    abufcell: Name =\VDAC1_Flwr:ABuf\
        PORT MAP (
            vplus => Net_11810 ,
            vminus => \VDAC1_Flwr:Net_29\ ,
            vout => \VDAC1_Flwr:Net_29\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,13)]: 
    vrefcell: Name =\SAR1:vRef_Vdda_1\
        PORT MAP (
            vout => \SAR1:Net_248\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: 
    SAR @ [FFB(SAR,0)]: 
    sarcell: Name =\SAR1:ADC_SAR\
        PORT MAP (
            vplus => Net_21975 ,
            vminus => \SAR1:Net_126\ ,
            ext_pin => \SAR1:Net_215\ ,
            vrefhi_out => \SAR1:Net_126\ ,
            vref => \SAR1:Net_248\ ,
            clock => \SAR1:Net_221\ ,
            pump_clock => \SAR1:Net_221\ ,
            sof_udb => SOC1 ,
            irq => \SAR1:Net_252\ ,
            next => EOS1 ,
            data_out_udb_11 => \SAR1:Net_207_11\ ,
            data_out_udb_10 => \SAR1:Net_207_10\ ,
            data_out_udb_9 => \SAR1:Net_207_9\ ,
            data_out_udb_8 => \SAR1:Net_207_8\ ,
            data_out_udb_7 => \SAR1:Net_207_7\ ,
            data_out_udb_6 => \SAR1:Net_207_6\ ,
            data_out_udb_5 => \SAR1:Net_207_5\ ,
            data_out_udb_4 => \SAR1:Net_207_4\ ,
            data_out_udb_3 => \SAR1:Net_207_3\ ,
            data_out_udb_2 => \SAR1:Net_207_2\ ,
            data_out_udb_1 => \SAR1:Net_207_1\ ,
            data_out_udb_0 => \SAR1:Net_207_0\ ,
            eof_udb => Net_5709 );
        Properties:
        {
            cy_registers = ""
        }
    SAR @ [FFB(SAR,1)]: 
    sarcell: Name =\SAR2:ADC_SAR\
        PORT MAP (
            vplus => Net_18607 ,
            vminus => \SAR2:Net_126\ ,
            ext_pin => \SAR2:Net_215\ ,
            vrefhi_out => \SAR2:Net_126\ ,
            vref => \SAR1:Net_248\ ,
            clock => \SAR2:Net_221\ ,
            pump_clock => \SAR2:Net_221\ ,
            sof_udb => SOC2 ,
            irq => \SAR2:Net_252\ ,
            next => EOS2 ,
            data_out_udb_11 => \SAR2:Net_207_11\ ,
            data_out_udb_10 => \SAR2:Net_207_10\ ,
            data_out_udb_9 => \SAR2:Net_207_9\ ,
            data_out_udb_8 => \SAR2:Net_207_8\ ,
            data_out_udb_7 => \SAR2:Net_207_7\ ,
            data_out_udb_6 => \SAR2:Net_207_6\ ,
            data_out_udb_5 => \SAR2:Net_207_5\ ,
            data_out_udb_4 => \SAR2:Net_207_4\ ,
            data_out_udb_3 => \SAR2:Net_207_3\ ,
            data_out_udb_2 => \SAR2:Net_207_2\ ,
            data_out_udb_1 => \SAR2:Net_207_1\ ,
            data_out_udb_0 => \SAR2:Net_207_0\ ,
            eof_udb => EOC2 );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =DSM_AMuxHw_CYAMUXSIDE_A
        PORT MAP (
            muxin_4 => Net_187 ,
            muxin_3 => Net_531 ,
            muxin_2 => Net_9487 ,
            muxin_1 => Net_9488 ,
            muxin_0 => Net_12041 ,
            vout => Net_6258 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "00000"
            muxin_width = 5
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =DSM_AMuxHw_CYAMUXSIDE_B
        PORT MAP (
            muxin_4 => Net_7034 ,
            muxin_3 => Net_7033 ,
            muxin_2 => Net_9489 ,
            muxin_1 => Net_9490 ,
            muxin_0 => Net_2415 ,
            vout => \DSM:Net_520\ );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "00000"
            muxin_width = 5
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =IDAC_AMuxHw
        PORT MAP (
            muxin_4 => Net_9484 ,
            muxin_3 => Net_3272 ,
            muxin_2 => Net_9444 ,
            muxin_1 => Net_9483 ,
            muxin_0 => Net_9443 ,
            vout => Net_7045 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "00000"
            muxin_width = 5
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =SAR1_AMuxHw
        PORT MAP (
            muxin_4 => Net_7718 ,
            muxin_3 => Net_12341 ,
            muxin_2 => Net_18903 ,
            muxin_1 => Net_21203 ,
            muxin_0 => Net_21205 ,
            vout => Net_21963 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "00000"
            muxin_width = 5
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =SAR2_AMuxHw
        PORT MAP (
            muxin_4 => Net_12236 ,
            muxin_3 => Net_17379 ,
            muxin_2 => Net_17360 ,
            muxin_1 => Net_17383 ,
            muxin_0 => Net_18745 ,
            vout => Net_21122 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "00000"
            muxin_width = 5
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                              | 
Port | Pin | Fixed |      Type |       Drive Mode |                         Name | Connections
-----+-----+-------+-----------+------------------+------------------------------+-----------------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |          DAC_for_4_20mA_1(0) | Analog(\VDAC1_Flwr:Net_29\)
     |   1 |     * |      NONE |      HI_Z_ANALOG |           PT3_current_out(0) | In(DSM_AMuxHw_Decoder_one_hot_3), Analog(Net_3272)
     |   2 |     * |      NONE |      HI_Z_ANALOG |              PT4_ADC_IN_P(0) | In(DSM_AMuxHw_Decoder_one_hot_4), Analog(Net_187)
     |   3 |     * |      NONE |      HI_Z_ANALOG |              PT4_ADC_IN_N(0) | In(DSM_AMuxHw_Decoder_one_hot_4), Analog(Net_7034)
     |   4 |     * |      NONE |      HI_Z_ANALOG |           I4_20mA_input_2(0) | In(SAR1_AMuxHw_Decoder_one_hot_1), Analog(Net_21203)
     |   5 |     * |      NONE |      HI_Z_ANALOG |           PT2_current_out(0) | In(DSM_AMuxHw_Decoder_one_hot_2), Analog(Net_9444)
     |   6 |     * |      NONE |      HI_Z_ANALOG |              PT3_ADC_IN_P(0) | In(DSM_AMuxHw_Decoder_one_hot_3), Analog(Net_531)
     |   7 |     * |      NONE |      HI_Z_ANALOG |              PT3_ADC_IN_N(0) | In(DSM_AMuxHw_Decoder_one_hot_3), Analog(Net_7033)
-----+-----+-------+-----------+------------------+------------------------------+-----------------------------------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |              Safety_Relay(0) | In(Net_18598)
     |   3 |     * |      NONE |      HI_Z_ANALOG |                 Debug_Pin(0) | Analog(Net_14846)
     |   4 |     * |      NONE |         CMOS_OUT |        Bridge_H_S_out_CH2(0) | In(Net_15702)
     |   5 |     * |      NONE |         CMOS_OUT |        Bridge_L_S_out_CH2(0) | 
     |   6 |     * |      NONE |    RES_PULL_DOWN |                 GREEN_LED(0) | 
     |   7 |     * |      NONE |    RES_PULL_DOWN |                   RED_LED(0) | 
-----+-----+-------+-----------+------------------+------------------------------+-----------------------------------------------------
   2 |   0 |     * |      NONE |      RES_PULL_UP |      Digital_out_0_5A_CH1(0) | In(Heat_Out)
     |   1 |     * |      NONE |         CMOS_OUT |      Digital_out_0_5A_CH2(0) | In(Safety_Output)
     |   2 |     * |      NONE |         CMOS_OUT |      Digital_out_0_5A_CH3(0) | In(Net_15699)
     |   3 |     * |      NONE |         CMOS_OUT |      Digital_out_0_5A_CH4(0) | In(Net_14549)
     |   4 |     * |      NONE |     HI_Z_DIGITAL | Diagnostic_feedback_CH3_4(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL | Diagnostic_feedback_CH1_2(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |        Bridge_H_S_out_CH1(0) | In(Net_18477)
     |   7 |     * |      NONE |         CMOS_OUT |        Bridge_L_S_out_CH1(0) | 
-----+-----+-------+-----------+------------------+------------------------------+-----------------------------------------------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |     Bridge_current_FB_CH2(0) | In(SAR1_AMuxHw_Decoder_one_hot_4), Analog(Net_7718)
     |   1 |     * |      NONE |      HI_Z_ANALOG |       output_connector_ID(0) | In(SAR2_AMuxHw_Decoder_one_hot_4), Analog(Net_12236)
     |   2 |     * |      NONE |      HI_Z_ANALOG |          \DSM:Bypass_P32(0)\ | Analog(\DSM:Net_41\)
     |   3 |     * |      NONE |      HI_Z_ANALOG |          Current_Sensor_1(0) | In(SAR2_AMuxHw_Decoder_one_hot_0), Analog(Net_18745)
     |   4 |     * |      NONE |      HI_Z_ANALOG |     Bridge_current_FB_CH1(0) | In(SAR1_AMuxHw_Decoder_one_hot_3), Analog(Net_12341)
     |   5 |     * |      NONE |      HI_Z_ANALOG |        PT_cal_current_out(0) | In(DSM_AMuxHw_Decoder_one_hot_0), Analog(Net_9443)
     |   6 |     * |      NONE |      HI_Z_ANALOG |          DAC_for_4_20mA_2(0) | Analog(\VDAC2_Flwr:Net_29\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |          Current_Sensor_2(0) | In(SAR2_AMuxHw_Decoder_one_hot_1), Analog(Net_17383)
-----+-----+-------+-----------+------------------+------------------------------+-----------------------------------------------------
   4 |   0 |     * |      NONE |      HI_Z_ANALOG |           I4_20mA_input_1(0) | In(SAR1_AMuxHw_Decoder_one_hot_0), Analog(Net_21205)
     |   1 |     * |      NONE |      HI_Z_ANALOG |           PT4_current_out(0) | In(DSM_AMuxHw_Decoder_one_hot_4), Analog(Net_9484)
     |   2 |     * |      NONE |      HI_Z_ANALOG |              PT2_ADC_IN_P(0) | In(DSM_AMuxHw_Decoder_one_hot_2), Analog(Net_9487)
     |   3 |     * |      NONE |      HI_Z_ANALOG |              PT2_ADC_IN_N(0) | In(DSM_AMuxHw_Decoder_one_hot_2), Analog(Net_9489)
     |   4 |     * |      NONE |      HI_Z_ANALOG |            SSR_Thermistor(0) | In(SAR1_AMuxHw_Decoder_one_hot_2), Analog(Net_18903)
     |   5 |     * |      NONE |      HI_Z_ANALOG |           PT1_current_out(0) | In(DSM_AMuxHw_Decoder_one_hot_1), Analog(Net_9483)
     |   6 |     * |      NONE |      HI_Z_ANALOG |              PT1_ADC_IN_P(0) | In(DSM_AMuxHw_Decoder_one_hot_1), Analog(Net_9488)
     |   7 |     * |      NONE |      HI_Z_ANALOG |              PT1_ADC_IN_N(0) | In(DSM_AMuxHw_Decoder_one_hot_1), Analog(Net_9490)
-----+-----+-------+-----------+------------------+------------------------------+-----------------------------------------------------
   5 |   0 |     * |      NONE |      RES_PULL_UP |            Global_input_1(0) | FB(GI_in_Bus_0)
     |   1 |     * |      NONE |      RES_PULL_UP |            Global_input_2(0) | FB(GI_in_Bus_1)
     |   2 |     * |      NONE |      RES_PULL_UP |            Global_input_3(0) | FB(GI_in_Bus_2)
     |   3 |     * |      NONE |      RES_PULL_UP |            Global_input_4(0) | FB(GI_in_Bus_3)
     |   4 |     * |      NONE |      RES_PULL_UP |            Global_input_5(0) | FB(GI_in_Bus_4)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |    Direct_PSOC_to_micro_1(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |    Direct_PSOC_to_micro_2(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |           safety_feedback(0) | FB(Net_10153)
-----+-----+-------+-----------+------------------+------------------------------+-----------------------------------------------------
   6 |   0 |     * |      NONE |     HI_Z_DIGITAL |           SPI_chip_select(0) | FB(CS)
     |   1 |     * |      NONE |         CMOS_OUT |                  SPI_MISO(0) | In(miso), OE(Net_4333)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |                  SPI_MOSI(0) | FB(mosi)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |                  SPI_SCLK(0) | FB(CLK0)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |           Digital_input_3(0) | FB(DI_in_Bus_2)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |           Digital_input_4(0) | FB(DI_in_Bus_3)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |           Digital_input_5(0) | FB(DI_in_Bus_4)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |           Digital_input_6(0) | FB(DI_in_Bus_5)
-----+-----+-------+-----------+------------------+------------------------------+-----------------------------------------------------
  12 |   0 |     * |      NONE |      RES_PULL_UP |            Global_input_6(0) | FB(GI_in_Bus_5)
     |   1 |     * |      NONE |      RES_PULL_UP |              ZERO_CROSS_1(0) | 
     |   2 |     * |      NONE |      RES_PULL_UP |              ZERO_CROSS_2(0) | 
     |   3 |     * |      NONE |      RES_PULL_UP |              ZERO_CROSS_3(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |                   PSOC_RX(0) | In(CS2_detected)
     |   7 |     * |      NONE |         CMOS_OUT |                   PSOC_TX(0) | In(CS1_detected)
-----+-----+-------+-----------+------------------+------------------------------+-----------------------------------------------------
  15 |   0 |     * |      NONE |      HI_Z_ANALOG |      Input_connector_ID_2(0) | In(SAR2_AMuxHw_Decoder_one_hot_3), Analog(Net_17379)
     |   1 |     * |      NONE |      HI_Z_ANALOG |      Input_connector_ID_1(0) | In(SAR2_AMuxHw_Decoder_one_hot_2), Analog(Net_17360)
     |   2 |     * |      NONE |      HI_Z_ANALOG |           PT_cal_ADC_IN_P(0) | In(DSM_AMuxHw_Decoder_one_hot_0), Analog(Net_12041)
     |   3 |     * |      NONE |      HI_Z_ANALOG |           PT_cal_ADC_IN_N(0) | In(DSM_AMuxHw_Decoder_one_hot_0), Analog(Net_2415)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |           Digital_input_1(0) | FB(DI_in_Bus_0)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |           Digital_input_2(0) | FB(DI_in_Bus_1)
---------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
Info: plm.M0038: The pin named PT3_current_out(0) at location P0[1] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0040: The pin named PT4_ADC_IN_P(0) at location P0[2] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named PT4_ADC_IN_N(0) at location P0[3] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named I4_20mA_input_2(0) at location P0[4] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named PT2_current_out(0) at location P0[5] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0039: The pin named PT3_ADC_IN_P(0) at location P0[6] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Info: plm.M0039: The pin named PT3_ADC_IN_N(0) at location P0[7] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Info: plm.M0039: The pin named Bridge_current_FB_CH2(0) at location P3[0] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Info: plm.M0039: The pin named output_connector_ID(0) at location P3[1] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Info: plm.M0040: The pin named Current_Sensor_1(0) at location P3[3] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named Bridge_current_FB_CH1(0) at location P3[4] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named PT_cal_current_out(0) at location P3[5] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0038: The pin named Current_Sensor_2(0) at location P3[7] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.016ms
Digital Placement phase: Elapsed time ==> 5s.991ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 7s.722ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.251ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.059ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: FEC2_PSoC1_prjct_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_4(fixed-function)" to "Clock_4". See the timing report for details. (File=C:\Development\Spitfire\Dev_Embedded\PSS-PSoC\FEC2 PSoC Codes\FEC2_PSoC1_prjct.cydsn\FEC2_PSoC1_prjct_timing.html)
Warning: sta.M0019: FEC2_PSoC1_prjct_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Development\Spitfire\Dev_Embedded\PSS-PSoC\FEC2 PSoC Codes\FEC2_PSoC1_prjct.cydsn\FEC2_PSoC1_prjct_timing.html)
Timing report is in FEC2_PSoC1_prjct_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.922ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.419ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 23s.909ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 23s.944ms
API generation phase: Elapsed time ==> 3s.415ms
Dependency generation phase: Elapsed time ==> 0s.012ms
Cleanup phase: Elapsed time ==> 0s.001ms
