(pcb "G:\My Drive\Pedro\kicad\vando\Mix_pre_tonal\Mix_pre_tonal.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.2)-2")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  166370 -151130  40000 -151130  40000 -106680  166370 -106680
            166370 -151130)
    )
    (plane GNDREF (polygon B.Cu 0  40070 -106640  40030 -151020  166380 -151130  166290 -106690
            40070 -106640))
    (plane GNDREF (polygon F.Cu 0  40070 -106640  40030 -151020  166380 -151130  166290 -106690
            40070 -106640))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component TL072:Pot
      (place OUT1 151130 -148590 front 270 (PN 10K))
      (place LOW1 133350 -148590 front 270 (PN 50K))
      (place MID1 115570 -148590 front 270 (PN 50K))
      (place USB1 80010 -148590 front 270 (PN 10K))
      (place LINE1 62230 -148590 front 270 (PN 10K))
      (place MIC1 44450 -148590 front 270 (PN 10K))
      (place HIGH1 97790 -148590 front 270 (PN 50K))
    )
    (component TL072:TL072IP
      (place U2 104140 -120650 front 270 (PN TL072IP))
    )
    (component TL074:TL074CN
      (place U1 82550 -120650 front 270 (PN TL074CN))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R25 95250 -133350 front 0 (PN 47K))
      (place R24 134620 -116840 front 180 (PN 10K))
      (place R23 127000 -123190 front 0 (PN 10K))
      (place R22 86360 -125730 front 180 (PN 1K))
      (place R21 139700 -132080 front 270 (PN 10K))
      (place R20 124460 -139700 front 90 (PN 6K8))
      (place R19 134620 -139700 front 90 (PN 6K8))
      (place R18 129540 -139700 front 90 (PN 1K3))
      (place R17 119380 -139700 front 90 (PN 910))
      (place R16 78740 -129540 front 0 (PN 910))
      (place R15 69850 -135890 front 90 (PN 1K1))
      (place R14 107950 -139700 front 90 (PN 47K))
      (place R13 95250 -138430 front 0 (PN 47K))
      (place R11 115570 -128270 front 0 (PN 10K))
      (place R10 72390 -110490 front 180 (PN 10K))
      (place R9 64770 -135890 front 90 (PN 100K))
      (place R8 62230 -110490 front 180 (PN 10K))
      (place R7 60960 -124460 front 180 (PN 100K))
      (place R6 127000 -128270 front 0 (PN 10K))
      (place R5 151130 -128270 front 90 (PN 10K))
      (place R4 64770 -115570 front 0 (PN 10K))
      (place R3 54610 -115570 front 0 (PN 10K))
      (place R2 59690 -135890 front 90 (PN 3K3))
      (place R1 54610 -135890 front 90 (PN 3K3))
    )
    (component "Connector_JST:JST_NV_B02P-NV_1x02_P5.00mm_Vertical"
      (place J5 146050 -113030 front 0 (PN OUT))
    )
    (component "Connector_JST:JST_NV_B03P-NV_1x03_P5.00mm_Vertical"
      (place J4 160020 -111920 front 270 (PN Alimentação))
      (place J3 160020 -128270 front 270 (PN USB))
      (place J2 46990 -111760 front 270 (PN LINE))
      (place J1 46990 -128270 front 270 (PN MIC))
    )
    (component Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
      (place C27 90170 -133350 front 90 (PN 10pF))
      (place C25 139700 -120650 front 0 (PN 20pF))
      (place C22 115570 -116840 front 270 (PN 20pF))
      (place C13 113030 -138470 front 270 (PN 1uF))
      (place C12 87670 -138430 front 0 (PN 1uF))
      (place C11 69850 -140930 front 90 (PN 1uF))
      (place C8 58420 -120650 front 0 (PN 10pF))
      (place C7 60960 -138470 front 270 (PN 10pF))
      (place C6 139700 -124460 front 0 (PN 10pF))
      (place C5 63500 -120650 front 0 (PN 10pF))
      (place C4 66040 -138430 front 270 (PN 10pF))
      (place C3 139700 -128270 front 0 (PN 10pF))
      (place C2 53340 -120650 front 0 (PN 680pF))
      (place C1 55880 -140970 front 90 (PN 680pF))
    )
    (component Capacitor_THT:C_Radial_D4.0mm_H5.0mm_P1.50mm
      (place C26 149860 -138430 front 0 (PN 47uF))
      (place C24 115570 -124690 front 90 (PN 47uF))
      (place C23 121920 -121920 front 90 (PN 47uF))
      (place C18 74930 -120650 front 0 (PN 47uF))
      (place C17 75970 -114300 front 0 (PN 47uF))
      (place C16 120650 -114300 front 270 (PN 47uF))
    )
    (component Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm
      (place C21 67310 -124460 front 0 (PN 12nF))
      (place C20 111760 -128270 front 180 (PN 33uF))
      (place C19 144780 -139700 front 90 (PN 33uF))
      (place C15 132080 -113030 front 180 (PN 100nF))
      (place C14 140970 -113030 front 180 (PN 100nF))
      (place C10 97790 -128270 front 0 (PN 18mF))
      (place C9 83740 -133350 front 180 (PN 18mF))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (place R12 76200 -138430 front 0 (PN 47K))
    )
  )
  (library
    (image TL072:Pot
      (outline (path signal 50  1778 13462  -6250 13462))
      (outline (path signal 50  1778 -3240  -6250 -3250))
      (outline (path signal 50  1778 -3240  1778 13462))
      (outline (path signal 50  -6250 13462  -6250 -3250))
      (outline (path signal 120  1620 8620  1620 1380))
      (outline (path signal 120  1620 13120  1620 -3120))
      (outline (path signal 120  -6120 13120  -6120 -3120))
      (outline (path signal 120  -6120 -3120  1620 -3120))
      (outline (path signal 120  -6120 13120  1620 13120))
      (outline (path signal 100  1500 8500  1500 1500))
      (outline (path signal 100  1500 13000  -6000 13000))
      (outline (path signal 100  1500 -3000  1500 13000))
      (outline (path signal 100  -6000 -3000  1500 -3000))
      (outline (path signal 100  -6000 13000  -6000 -3000))
      (pin Round[A]Pad_2340_um 1 0 0)
      (pin Round[A]Pad_2340_um 2 0 5000)
      (pin Round[A]Pad_2340_um 3 0 10000)
    )
    (image TL072:TL072IP
      (outline (path signal 152.4  -254 -1016  939.8 -1016))
      (outline (path signal 152.4  -254 -1524  -254 -1016))
      (outline (path signal 152.4  -7366 -1524  -254 -1524))
      (outline (path signal 152.4  -7366 -1016  -7366 -1524))
      (outline (path signal 152.4  -8559.8 -1016  -7366 -1016))
      (outline (path signal 152.4  -8559.8 8636  -8559.8 -1016))
      (outline (path signal 152.4  -7366 8636  -8559.8 8636))
      (outline (path signal 152.4  -7366 9144  -7366 8636))
      (outline (path signal 152.4  -254 9144  -7366 9144))
      (outline (path signal 152.4  -254 8636  -254 9144))
      (outline (path signal 152.4  939.8 8636  -254 8636))
      (outline (path signal 152.4  939.8 -1016  939.8 8636))
      (outline (path signal 152.4  -381 8564.6  -381 9017))
      (outline (path signal 152.4  -381 6024.6  -381 6675.4))
      (outline (path signal 152.4  -381 3484.6  -381 4135.4))
      (outline (path signal 152.4  -381 944.597  -381 1595.4))
      (outline (path signal 152.4  -7239 -944.597  -7239 -1397))
      (outline (path signal 152.4  -7239 1595.4  -7239 944.597))
      (outline (path signal 152.4  -7239 4135.4  -7239 3484.6))
      (outline (path signal 152.4  -7239 6601.46  -7239 6024.6))
      (outline (path signal 152.4  -7112 8890  -7112 -1270))
      (outline (path signal 152.4  -508 8890  -7112 8890))
      (outline (path signal 152.4  -508 -1270  -508 8890))
      (outline (path signal 152.4  -7112 -1270  -508 -1270))
      (outline (path signal 152.4  -7239 9017  -7239 8638.54))
      (outline (path signal 152.4  -381 9017  -7239 9017))
      (outline (path signal 152.4  -381 -1397  -381 -944.597))
      (outline (path signal 152.4  -7239 -1397  -381 -1397))
      (outline (path signal 152.4  431.8 8051.8  -508 8051.8))
      (outline (path signal 152.4  431.8 7188.2  431.8 8051.8))
      (outline (path signal 152.4  -508 7188.2  431.8 7188.2))
      (outline (path signal 152.4  -508 8051.8  -508 7188.2))
      (outline (path signal 152.4  431.8 5511.8  -508 5511.8))
      (outline (path signal 152.4  431.8 4648.2  431.8 5511.8))
      (outline (path signal 152.4  -508 4648.2  431.8 4648.2))
      (outline (path signal 152.4  -508 5511.8  -508 4648.2))
      (outline (path signal 152.4  431.8 2971.8  -508 2971.8))
      (outline (path signal 152.4  431.8 2108.2  431.8 2971.8))
      (outline (path signal 152.4  -508 2108.2  431.8 2108.2))
      (outline (path signal 152.4  -508 2971.8  -508 2108.2))
      (outline (path signal 152.4  431.8 431.8  -508 431.8))
      (outline (path signal 152.4  431.8 -431.8  431.8 431.8))
      (outline (path signal 152.4  -508 -431.8  431.8 -431.8))
      (outline (path signal 152.4  -508 431.8  -508 -431.8))
      (outline (path signal 152.4  -8051.8 -431.8  -7112 -431.8))
      (outline (path signal 152.4  -8051.8 431.8  -8051.8 -431.8))
      (outline (path signal 152.4  -7112 431.8  -8051.8 431.8))
      (outline (path signal 152.4  -7112 -431.8  -7112 431.8))
      (outline (path signal 152.4  -8051.8 2108.2  -7112 2108.2))
      (outline (path signal 152.4  -8051.8 2971.8  -8051.8 2108.2))
      (outline (path signal 152.4  -7112 2971.8  -8051.8 2971.8))
      (outline (path signal 152.4  -7112 2108.2  -7112 2971.8))
      (outline (path signal 152.4  -8051.8 4648.2  -7112 4648.2))
      (outline (path signal 152.4  -8051.8 5511.8  -8051.8 4648.2))
      (outline (path signal 152.4  -7112 5511.8  -8051.8 5511.8))
      (outline (path signal 152.4  -7112 4648.2  -7112 5511.8))
      (outline (path signal 152.4  -8051.8 7188.2  -7112 7188.2))
      (outline (path signal 152.4  -8051.8 8051.8  -8051.8 7188.2))
      (outline (path signal 152.4  -7112 8051.8  -8051.8 8051.8))
      (outline (path signal 152.4  -7112 7188.2  -7112 8051.8))
      (pin Round[A]Pad_1371.6_um 8 0 7620)
      (pin Round[A]Pad_1371.6_um 7 0 5080)
      (pin Round[A]Pad_1371.6_um 6 0 2540)
      (pin Round[A]Pad_1371.6_um 5 0 0)
      (pin Round[A]Pad_1371.6_um 4 -7620 0)
      (pin Round[A]Pad_1371.6_um 3 -7620 2540)
      (pin Round[A]Pad_1371.6_um 2 -7620 5080)
      (pin Rect[A]Pad_1371.6x1371.6_um 1 -7620 7620)
    )
    (image TL074:TL074CN
      (outline (path signal 152.4  -254 -901.7  901.7 -901.7))
      (outline (path signal 152.4  -254 -2476.5  -254 -901.7))
      (outline (path signal 152.4  -7366 -2476.5  -254 -2476.5))
      (outline (path signal 152.4  -7366 -901.7  -7366 -2476.5))
      (outline (path signal 152.4  -8521.7 -901.7  -7366 -901.7))
      (outline (path signal 152.4  -8521.7 16141.7  -8521.7 -901.7))
      (outline (path signal 152.4  -7366 16141.7  -8521.7 16141.7))
      (outline (path signal 152.4  -7366 17716.5  -7366 16141.7))
      (outline (path signal 152.4  -254 17716.5  -7366 17716.5))
      (outline (path signal 152.4  -254 16141.7  -254 17716.5))
      (outline (path signal 152.4  901.7 16141.7  -254 16141.7))
      (outline (path signal 152.4  901.7 -901.7  901.7 16141.7))
      (outline (path signal 152.4  -381 16143.4  -381 17589.5))
      (outline (path signal 152.4  -381 13603.4  -381 14336.6))
      (outline (path signal 152.4  -381 11063.4  -381 11796.6))
      (outline (path signal 152.4  -381 8523.38  -381 9256.62))
      (outline (path signal 152.4  -381 5983.38  -381 6716.62))
      (outline (path signal 152.4  -381 3443.38  -381 4176.62))
      (outline (path signal 152.4  -381 903.383  -381 1636.62))
      (outline (path signal 152.4  -7239 -903.383  -7239 -2349.5))
      (outline (path signal 152.4  -7239 1636.62  -7239 903.383))
      (outline (path signal 152.4  -7239 4176.62  -7239 3443.38))
      (outline (path signal 152.4  -7239 6716.62  -7239 5983.38))
      (outline (path signal 152.4  -7239 9256.62  -7239 8523.38))
      (outline (path signal 152.4  -7239 11796.6  -7239 11063.4))
      (outline (path signal 152.4  -7239 14259.6  -7239 13603.4))
      (outline (path signal 152.4  -7112 17462.5  -7112 -2222.5))
      (outline (path signal 152.4  -508 17462.5  -7112 17462.5))
      (outline (path signal 152.4  -508 -2222.5  -508 17462.5))
      (outline (path signal 152.4  -7112 -2222.5  -508 -2222.5))
      (outline (path signal 152.4  -7239 17589.5  -7239 16220.4))
      (outline (path signal 152.4  -381 17589.5  -7239 17589.5))
      (outline (path signal 152.4  -381 -2349.5  -381 -903.383))
      (outline (path signal 152.4  -7239 -2349.5  -381 -2349.5))
      (outline (path signal 152.4  393.7 15633.7  -508 15633.7))
      (outline (path signal 152.4  393.7 14846.3  393.7 15633.7))
      (outline (path signal 152.4  -508 14846.3  393.7 14846.3))
      (outline (path signal 152.4  -508 15633.7  -508 14846.3))
      (outline (path signal 152.4  393.7 13093.7  -508 13093.7))
      (outline (path signal 152.4  393.7 12306.3  393.7 13093.7))
      (outline (path signal 152.4  -508 12306.3  393.7 12306.3))
      (outline (path signal 152.4  -508 13093.7  -508 12306.3))
      (outline (path signal 152.4  393.7 10553.7  -508 10553.7))
      (outline (path signal 152.4  393.7 9766.3  393.7 10553.7))
      (outline (path signal 152.4  -508 9766.3  393.7 9766.3))
      (outline (path signal 152.4  -508 10553.7  -508 9766.3))
      (outline (path signal 152.4  393.7 8013.7  -508 8013.7))
      (outline (path signal 152.4  393.7 7226.3  393.7 8013.7))
      (outline (path signal 152.4  -508 7226.3  393.7 7226.3))
      (outline (path signal 152.4  -508 8013.7  -508 7226.3))
      (outline (path signal 152.4  393.7 5473.7  -508 5473.7))
      (outline (path signal 152.4  393.7 4686.3  393.7 5473.7))
      (outline (path signal 152.4  -508 4686.3  393.7 4686.3))
      (outline (path signal 152.4  -508 5473.7  -508 4686.3))
      (outline (path signal 152.4  393.7 2933.7  -508 2933.7))
      (outline (path signal 152.4  393.7 2146.3  393.7 2933.7))
      (outline (path signal 152.4  -508 2146.3  393.7 2146.3))
      (outline (path signal 152.4  -508 2933.7  -508 2146.3))
      (outline (path signal 152.4  393.7 393.7  -508 393.7))
      (outline (path signal 152.4  393.7 -393.7  393.7 393.7))
      (outline (path signal 152.4  -508 -393.7  393.7 -393.7))
      (outline (path signal 152.4  -508 393.7  -508 -393.7))
      (outline (path signal 152.4  -8013.7 -393.7  -7112 -393.7))
      (outline (path signal 152.4  -8013.7 393.7  -8013.7 -393.7))
      (outline (path signal 152.4  -7112 393.7  -8013.7 393.7))
      (outline (path signal 152.4  -7112 -393.7  -7112 393.7))
      (outline (path signal 152.4  -8013.7 2146.3  -7112 2146.3))
      (outline (path signal 152.4  -8013.7 2933.7  -8013.7 2146.3))
      (outline (path signal 152.4  -7112 2933.7  -8013.7 2933.7))
      (outline (path signal 152.4  -7112 2146.3  -7112 2933.7))
      (outline (path signal 152.4  -8013.7 4686.3  -7112 4686.3))
      (outline (path signal 152.4  -8013.7 5473.7  -8013.7 4686.3))
      (outline (path signal 152.4  -7112 5473.7  -8013.7 5473.7))
      (outline (path signal 152.4  -7112 4686.3  -7112 5473.7))
      (outline (path signal 152.4  -8013.7 7226.3  -7112 7226.3))
      (outline (path signal 152.4  -8013.7 8013.7  -8013.7 7226.3))
      (outline (path signal 152.4  -7112 8013.7  -8013.7 8013.7))
      (outline (path signal 152.4  -7112 7226.3  -7112 8013.7))
      (outline (path signal 152.4  -8013.7 9766.3  -7112 9766.3))
      (outline (path signal 152.4  -8013.7 10553.7  -8013.7 9766.3))
      (outline (path signal 152.4  -7112 10553.7  -8013.7 10553.7))
      (outline (path signal 152.4  -7112 9766.3  -7112 10553.7))
      (outline (path signal 152.4  -8013.7 12306.3  -7112 12306.3))
      (outline (path signal 152.4  -8013.7 13093.7  -8013.7 12306.3))
      (outline (path signal 152.4  -7112 13093.7  -8013.7 13093.7))
      (outline (path signal 152.4  -7112 12306.3  -7112 13093.7))
      (outline (path signal 152.4  -8013.7 14846.3  -7112 14846.3))
      (outline (path signal 152.4  -8013.7 15633.7  -8013.7 14846.3))
      (outline (path signal 152.4  -7112 15633.7  -8013.7 15633.7))
      (outline (path signal 152.4  -7112 14846.3  -7112 15633.7))
      (pin Round[A]Pad_1295.4_um 14 0 15240)
      (pin Round[A]Pad_1295.4_um 13 0 12700)
      (pin Round[A]Pad_1295.4_um 12 0 10160)
      (pin Round[A]Pad_1295.4_um 11 0 7620)
      (pin Round[A]Pad_1295.4_um 10 0 5080)
      (pin Round[A]Pad_1295.4_um 9 0 2540)
      (pin Round[A]Pad_1295.4_um 8 0 0)
      (pin Round[A]Pad_1295.4_um 7 -7620 0)
      (pin Round[A]Pad_1295.4_um 6 -7620 2540)
      (pin Round[A]Pad_1295.4_um 5 -7620 5080)
      (pin Round[A]Pad_1295.4_um 4 -7620 7620)
      (pin Round[A]Pad_1295.4_um 3 -7620 10160)
      (pin Round[A]Pad_1295.4_um 2 -7620 12700)
      (pin Rect[A]Pad_1295.4x1295.4_um 1 -7620 15240)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Connector_JST:JST_NV_B02P-NV_1x02_P5.00mm_Vertical"
      (outline (path signal 120  -3410 300  -2810 0))
      (outline (path signal 120  -3410 -300  -3410 300))
      (outline (path signal 120  -2810 0  -3410 -300))
      (outline (path signal 120  7610 3810  -2610 3810))
      (outline (path signal 120  7610 -4910  7610 3810))
      (outline (path signal 120  -2610 -4910  7610 -4910))
      (outline (path signal 120  -2610 3810  -2610 -4910))
      (outline (path signal 50  8000 4200  -3000 4200))
      (outline (path signal 50  8000 -5300  8000 4200))
      (outline (path signal 50  -3000 -5300  8000 -5300))
      (outline (path signal 50  -3000 4200  -3000 -5300))
      (outline (path signal 100  -2500 -1000  -1500 0))
      (outline (path signal 100  -2500 1000  -1500 0))
      (outline (path signal 100  -2500 2000  7500 2000))
      (outline (path signal 100  7500 3700  -2500 3700))
      (outline (path signal 100  7500 -4800  7500 3700))
      (outline (path signal 100  -2500 -4800  7500 -4800))
      (outline (path signal 100  -2500 3700  -2500 -4800))
      (pin Round[A]Pad_2700_um 2 5000 0)
      (pin RoundRect[A]Pad_2700x2700_250.952_um 1 0 0)
    )
    (image "Connector_JST:JST_NV_B03P-NV_1x03_P5.00mm_Vertical"
      (outline (path signal 120  -3410 300  -2810 0))
      (outline (path signal 120  -3410 -300  -3410 300))
      (outline (path signal 120  -2810 0  -3410 -300))
      (outline (path signal 120  12610 3810  -2610 3810))
      (outline (path signal 120  12610 -4910  12610 3810))
      (outline (path signal 120  -2610 -4910  12610 -4910))
      (outline (path signal 120  -2610 3810  -2610 -4910))
      (outline (path signal 50  13000 4200  -3000 4200))
      (outline (path signal 50  13000 -5300  13000 4200))
      (outline (path signal 50  -3000 -5300  13000 -5300))
      (outline (path signal 50  -3000 4200  -3000 -5300))
      (outline (path signal 100  -2500 -1000  -1500 0))
      (outline (path signal 100  -2500 1000  -1500 0))
      (outline (path signal 100  -2500 2000  12500 2000))
      (outline (path signal 100  12500 3700  -2500 3700))
      (outline (path signal 100  12500 -4800  12500 3700))
      (outline (path signal 100  -2500 -4800  12500 -4800))
      (outline (path signal 100  -2500 3700  -2500 -4800))
      (pin Round[A]Pad_2700_um 3 10000 0)
      (pin Round[A]Pad_2700_um 2 5000 0)
      (pin RoundRect[A]Pad_2700x2700_250.952_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
      (outline (path signal 50  3550 1050  -1050 1050))
      (outline (path signal 50  3550 -1050  3550 1050))
      (outline (path signal 50  -1050 -1050  3550 -1050))
      (outline (path signal 50  -1050 1050  -1050 -1050))
      (outline (path signal 120  621 -920  1879 -920))
      (outline (path signal 120  621 920  1879 920))
      (outline (path signal 100  2750 800  -250 800))
      (outline (path signal 100  2750 -800  2750 800))
      (outline (path signal 100  -250 -800  2750 -800))
      (outline (path signal 100  -250 800  -250 -800))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Radial_D4.0mm_H5.0mm_P1.50mm
      (outline (path signal 50  3000 0  2923.33 -582.343  2698.56 -1125  2340.99 -1590.99
            1875 -1948.56  1332.34 -2173.33  750 -2250  167.657 -2173.33
            -375 -1948.56  -840.99 -1590.99  -1198.56 -1125  -1423.33 -582.343
            -1500 0  -1423.33 582.343  -1198.56 1125  -840.99 1590.99  -375 1948.56
            167.657 2173.33  750 2250  1332.34 2173.33  1875 1948.56  2340.99 1590.99
            2698.56 1125  2923.33 582.343  3000 0))
      (outline (path signal 120  2870 0  2791.39 -571.969  2561.37 -1101.52  2197.01 -1549.37
            1725.34 -1882.32  1181.33 -2075.66  605.326 -2115.06  40.055 -1997.59
            -472.562 -1731.98  -894.508 -1337.91  -1194.49 -844.61  -1350.25 -288.673
            -1350.25 288.673  -1194.49 844.61  -894.508 1337.91  -472.562 1731.98
            40.055 1997.59  605.326 2115.06  1181.33 2075.66  1725.34 1882.32
            2197.01 1549.37  2561.37 1101.52  2791.39 571.969  2870 0))
      (outline (path signal 100  2750 0  2668.99 -563.465  2432.51 -1081.28  2059.72 -1511.5
            1580.83 -1819.26  1034.63 -1979.64  465.37 -1979.64  -80.83 -1819.26
            -559.721 -1511.5  -932.507 -1081.28  -1168.99 -563.465  -1250 0
            -1168.99 563.465  -932.507 1081.28  -559.721 1511.5  -80.83 1819.26
            465.37 1979.64  1034.63 1979.64  1580.83 1819.26  2059.72 1511.5
            2432.51 1081.28  2668.99 563.465  2750 0))
      (pin Round[A]Pad_1200_um 2 1500 0)
      (pin Round[A]Pad_1200_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm
      (outline (path signal 50  6250 1500  -1250 1500))
      (outline (path signal 50  6250 -1500  6250 1500))
      (outline (path signal 50  -1250 -1500  6250 -1500))
      (outline (path signal 50  -1250 1500  -1250 -1500))
      (outline (path signal 120  6120 1370  6120 -1370))
      (outline (path signal 120  -1120 1370  -1120 -1370))
      (outline (path signal 120  -1120 -1370  6120 -1370))
      (outline (path signal 120  -1120 1370  6120 1370))
      (outline (path signal 100  6000 1250  -1000 1250))
      (outline (path signal 100  6000 -1250  6000 1250))
      (outline (path signal 100  -1000 -1250  6000 -1250))
      (outline (path signal 100  -1000 1250  -1000 -1250))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (padstack Round[A]Pad_1200_um
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
    (padstack Round[A]Pad_1295.4_um
      (shape (circle F.Cu 1295.4))
      (shape (circle B.Cu 1295.4))
      (attach off)
    )
    (padstack Round[A]Pad_1371.6_um
      (shape (circle F.Cu 1371.6))
      (shape (circle B.Cu 1371.6))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2340_um
      (shape (circle F.Cu 2340))
      (shape (circle B.Cu 2340))
      (attach off)
    )
    (padstack Round[A]Pad_2700_um
      (shape (circle F.Cu 2700))
      (shape (circle B.Cu 2700))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[A]Pad_2700x2700_250.952_um
      (shape (polygon F.Cu 0  1143.58 1347.14  1185.83 1335.82  1225.47 1317.33  1261.31 1292.24
            1292.24 1261.31  1317.33 1225.47  1335.82 1185.83  1347.14 1143.58
            1350.95 1100  1350.95 -1100  1347.14 -1143.58  1335.82 -1185.83
            1317.33 -1225.47  1292.24 -1261.31  1261.31 -1292.24  1225.47 -1317.33
            1185.83 -1335.82  1143.58 -1347.14  1100 -1350.95  -1100 -1350.95
            -1143.58 -1347.14  -1185.83 -1335.82  -1225.47 -1317.33  -1261.31 -1292.24
            -1292.24 -1261.31  -1317.33 -1225.47  -1335.82 -1185.83  -1347.14 -1143.58
            -1350.95 -1100  -1350.95 1100  -1347.14 1143.58  -1335.82 1185.83
            -1317.33 1225.47  -1292.24 1261.31  -1261.31 1292.24  -1225.47 1317.33
            -1185.83 1335.82  -1143.58 1347.14  -1100 1350.95  1100 1350.95
            1143.58 1347.14))
      (shape (polygon B.Cu 0  1143.58 1347.14  1185.83 1335.82  1225.47 1317.33  1261.31 1292.24
            1292.24 1261.31  1317.33 1225.47  1335.82 1185.83  1347.14 1143.58
            1350.95 1100  1350.95 -1100  1347.14 -1143.58  1335.82 -1185.83
            1317.33 -1225.47  1292.24 -1261.31  1261.31 -1292.24  1225.47 -1317.33
            1185.83 -1335.82  1143.58 -1347.14  1100 -1350.95  -1100 -1350.95
            -1143.58 -1347.14  -1185.83 -1335.82  -1225.47 -1317.33  -1261.31 -1292.24
            -1292.24 -1261.31  -1317.33 -1225.47  -1335.82 -1185.83  -1347.14 -1143.58
            -1350.95 -1100  -1350.95 1100  -1347.14 1143.58  -1335.82 1185.83
            -1317.33 1225.47  -1292.24 1261.31  -1261.31 1292.24  -1225.47 1317.33
            -1185.83 1335.82  -1143.58 1347.14  -1100 1350.95  1100 1350.95
            1143.58 1347.14))
      (attach off)
    )
    (padstack Rect[A]Pad_1295.4x1295.4_um
      (shape (rect F.Cu -647.7 -647.7 647.7 647.7))
      (shape (rect B.Cu -647.7 -647.7 647.7 647.7))
      (attach off)
    )
    (padstack Rect[A]Pad_1371.6x1371.6_um
      (shape (rect F.Cu -685.8 -685.8 685.8 685.8))
      (shape (rect B.Cu -685.8 -685.8 685.8 685.8))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad2)"
      (pins R2-1 J1-2 C1-2)
    )
    (net "Net-(C1-Pad1)"
      (pins R1-1 J1-3 C1-1)
    )
    (net "Net-(C2-Pad2)"
      (pins R4-1 J2-2 C2-2)
    )
    (net "Net-(C2-Pad1)"
      (pins R3-1 J2-3 C2-1)
    )
    (net "/1IN-"
      (pins U1-2 R9-1 R1-2 C4-2)
    )
    (net /1OUT
      (pins U1-1 R9-2 C16-1 C4-1)
    )
    (net "/2IN-"
      (pins U1-6 R10-1 R3-2 C5-2)
    )
    (net /2OUT
      (pins U1-7 R10-2 C17-1 C5-1)
    )
    (net "/3IN-"
      (pins U1-9 R11-1 R6-2 R5-2 C6-2 C3-1)
    )
    (net /3OUT
      (pins U1-8 R11-2 C18-1 C6-1)
    )
    (net GNDREF
      (pins OUT1-1 USB1-1 LINE1-1 MIC1-1 U2-5 U2-3 U1-12 U1-10 R8-2 R7-2 J5-2 J4-2
        J3-1 J2-1 J1-1 C15-1 C14-2 C8-2 C7-2 C3-2)
    )
    (net /1IN+
      (pins U1-3 R7-1 R2-2 C7-1)
    )
    (net /2IN+
      (pins U1-5 R8-1 R4-2 C8-1)
    )
    (net "Net-(C9-Pad2)"
      (pins HIGH1-3 C9-2)
    )
    (net /CIRC2
      (pins R19-1 R16-1 C24-1 C9-1)
    )
    (net /1_out
      (pins U2-1 R22-1 R20-2 R17-2 C23-1 C22-2 C10-2)
    )
    (net "Net-(C10-Pad1)"
      (pins HIGH1-1 C10-1)
    )
    (net "Net-(C11-Pad2)"
      (pins MIC1-2 C11-2)
    )
    (net "Net-(C11-Pad1)"
      (pins C11-1 R12-1)
    )
    (net "Net-(C12-Pad2)"
      (pins LINE1-2 C12-2)
    )
    (net "Net-(C12-Pad1)"
      (pins R13-1 C12-1)
    )
    (net "Net-(C13-Pad2)"
      (pins USB1-2 C13-2)
    )
    (net "Net-(C13-Pad1)"
      (pins R14-1 C13-1)
    )
    (net +15V
      (pins U2-8 U1-4 J4-3 C14-1)
    )
    (net -15V
      (pins U2-4 U1-11 J4-1 C15-2)
    )
    (net "Net-(C16-Pad2)"
      (pins MIC1-3 C16-2)
    )
    (net "Net-(C17-Pad2)"
      (pins LINE1-3 C17-2)
    )
    (net "Net-(C18-Pad2)"
      (pins USB1-3 C18-2)
    )
    (net "Net-(C19-Pad2)"
      (pins LOW1-3 R19-2 C19-2)
    )
    (net "Net-(C19-Pad1)"
      (pins LOW1-2 R21-2 C20-1 C19-1)
    )
    (net "Net-(C20-Pad2)"
      (pins LOW1-1 R20-1 C20-2)
    )
    (net "Net-(C21-Pad2)"
      (pins U2-2 R22-2 R21-1 C22-1 C21-2)
    )
    (net /node_A
      (pins R18-2 R15-2 C21-1)
    )
    (net "Net-(C23-Pad2)"
      (pins R23-2 C23-2)
    )
    (net "Net-(C24-Pad2)"
      (pins U1-14 R25-1 C27-1 C24-2)
    )
    (net /2_out
      (pins U2-7 R24-1 C26-1 C25-2)
    )
    (net "/2_in-"
      (pins U2-6 R24-2 R23-1 C25-1)
    )
    (net "Net-(C26-Pad2)"
      (pins OUT1-3 C26-2)
    )
    (net "/4IN-"
      (pins U1-13 R25-2 R14-2 R13-2 C27-2 R12-2)
    )
    (net "Net-(J3-Pad3)"
      (pins R5-1 J3-3)
    )
    (net "Net-(J3-Pad2)"
      (pins R6-1 J3-2)
    )
    (net "Net-(J5-Pad1)"
      (pins OUT1-2 J5-1)
    )
    (net "Net-(HIGH1-Pad2)"
      (pins HIGH1-2 R15-1)
    )
    (net "Net-(MID1-Pad1)"
      (pins MID1-1 R17-1)
    )
    (net "Net-(MID1-Pad2)"
      (pins MID1-2 R18-1)
    )
    (net "Net-(MID1-Pad3)"
      (pins MID1-3 R16-2)
    )
    (class kicad_default "" /1IN+ "/1IN-" /1OUT /1_out /2IN+ "/2IN-" /2OUT
      "/2_in-" /2_out "/3IN-" /3OUT "/4IN-" /CIRC2 /node_A "Net-(C1-Pad1)"
      "Net-(C1-Pad2)" "Net-(C10-Pad1)" "Net-(C11-Pad1)" "Net-(C11-Pad2)" "Net-(C12-Pad1)"
      "Net-(C12-Pad2)" "Net-(C13-Pad1)" "Net-(C13-Pad2)" "Net-(C16-Pad2)"
      "Net-(C17-Pad2)" "Net-(C18-Pad2)" "Net-(C19-Pad1)" "Net-(C19-Pad2)"
      "Net-(C2-Pad1)" "Net-(C2-Pad2)" "Net-(C20-Pad2)" "Net-(C21-Pad2)" "Net-(C23-Pad2)"
      "Net-(C24-Pad2)" "Net-(C26-Pad2)" "Net-(C9-Pad2)" "Net-(HIGH1-Pad2)"
      "Net-(J3-Pad2)" "Net-(J3-Pad3)" "Net-(J5-Pad1)" "Net-(MID1-Pad1)" "Net-(MID1-Pad2)"
      "Net-(MID1-Pad3)" "Net-(R15-Pad1)" "Net-(R16-Pad2)" "Net-(R17-Pad1)"
      "Net-(R18-Pad1)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class alimentacao +15V -15V GNDREF
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 400)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
