{"Source Block": ["oh/common/hdl/oh_iddr.v@10:20@HdlIdDef", "   //#########################################################\n\n   //parameters\n   parameter DW            = 32;\n   parameter DDR_CLK_EDGE  = \"\"; //\"OPPOSITE EDGE\", \"SAME EDGE\", \"SAME EDGE PIPELINE\"\n   localparam HOLDHACK     = 0.1;\n      \n   input \t    clk;    // clock\n   input \t    ce;     // clock enable, set to high to clock in data\n   input [DW-1:0]   din;    // data input \n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[15, "   localparam HOLDHACK     = 0.1;\n"]], "Add": [[15, "   parameter DW  = 32;      // width of interface \n"]]}}