{
    "rules": {
        "['C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\can_message_decoder.cpp.0.bc', 'C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\can_message_decoder.cpp.0.bc.d']": {
            "command": [
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\/libexec/clang.exe",
                "-c",
                "-emit-llvm",
                "-MD",
                "-MF",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\build\\can_message_decoder.cpp.0.bc.d",
                "-fhls",
                "-hls-syn-headers-dir=c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\data\\autopilot",
                "-vitis-hls=C:\\Xilinx\\2024.1\\Vitis_HLS\\2024.1",
                "--sysroot=C:\\Xilinx\\2024.1\\Vitis_HLS\\2024.1\\tps\\mingw\\10.0.0\\win64.o\\nt",
                "-fhlstoplevel=decode_can_message",
                "-fslxtrace",
                "can_message_decoder.cpp",
                "-o",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\build\\can_message_decoder.cpp.0.bc"
            ],
            "exectime": 1.0744035243988037,
            "cwd": "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder"
        },
        "['C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\testbench.cpp.0.o', 'C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\testbench.cpp.0.o.d']": {
            "command": [
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\/libexec/clang.exe",
                "-c",
                "-MD",
                "-MF",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\build\\testbench.cpp.0.o.d",
                "-fhls-tb",
                "-hls-sim-headers-dir=c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\data\\include",
                "-vitis-hls=C:\\Xilinx\\2024.1\\Vitis_HLS\\2024.1",
                "--sysroot=C:\\Xilinx\\2024.1\\Vitis_HLS\\2024.1\\tps\\mingw\\10.0.0\\win64.o\\nt",
                "-fhlstoplevel=decode_can_message",
                "-fslxskipfunctionbody",
                "-fslxtrace",
                "testbench.cpp",
                "-o",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\build\\testbench.cpp.0.o"
            ],
            "exectime": 1.5235130786895752,
            "cwd": "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder"
        },
        "['C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\can_message_decoder.cpp.0.o', 'C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\can_message_decoder.cpp.0.o.d']": {
            "command": [
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\/libexec/clang.exe",
                "-c",
                "-MD",
                "-MF",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\build\\can_message_decoder.cpp.0.o.d",
                "-fhls-tb",
                "-hls-sim-headers-dir=c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\data\\include",
                "-vitis-hls=C:\\Xilinx\\2024.1\\Vitis_HLS\\2024.1",
                "--sysroot=C:\\Xilinx\\2024.1\\Vitis_HLS\\2024.1\\tps\\mingw\\10.0.0\\win64.o\\nt",
                "-fhlstoplevel=decode_can_message",
                "-fslxskipfunctionbody",
                "-fslxtrace",
                "can_message_decoder.cpp",
                "-o",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\build\\can_message_decoder.cpp.0.o"
            ],
            "exectime": 1.8667082786560059,
            "cwd": "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder"
        },
        "['C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\syn_srcs.bc']": {
            "command": [
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\/libexec/llvm-link.exe",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\build\\can_message_decoder.cpp.0.bc",
                "-o",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\build\\syn_srcs.bc"
            ],
            "exectime": 0.07979941368103027,
            "cwd": "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder"
        },
        "['C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\syn_srcs.opt.bc']": {
            "command": [
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\/libexec/opt.exe",
                "-check-single-toplevel",
                "-make-non-toplevel-internal",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\build\\syn_srcs.bc",
                "-o",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\build\\syn_srcs.opt.bc"
            ],
            "exectime": 0.08475422859191895,
            "cwd": "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder"
        },
        "['C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\build\\\\app.exe']": {
            "command": [
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\/libexec/clang++.exe",
                "-o",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\build\\app.exe",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\build\\testbench.cpp.0.o",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\build\\can_message_decoder.cpp.0.o",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\build\\syn_srcs.opt.bc",
                "-fhls",
                "-fhlstoplevel=decode_can_message",
                "-vitis-hls=C:\\Xilinx\\2024.1\\Vitis_HLS\\2024.1",
                "-fslxtrace",
                "-Wl,-mllvm,-profilerOutputDirectory=C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\profiler\\0",
                "-fslxpthreads",
                "-lpthread",
                "--sysroot=C:\\Xilinx\\2024.1\\Vitis_HLS\\2024.1\\tps\\mingw\\10.0.0\\win64.o\\nt"
            ],
            "exectime": 3.1709845066070557,
            "cwd": "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder"
        },
        "['C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\instrument\\\\app_0\\\\binary_dependencies.json']": {
            "command": [
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\libexec\\clang-scan-deps.exe",
                "--compilation-database=C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\compile_commands.json",
                "--format=vitiscxx",
                "--reuse-filemanager=false",
                "--output=C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\binary_dependencies.json"
            ],
            "exectime": 0.12119030952453613,
            "cwd": "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder"
        },
        "['C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\output\\\\app.functionGraph']": {
            "command": [
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\/libexec/staticCallGraph.exe",
                "-i",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\static.xml",
                "-o",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output\\app.functionGraph"
            ],
            "exectime": 1.1273369789123535,
            "cwd": "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder"
        },
        "['C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\output\\\\app.functionMapping']": {
            "command": [
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\/libexec/functionMapper.exe",
                "--static-xml",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\static.xml",
                "--function-mapping",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output\\app.functionMapping",
                "--ir-module",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\project.symbols.bc",
                "--fn",
                "872"
            ],
            "exectime": 0.5829989910125732,
            "cwd": "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder"
        },
        "['C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\bin\\\\.tracing_stdout.txt', 'C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\bin\\\\.tracing_stderr.txt']": {
            "command": [
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\build\\app.exe"
            ],
            "exectime": 2.1141738891601562,
            "cwd": "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\tracing\\csim\\build"
        },
        "['C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\output\\\\reduced_programmodel.app']": {
            "command": [
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\/libexec/optimizer.exe",
                "-DFGPass",
                "-appName=app",
                "-outputDir",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output",
                "-logDir",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\log",
                "-pmout=C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output\\reduced_programmodel.app",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\project.symbols.bc",
                "-staticFile",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\static.xml",
                "-traceFile",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\profiler\\0\\app_0_55\\thread0000-trace.txt",
                "-o",
                "nul"
            ],
            "exectime": 7.202571392059326,
            "cwd": "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder"
        },
        "['C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\dataflow\\\\0\\\\taskgraph.json']": {
            "command": [
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\/libexec/parallelismSelector.exe",
                "-g",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output\\reduced_programmodel.app",
                "--basepath",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder",
                "--static-xml",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\static.xml",
                "--fpga-part",
                "xc7z020-clg400-1",
                "--device-totals",
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\data\\platform\\logic\\fpga.devicetotals",
                "--clock-frequency",
                "100.0",
                "--out-dir",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output",
                "--log-dir",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\log",
                "--mapping",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output\\app.functionMapping",
                "--objective",
                "none",
                "--performance-target",
                "target_both",
                "--max-array-optimization-factor",
                "1024",
                "--complete-partition-limit",
                "4",
                "--lut-constraint",
                "100.0",
                "--ff-constraint",
                "100.0",
                "--dsp-constraint",
                "100.0",
                "--bram-constraint",
                "100.0",
                "--uram-constraint",
                "100.0",
                "--ir-module",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\project.symbols.bc",
                "--max-iterations",
                "1000",
                "--max-iterations-branch-full-log",
                "20",
                "--df-id",
                "0",
                "--df-target",
                "%F574"
            ],
            "exectime": 1.8271851539611816,
            "cwd": "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder"
        },
        "['C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\dataflow\\\\1\\\\taskgraph.json']": {
            "command": [
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\/libexec/parallelismSelector.exe",
                "-g",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output\\reduced_programmodel.app",
                "--basepath",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder",
                "--static-xml",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\static.xml",
                "--fpga-part",
                "xc7z020-clg400-1",
                "--device-totals",
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\data\\platform\\logic\\fpga.devicetotals",
                "--clock-frequency",
                "100.0",
                "--out-dir",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output",
                "--log-dir",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\log",
                "--mapping",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output\\app.functionMapping",
                "--objective",
                "none",
                "--performance-target",
                "target_both",
                "--max-array-optimization-factor",
                "1024",
                "--complete-partition-limit",
                "4",
                "--lut-constraint",
                "100.0",
                "--ff-constraint",
                "100.0",
                "--dsp-constraint",
                "100.0",
                "--bram-constraint",
                "100.0",
                "--uram-constraint",
                "100.0",
                "--ir-module",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\project.symbols.bc",
                "--max-iterations",
                "1000",
                "--max-iterations-branch-full-log",
                "20",
                "--df-id",
                "1",
                "--df-target",
                "%F577"
            ],
            "exectime": 1.8239972591400146,
            "cwd": "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder"
        },
        "['C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\dataflow\\\\2\\\\taskgraph.json']": {
            "command": [
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\/libexec/parallelismSelector.exe",
                "-g",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output\\reduced_programmodel.app",
                "--basepath",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder",
                "--static-xml",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\static.xml",
                "--fpga-part",
                "xc7z020-clg400-1",
                "--device-totals",
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\data\\platform\\logic\\fpga.devicetotals",
                "--clock-frequency",
                "100.0",
                "--out-dir",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output",
                "--log-dir",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\log",
                "--mapping",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output\\app.functionMapping",
                "--objective",
                "none",
                "--performance-target",
                "target_both",
                "--max-array-optimization-factor",
                "1024",
                "--complete-partition-limit",
                "4",
                "--lut-constraint",
                "100.0",
                "--ff-constraint",
                "100.0",
                "--dsp-constraint",
                "100.0",
                "--bram-constraint",
                "100.0",
                "--uram-constraint",
                "100.0",
                "--ir-module",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\project.symbols.bc",
                "--max-iterations",
                "1000",
                "--max-iterations-branch-full-log",
                "20",
                "--df-id",
                "2",
                "--df-target",
                "%F575"
            ],
            "exectime": 1.8303186893463135,
            "cwd": "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder"
        },
        "['C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\dataflow\\\\3\\\\taskgraph.json']": {
            "command": [
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\/libexec/parallelismSelector.exe",
                "-g",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output\\reduced_programmodel.app",
                "--basepath",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder",
                "--static-xml",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\static.xml",
                "--fpga-part",
                "xc7z020-clg400-1",
                "--device-totals",
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\data\\platform\\logic\\fpga.devicetotals",
                "--clock-frequency",
                "100.0",
                "--out-dir",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output",
                "--log-dir",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\log",
                "--mapping",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output\\app.functionMapping",
                "--objective",
                "none",
                "--performance-target",
                "target_both",
                "--max-array-optimization-factor",
                "1024",
                "--complete-partition-limit",
                "4",
                "--lut-constraint",
                "100.0",
                "--ff-constraint",
                "100.0",
                "--dsp-constraint",
                "100.0",
                "--bram-constraint",
                "100.0",
                "--uram-constraint",
                "100.0",
                "--ir-module",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\project.symbols.bc",
                "--max-iterations",
                "1000",
                "--max-iterations-branch-full-log",
                "20",
                "--df-id",
                "3",
                "--df-target",
                "%F580"
            ],
            "exectime": 2.0188686847686768,
            "cwd": "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder"
        },
        "['C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\dataflow\\\\4\\\\taskgraph.json']": {
            "command": [
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\/libexec/parallelismSelector.exe",
                "-g",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output\\reduced_programmodel.app",
                "--basepath",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder",
                "--static-xml",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\static.xml",
                "--fpga-part",
                "xc7z020-clg400-1",
                "--device-totals",
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\data\\platform\\logic\\fpga.devicetotals",
                "--clock-frequency",
                "100.0",
                "--out-dir",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output",
                "--log-dir",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\log",
                "--mapping",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output\\app.functionMapping",
                "--objective",
                "none",
                "--performance-target",
                "target_both",
                "--max-array-optimization-factor",
                "1024",
                "--complete-partition-limit",
                "4",
                "--lut-constraint",
                "100.0",
                "--ff-constraint",
                "100.0",
                "--dsp-constraint",
                "100.0",
                "--bram-constraint",
                "100.0",
                "--uram-constraint",
                "100.0",
                "--ir-module",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\project.symbols.bc",
                "--max-iterations",
                "1000",
                "--max-iterations-branch-full-log",
                "20",
                "--df-id",
                "4",
                "--df-target",
                "%F773"
            ],
            "exectime": 2.156864643096924,
            "cwd": "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder"
        },
        "['C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\dataflow\\\\5\\\\taskgraph.json']": {
            "command": [
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\/libexec/parallelismSelector.exe",
                "-g",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output\\reduced_programmodel.app",
                "--basepath",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder",
                "--static-xml",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\static.xml",
                "--fpga-part",
                "xc7z020-clg400-1",
                "--device-totals",
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\data\\platform\\logic\\fpga.devicetotals",
                "--clock-frequency",
                "100.0",
                "--out-dir",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output",
                "--log-dir",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\log",
                "--mapping",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output\\app.functionMapping",
                "--objective",
                "none",
                "--performance-target",
                "target_both",
                "--max-array-optimization-factor",
                "1024",
                "--complete-partition-limit",
                "4",
                "--lut-constraint",
                "100.0",
                "--ff-constraint",
                "100.0",
                "--dsp-constraint",
                "100.0",
                "--bram-constraint",
                "100.0",
                "--uram-constraint",
                "100.0",
                "--ir-module",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\project.symbols.bc",
                "--max-iterations",
                "1000",
                "--max-iterations-branch-full-log",
                "20",
                "--df-id",
                "5",
                "--df-target",
                "%F776"
            ],
            "exectime": 2.3807079792022705,
            "cwd": "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder"
        },
        "['C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\dataflow\\\\6\\\\taskgraph.json']": {
            "command": [
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\/libexec/parallelismSelector.exe",
                "-g",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output\\reduced_programmodel.app",
                "--basepath",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder",
                "--static-xml",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\static.xml",
                "--fpga-part",
                "xc7z020-clg400-1",
                "--device-totals",
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\data\\platform\\logic\\fpga.devicetotals",
                "--clock-frequency",
                "100.0",
                "--out-dir",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output",
                "--log-dir",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\log",
                "--mapping",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output\\app.functionMapping",
                "--objective",
                "none",
                "--performance-target",
                "target_both",
                "--max-array-optimization-factor",
                "1024",
                "--complete-partition-limit",
                "4",
                "--lut-constraint",
                "100.0",
                "--ff-constraint",
                "100.0",
                "--dsp-constraint",
                "100.0",
                "--bram-constraint",
                "100.0",
                "--uram-constraint",
                "100.0",
                "--ir-module",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\project.symbols.bc",
                "--max-iterations",
                "1000",
                "--max-iterations-branch-full-log",
                "20",
                "--df-id",
                "6",
                "--df-target",
                "%F821"
            ],
            "exectime": 2.129319190979004,
            "cwd": "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder"
        },
        "['C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\dataflow\\\\7\\\\taskgraph.json']": {
            "command": [
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\/libexec/parallelismSelector.exe",
                "-g",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output\\reduced_programmodel.app",
                "--basepath",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder",
                "--static-xml",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\static.xml",
                "--fpga-part",
                "xc7z020-clg400-1",
                "--device-totals",
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\data\\platform\\logic\\fpga.devicetotals",
                "--clock-frequency",
                "100.0",
                "--out-dir",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output",
                "--log-dir",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\log",
                "--mapping",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output\\app.functionMapping",
                "--objective",
                "none",
                "--performance-target",
                "target_both",
                "--max-array-optimization-factor",
                "1024",
                "--complete-partition-limit",
                "4",
                "--lut-constraint",
                "100.0",
                "--ff-constraint",
                "100.0",
                "--dsp-constraint",
                "100.0",
                "--bram-constraint",
                "100.0",
                "--uram-constraint",
                "100.0",
                "--ir-module",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\project.symbols.bc",
                "--max-iterations",
                "1000",
                "--max-iterations-branch-full-log",
                "20",
                "--df-id",
                "7",
                "--df-target",
                "%F770"
            ],
            "exectime": 1.8878767490386963,
            "cwd": "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder"
        },
        "['C:\\\\Users\\\\flaud\\\\Documents\\\\GitHub\\\\LiveTelemetry\\\\FPGA\\\\CAN_Decoder_Hardware\\\\CAN_decoder\\\\CAN_decoder\\\\hls\\\\csim\\\\code_analyzer\\\\.internal\\\\dataflow\\\\8\\\\taskgraph.json']": {
            "command": [
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\/libexec/parallelismSelector.exe",
                "-g",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output\\reduced_programmodel.app",
                "--basepath",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder",
                "--static-xml",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\static.xml",
                "--fpga-part",
                "xc7z020-clg400-1",
                "--device-totals",
                "c:\\xilinx\\2024.1\\vitis_hls\\2024.1\\vcxx\\data\\platform\\logic\\fpga.devicetotals",
                "--clock-frequency",
                "100.0",
                "--out-dir",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output",
                "--log-dir",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\log",
                "--mapping",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\output\\app.functionMapping",
                "--objective",
                "none",
                "--performance-target",
                "target_both",
                "--max-array-optimization-factor",
                "1024",
                "--complete-partition-limit",
                "4",
                "--lut-constraint",
                "100.0",
                "--ff-constraint",
                "100.0",
                "--dsp-constraint",
                "100.0",
                "--bram-constraint",
                "100.0",
                "--uram-constraint",
                "100.0",
                "--ir-module",
                "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder\\CAN_decoder\\hls\\csim\\code_analyzer\\.internal\\instrument\\app_0\\project.symbols.bc",
                "--max-iterations",
                "1000",
                "--max-iterations-branch-full-log",
                "20",
                "--df-id",
                "8",
                "--df-target",
                "%F872"
            ],
            "exectime": 1.9977047443389893,
            "cwd": "C:\\Users\\flaud\\Documents\\GitHub\\LiveTelemetry\\FPGA\\CAN_Decoder_Hardware\\CAN_decoder"
        }
    }
}