{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581280616874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581280616883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 09 12:36:56 2020 " "Processing started: Sun Feb 09 12:36:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581280616883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1581280616883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_Music_Box -c FPGA_Music_Box " "Command: quartus_sta FPGA_Music_Box -c FPGA_Music_Box" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1581280616883 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1581280617074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1581280617562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581280617604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581280617604 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_Music_Box.sdc " "Synopsys Design Constraints File file not found: 'FPGA_Music_Box.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1581280617987 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1581280617987 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " "create_clock -period 1.000 -name SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1581280617993 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name max10Board_50MhzClock max10Board_50MhzClock " "create_clock -period 1.000 -name max10Board_50MhzClock max10Board_50MhzClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1581280617993 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockGenerator:clockGenerator_100hz\|outputClock ClockGenerator:clockGenerator_100hz\|outputClock " "create_clock -period 1.000 -name ClockGenerator:clockGenerator_100hz\|outputClock ClockGenerator:clockGenerator_100hz\|outputClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1581280617993 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockGenerator:clockGenerator_32Khz\|outputClock ClockGenerator:clockGenerator_32Khz\|outputClock " "create_clock -period 1.000 -name ClockGenerator:clockGenerator_32Khz\|outputClock ClockGenerator:clockGenerator_32Khz\|outputClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1581280617993 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581280617993 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1581280617994 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581280617994 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1581280617994 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1581280618013 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1581280618025 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1581280618025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.607 " "Worst-case setup slack is -5.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280618034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280618034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.607             -69.507 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -5.607             -69.507 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280618034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.905            -107.907 max10Board_50MhzClock  " "   -3.905            -107.907 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280618034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.294             -83.694 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "   -3.294             -83.694 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280618034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.169             -24.426 ClockGenerator:clockGenerator_100hz\|outputClock  " "   -2.169             -24.426 ClockGenerator:clockGenerator_100hz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280618034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581280618034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280618044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280618044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 ClockGenerator:clockGenerator_100hz\|outputClock  " "    0.347               0.000 ClockGenerator:clockGenerator_100hz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280618044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "    0.348               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280618044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 max10Board_50MhzClock  " "    0.348               0.000 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280618044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock  " "    0.626               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280618044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581280618044 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581280618054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581280618054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280618066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280618066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -94.195 max10Board_50MhzClock  " "   -3.000             -94.195 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280618066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "   -1.403             -44.896 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280618066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -1.403             -22.448 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280618066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -16.836 ClockGenerator:clockGenerator_100hz\|outputClock  " "   -1.403             -16.836 ClockGenerator:clockGenerator_100hz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280618066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581280618066 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1581280618085 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1581280618123 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1581280619553 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581280619704 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1581280619713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.041 " "Worst-case setup slack is -5.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280619724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280619724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.041             -63.117 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -5.041             -63.117 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280619724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.563             -92.509 max10Board_50MhzClock  " "   -3.563             -92.509 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280619724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.006             -75.198 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "   -3.006             -75.198 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280619724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.900             -21.092 ClockGenerator:clockGenerator_100hz\|outputClock  " "   -1.900             -21.092 ClockGenerator:clockGenerator_100hz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280619724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581280619724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280619724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280619724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 ClockGenerator:clockGenerator_100hz\|outputClock  " "    0.311               0.000 ClockGenerator:clockGenerator_100hz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280619724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "    0.311               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280619724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 max10Board_50MhzClock  " "    0.311               0.000 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280619724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock  " "    0.567               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280619724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581280619724 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581280619732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581280619734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280619734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280619734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -94.195 max10Board_50MhzClock  " "   -3.000             -94.195 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280619734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "   -1.403             -44.896 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280619734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -1.403             -22.448 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280619734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -16.836 ClockGenerator:clockGenerator_100hz\|outputClock  " "   -1.403             -16.836 ClockGenerator:clockGenerator_100hz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280619734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581280619734 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1581280619752 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1581280619994 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1581280619994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.667 " "Worst-case setup slack is -1.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280620003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280620003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.667             -20.659 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -1.667             -20.659 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280620003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.128             -10.023 max10Board_50MhzClock  " "   -1.128             -10.023 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280620003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.793             -15.667 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "   -0.793             -15.667 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280620003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.349              -3.462 ClockGenerator:clockGenerator_100hz\|outputClock  " "   -0.349              -3.462 ClockGenerator:clockGenerator_100hz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280620003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581280620003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280620014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280620014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "    0.151               0.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280620014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 ClockGenerator:clockGenerator_100hz\|outputClock  " "    0.152               0.000 ClockGenerator:clockGenerator_100hz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280620014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 max10Board_50MhzClock  " "    0.152               0.000 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280620014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock  " "    0.243               0.000 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280620014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581280620014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581280620014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1581280620024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280620024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280620024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -79.050 max10Board_50MhzClock  " "   -3.000             -79.050 max10Board_50MhzClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280620024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock  " "   -1.000             -32.000 SPI_OutputControllerDac:sPI_OutputControllerDac\|ClockGenerator:clockGenerator_714Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280620024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 ClockGenerator:clockGenerator_32Khz\|outputClock  " "   -1.000             -16.000 ClockGenerator:clockGenerator_32Khz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280620024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 ClockGenerator:clockGenerator_100hz\|outputClock  " "   -1.000             -12.000 ClockGenerator:clockGenerator_100hz\|outputClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1581280620024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1581280620024 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1581280621423 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1581280621433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581280621564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 09 12:37:01 2020 " "Processing ended: Sun Feb 09 12:37:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581280621564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581280621564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581280621564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1581280621564 ""}
