
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000072                       # Number of seconds simulated
sim_ticks                                    72181500                       # Number of ticks simulated
final_tick                                   72181500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 132883                       # Simulator instruction rate (inst/s)
host_op_rate                                   153817                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               64436151                       # Simulator tick rate (ticks/s)
host_mem_usage                                 801912                       # Number of bytes of host memory used
host_seconds                                     1.12                       # Real time elapsed on the host
sim_insts                                      148852                       # Number of instructions simulated
sim_ops                                        172304                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     72181500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          115520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           48960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             164480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       115520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        115520                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2570                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1600410077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          678290144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2278700221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1600410077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1600410077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1600410077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         678290144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2278700221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2570                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2570                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 164480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  164480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      72066500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2570                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.846409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.728999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   201.867639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          444     49.06%     49.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          258     28.51%     77.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           97     10.72%     88.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           38      4.20%     92.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           21      2.32%     94.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      1.55%     96.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.33%     96.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.88%     97.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           22      2.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          905                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     63553250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               111740750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12850000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24728.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43478.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2278.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2278.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1653                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      28041.44                       # Average gap between requests
system.mem_ctrls.pageHitRate                    64.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3427200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1798830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9167760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             15396840                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               112800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        14566920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         2372640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               52374750                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            725.587920                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             38039250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        35500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      6178000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      31693000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     31935000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3120180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1635645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9182040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             15313620                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               111840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        14236320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         2722080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               51853485                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            718.366432                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             38265750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE        43500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      7087750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      31484500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     31225750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     72181500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   29128                       # Number of BP lookups
system.cpu.branchPred.condPredicted             20867                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2674                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                17654                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   11859                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.174578                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    3317                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                186                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             553                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                272                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              281                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          112                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     72181500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     72181500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     72181500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     72181500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload0.numSyscalls                   12                       # Number of system calls
system.cpu.workload1.numSyscalls                   12                       # Number of system calls
system.cpu.workload2.numSyscalls                   12                       # Number of system calls
system.cpu.workload3.numSyscalls                   12                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        72181500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           144364                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               2034                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         173591                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       29128                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              15448                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         45950                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2812                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 9814                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.CacheLines                     24323                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1202                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             121266                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.653225                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.818926                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    83107     68.53%     68.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3477      2.87%     71.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3451      2.85%     74.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5190      4.28%     78.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3090      2.55%     81.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     4675      3.86%     84.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3131      2.58%     87.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     1150      0.95%     88.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    13995     11.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               121266                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.201768                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.202454                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   369987                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 73989                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     32537                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  6090                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1884                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                12467                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   930                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 189510                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   754                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1884                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   374751                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   22096                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          12063                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     35611                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 38082                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 187113                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   181                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   9410                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   3433                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  23611                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              225343                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                870181                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           245689                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                64                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                208116                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    17227                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                128                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            124                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     23649                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 6688                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4736                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               353                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               37                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads                 6685                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores                4683                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads               375                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores               25                       # Number of conflicting stores.
system.cpu.memDep2.insertedLoads                 6675                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep2.insertedStores                4675                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep2.conflictingLoads               365                       # Number of conflicting loads.
system.cpu.memDep2.conflictingStores               14                       # Number of conflicting stores.
system.cpu.memDep3.insertedLoads                 6712                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep3.insertedStores                4724                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep3.conflictingLoads               367                       # Number of conflicting loads.
system.cpu.memDep3.conflictingStores               32                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     183153                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 184                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    181410                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               132                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           11032                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        21423                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             12                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        121266                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.495968                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.114908                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               66067     54.48%     54.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               13433     11.08%     65.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               10244      8.45%     74.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                8353      6.89%     80.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8049      6.64%     87.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                6638      5.47%     93.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4397      3.63%     96.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2018      1.66%     98.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2067      1.70%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          121266                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1047     51.02%     51.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.05%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     51.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    507     24.71%     75.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   489     23.83%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.39%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 33775     74.47%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   30      0.07%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              1      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6906     15.23%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4628     10.20%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  45356                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu                 33896     74.60%     74.60% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult                   32      0.07%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                     0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd                   0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                    0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                    0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                    0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc                   0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt               0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              1      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead                 6905     15.20%     89.87% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite                4586     10.09%     99.96% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead               0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite             16      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total                  45436                       # Type of FU issued
system.cpu.iq.FU_type_2::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_2::IntAlu                 33732     74.50%     74.50% # Type of FU issued
system.cpu.iq.FU_type_2::IntMult                   30      0.07%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::IntDiv                     0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::FloatAdd                   0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::FloatCmp                   0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::FloatCvt                   0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::FloatMult                  0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::FloatMultAcc               0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::FloatDiv                   0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::FloatMisc                  0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::FloatSqrt                  0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdAdd                    0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdAddAcc                 0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdAlu                    0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdCmp                    0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdCvt                    0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdMisc                   0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdMult                   0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdMultAcc                0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdShift                  0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdShiftAcc               0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdSqrt                   0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatAdd               0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatAlu               0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatCmp               0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatCvt               0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatDiv               0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatMisc              1      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatMult              0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatMultAcc            0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::SimdFloatSqrt              0      0.00%     74.56% # Type of FU issued
system.cpu.iq.FU_type_2::MemRead                 6899     15.24%     89.80% # Type of FU issued
system.cpu.iq.FU_type_2::MemWrite                4602     10.16%     99.96% # Type of FU issued
system.cpu.iq.FU_type_2::FloatMemRead               0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_2::FloatMemWrite             16      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_2::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_2::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_2::total                  45280                       # Type of FU issued
system.cpu.iq.FU_type_3::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_3::IntAlu                 33733     74.40%     74.40% # Type of FU issued
system.cpu.iq.FU_type_3::IntMult                   29      0.06%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::IntDiv                     0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::FloatAdd                   0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::FloatCmp                   0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::FloatCvt                   0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::FloatMult                  0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::FloatMultAcc               0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::FloatDiv                   0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::FloatMisc                  0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::FloatSqrt                  0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::SimdAdd                    0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::SimdAddAcc                 0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::SimdAlu                    0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::SimdCmp                    0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::SimdCvt                    0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::SimdMisc                   0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::SimdMult                   0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::SimdMultAcc                0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::SimdShift                  0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::SimdShiftAcc               0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::SimdSqrt                   0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatAdd               0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatAlu               0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatCmp               0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatCvt               0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatDiv               0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatMisc              1      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatMult              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatMultAcc            0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::SimdFloatSqrt              0      0.00%     74.47% # Type of FU issued
system.cpu.iq.FU_type_3::MemRead                 6933     15.29%     89.76% # Type of FU issued
system.cpu.iq.FU_type_3::MemWrite                4626     10.20%     99.96% # Type of FU issued
system.cpu.iq.FU_type_3::FloatMemRead               0      0.00%     99.96% # Type of FU issued
system.cpu.iq.FU_type_3::FloatMemWrite             16      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_3::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_3::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_3::total                  45338                       # Type of FU issued
system.cpu.iq.FU_type::total                   181410      0.00%      0.00% # Type of FU issued
system.cpu.iq.rate                           1.256615                       # Inst issue rate
system.cpu.iq.fu_busy_cnt::0                      524                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                      478                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::2                      512                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::3                      538                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total                 2052                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.002888                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.002635                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::2                0.002822                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::3                0.002966                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.011311                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             486134                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            194409                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       177941                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 136                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 64                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           64                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 183390                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      72                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              413                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          670                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          251                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           385                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread1.forwLoads              432                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread1.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread1.squashedLoads          667                       # Number of loads squashed
system.cpu.iew.lsq.thread1.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread1.memOrderViolation           26                       # Number of memory ordering violations
system.cpu.iew.lsq.thread1.squashedStores          198                       # Number of stores squashed
system.cpu.iew.lsq.thread1.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread1.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread1.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread1.cacheBlocked           395                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread2.forwLoads              417                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread2.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread2.squashedLoads          657                       # Number of loads squashed
system.cpu.iew.lsq.thread2.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread2.memOrderViolation           25                       # Number of memory ordering violations
system.cpu.iew.lsq.thread2.squashedStores          190                       # Number of stores squashed
system.cpu.iew.lsq.thread2.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread2.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread2.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread2.cacheBlocked           393                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread3.forwLoads              409                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread3.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread3.squashedLoads          694                       # Number of loads squashed
system.cpu.iew.lsq.thread3.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread3.memOrderViolation           27                       # Number of memory ordering violations
system.cpu.iew.lsq.thread3.squashedStores          239                       # Number of stores squashed
system.cpu.iew.lsq.thread3.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread3.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread3.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread3.cacheBlocked           400                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1884                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   11180                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7914                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              183384                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1092                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 26760                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                18818                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                120                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     69                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  7791                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            104                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            361                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1454                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1815                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                180232                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts::0               6839                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1               6819                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::2               6822                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::3               6851                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total          27331                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1178                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::2                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::3                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.exec_nop::0                         11                       # number of nop insts executed
system.cpu.iew.exec_nop::1                         11                       # number of nop insts executed
system.cpu.iew.exec_nop::2                         10                       # number of nop insts executed
system.cpu.iew.exec_nop::3                         15                       # number of nop insts executed
system.cpu.iew.exec_nop::total                     47                       # number of nop insts executed
system.cpu.iew.exec_refs::0                     11440                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                     11401                       # number of memory reference insts executed
system.cpu.iew.exec_refs::2                     11411                       # number of memory reference insts executed
system.cpu.iew.exec_refs::3                     11458                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total                 45710                       # number of memory reference insts executed
system.cpu.iew.exec_branches::0                  6403                       # Number of branches executed
system.cpu.iew.exec_branches::1                  6377                       # Number of branches executed
system.cpu.iew.exec_branches::2                  6389                       # Number of branches executed
system.cpu.iew.exec_branches::3                  6392                       # Number of branches executed
system.cpu.iew.exec_branches::total             25561                       # Number of branches executed
system.cpu.iew.exec_stores::0                    4601                       # Number of stores executed
system.cpu.iew.exec_stores::1                    4582                       # Number of stores executed
system.cpu.iew.exec_stores::2                    4589                       # Number of stores executed
system.cpu.iew.exec_stores::3                    4607                       # Number of stores executed
system.cpu.iew.exec_stores::total               18379                       # Number of stores executed
system.cpu.iew.exec_rate                     1.248455                       # Inst execution rate
system.cpu.iew.wb_sent::0                       44563                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                       44606                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::2                       44512                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::3                       44517                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total                  178198                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count::0                      44515                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                      44559                       # cumulative count of insts written-back
system.cpu.iew.wb_count::2                      44458                       # cumulative count of insts written-back
system.cpu.iew.wb_count::3                      44473                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total                 178005                       # cumulative count of insts written-back
system.cpu.iew.wb_producers::0                  23664                       # num instructions producing a value
system.cpu.iew.wb_producers::1                  23783                       # num instructions producing a value
system.cpu.iew.wb_producers::2                  23534                       # num instructions producing a value
system.cpu.iew.wb_producers::3                  23633                       # num instructions producing a value
system.cpu.iew.wb_producers::total              94614                       # num instructions producing a value
system.cpu.iew.wb_consumers::0                  47575                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1                  47817                       # num instructions consuming a value
system.cpu.iew.wb_consumers::2                  47436                       # num instructions consuming a value
system.cpu.iew.wb_consumers::3                  47448                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total             190276                       # num instructions consuming a value
system.cpu.iew.wb_rate::0                    0.308352                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.308657                       # insts written-back per cycle
system.cpu.iew.wb_rate::2                    0.307958                       # insts written-back per cycle
system.cpu.iew.wb_rate::3                    0.308062                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                1.233029                       # insts written-back per cycle
system.cpu.iew.wb_fanout::0                  0.497404                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.497375                       # average fanout of values written-back
system.cpu.iew.wb_fanout::2                  0.496121                       # average fanout of values written-back
system.cpu.iew.wb_fanout::3                  0.498082                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.497246                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           11112                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             172                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1749                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       121265                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.420888                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.182518                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        68922     56.84%     56.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        14378     11.86%     68.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        10681      8.81%     77.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         6969      5.75%     83.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5772      4.76%     88.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4861      4.01%     92.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         3492      2.88%     94.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2208      1.82%     96.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         3982      3.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       121265                       # Number of insts commited each cycle
system.cpu.commit.committedInsts::0             37213                       # Number of instructions committed
system.cpu.commit.committedInsts::1             37213                       # Number of instructions committed
system.cpu.commit.committedInsts::2             37213                       # Number of instructions committed
system.cpu.commit.committedInsts::3             37213                       # Number of instructions committed
system.cpu.commit.committedInsts::total        148852                       # Number of instructions committed
system.cpu.commit.committedOps::0               43076                       # Number of ops (including micro ops) committed
system.cpu.commit.committedOps::1               43076                       # Number of ops (including micro ops) committed
system.cpu.commit.committedOps::2               43076                       # Number of ops (including micro ops) committed
system.cpu.commit.committedOps::3               43076                       # Number of ops (including micro ops) committed
system.cpu.commit.committedOps::total          172304                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count::0                      0                       # Number of s/w prefetches committed
system.cpu.commit.swp_count::1                      0                       # Number of s/w prefetches committed
system.cpu.commit.swp_count::2                      0                       # Number of s/w prefetches committed
system.cpu.commit.swp_count::3                      0                       # Number of s/w prefetches committed
system.cpu.commit.swp_count::total                  0                       # Number of s/w prefetches committed
system.cpu.commit.refs::0                       10503                       # Number of memory references committed
system.cpu.commit.refs::1                       10503                       # Number of memory references committed
system.cpu.commit.refs::2                       10503                       # Number of memory references committed
system.cpu.commit.refs::3                       10503                       # Number of memory references committed
system.cpu.commit.refs::total                   42012                       # Number of memory references committed
system.cpu.commit.loads::0                       6018                       # Number of loads committed
system.cpu.commit.loads::1                       6018                       # Number of loads committed
system.cpu.commit.loads::2                       6018                       # Number of loads committed
system.cpu.commit.loads::3                       6018                       # Number of loads committed
system.cpu.commit.loads::total                  24072                       # Number of loads committed
system.cpu.commit.membars::0                       16                       # Number of memory barriers committed
system.cpu.commit.membars::1                       16                       # Number of memory barriers committed
system.cpu.commit.membars::2                       16                       # Number of memory barriers committed
system.cpu.commit.membars::3                       16                       # Number of memory barriers committed
system.cpu.commit.membars::total                   64                       # Number of memory barriers committed
system.cpu.commit.branches::0                    6112                       # Number of branches committed
system.cpu.commit.branches::1                    6112                       # Number of branches committed
system.cpu.commit.branches::2                    6112                       # Number of branches committed
system.cpu.commit.branches::3                    6112                       # Number of branches committed
system.cpu.commit.branches::total               24448                       # Number of branches committed
system.cpu.commit.vec_insts::0                      0                       # Number of committed Vector instructions.
system.cpu.commit.vec_insts::1                      0                       # Number of committed Vector instructions.
system.cpu.commit.vec_insts::2                      0                       # Number of committed Vector instructions.
system.cpu.commit.vec_insts::3                      0                       # Number of committed Vector instructions.
system.cpu.commit.vec_insts::total                  0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts::0                      16                       # Number of committed floating point instructions.
system.cpu.commit.fp_insts::1                      16                       # Number of committed floating point instructions.
system.cpu.commit.fp_insts::2                      16                       # Number of committed floating point instructions.
system.cpu.commit.fp_insts::3                      16                       # Number of committed floating point instructions.
system.cpu.commit.fp_insts::total                  64                       # Number of committed floating point instructions.
system.cpu.commit.int_insts::0                  38950                       # Number of committed integer instructions.
system.cpu.commit.int_insts::1                  38950                       # Number of committed integer instructions.
system.cpu.commit.int_insts::2                  38950                       # Number of committed integer instructions.
system.cpu.commit.int_insts::3                  38950                       # Number of committed integer instructions.
system.cpu.commit.int_insts::total             155800                       # Number of committed integer instructions.
system.cpu.commit.function_calls::0               789                       # Number of function calls committed.
system.cpu.commit.function_calls::1               789                       # Number of function calls committed.
system.cpu.commit.function_calls::2               789                       # Number of function calls committed.
system.cpu.commit.function_calls::3               789                       # Number of function calls committed.
system.cpu.commit.function_calls::total          3156                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            32545     75.55%     75.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              27      0.06%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            1      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            6018     13.97%     89.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4469     10.37%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             43076                       # Class of committed instruction
system.cpu.commit.op_class_1::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_1::IntAlu            32545     75.55%     75.55% # Class of committed instruction
system.cpu.commit.op_class_1::IntMult              27      0.06%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::IntDiv                0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatAdd              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatCmp              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatCvt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatMult             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatDiv              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatMisc             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::FloatSqrt             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdAdd               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdAddAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdAlu               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdCmp               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdCvt               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdMisc              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdMult              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdShift             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdShiftAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdSqrt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatAdd            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatAlu            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatCmp            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatCvt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatDiv            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatMisc            1      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatMult            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::SimdFloatSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_1::MemRead            6018     13.97%     89.59% # Class of committed instruction
system.cpu.commit.op_class_1::MemWrite           4469     10.37%     99.96% # Class of committed instruction
system.cpu.commit.op_class_1::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu.commit.op_class_1::FloatMemWrite           16      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_1::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_1::total             43076                       # Class of committed instruction
system.cpu.commit.op_class_2::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_2::IntAlu            32545     75.55%     75.55% # Class of committed instruction
system.cpu.commit.op_class_2::IntMult              27      0.06%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::IntDiv                0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatAdd              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatCmp              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatCvt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatMult             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatDiv              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatMisc             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::FloatSqrt             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdAdd               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdAddAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdAlu               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdCmp               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdCvt               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdMisc              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdMult              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdShift             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdShiftAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdSqrt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatAdd            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatAlu            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatCmp            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatCvt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatDiv            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatMisc            1      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatMult            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::SimdFloatSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_2::MemRead            6018     13.97%     89.59% # Class of committed instruction
system.cpu.commit.op_class_2::MemWrite           4469     10.37%     99.96% # Class of committed instruction
system.cpu.commit.op_class_2::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu.commit.op_class_2::FloatMemWrite           16      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_2::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_2::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_2::total             43076                       # Class of committed instruction
system.cpu.commit.op_class_3::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_3::IntAlu            32545     75.55%     75.55% # Class of committed instruction
system.cpu.commit.op_class_3::IntMult              27      0.06%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::IntDiv                0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatAdd              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatCmp              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatCvt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatMult             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatDiv              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatMisc             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::FloatSqrt             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdAdd               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdAddAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdAlu               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdCmp               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdCvt               0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdMisc              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdMult              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdShift             0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdShiftAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdSqrt              0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatAdd            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatAlu            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatCmp            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatCvt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatDiv            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatMisc            1      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatMult            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::SimdFloatSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu.commit.op_class_3::MemRead            6018     13.97%     89.59% # Class of committed instruction
system.cpu.commit.op_class_3::MemWrite           4469     10.37%     99.96% # Class of committed instruction
system.cpu.commit.op_class_3::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu.commit.op_class_3::FloatMemWrite           16      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_3::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_3::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_3::total             43076                       # Class of committed instruction
system.cpu.commit.op_class::total              172304      0.00%      0.00% # Class of committed instruction
system.cpu.commit.bw_lim_events                  3982                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1212667                       # The number of ROB reads
system.cpu.rob.rob_writes                      369318                       # The number of ROB writes
system.cpu.timesIdled                             683                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           23098                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts::0                    37213                       # Number of Instructions Simulated
system.cpu.committedInsts::1                    37213                       # Number of Instructions Simulated
system.cpu.committedInsts::2                    37213                       # Number of Instructions Simulated
system.cpu.committedInsts::3                    37213                       # Number of Instructions Simulated
system.cpu.committedInsts::total               148852                       # Number of Instructions Simulated
system.cpu.committedOps::0                      43076                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                      43076                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::2                      43076                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::3                      43076                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total                 172304                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            3.879397                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            3.879397                       # CPI: Cycles Per Instruction
system.cpu.cpi::2                            3.879397                       # CPI: Cycles Per Instruction
system.cpu.cpi::3                            3.879397                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.969849                       # CPI: Total CPI of All Threads
system.cpu.ipc::0                            0.257772                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.257772                       # IPC: Instructions Per Cycle
system.cpu.ipc::2                            0.257772                       # IPC: Instructions Per Cycle
system.cpu.ipc::3                            0.257772                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.031088                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   215391                       # number of integer regfile reads
system.cpu.int_regfile_writes                  127062                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        64                       # number of floating regfile reads
system.cpu.cc_regfile_reads                    614224                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    84923                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  311318                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    124                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     72181500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements::0            133                       # number of replacements
system.cpu.dcache.tags.replacements::1              0                       # number of replacements
system.cpu.dcache.tags.replacements::2              0                       # number of replacements
system.cpu.dcache.tags.replacements::3              0                       # number of replacements
system.cpu.dcache.tags.replacements::total          133                       # number of replacements
system.cpu.dcache.tags.tagsinuse           507.864913                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               38067                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               860                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.263953                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   507.864913                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.495962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.495962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          727                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          635                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.709961                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             80912                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            80912                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     72181500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        21468                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           21468                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        16489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          16489                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           60                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           60                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         37957                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            37957                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        37957                       # number of overall hits
system.cpu.dcache.overall_hits::total           37957                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          845                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           845                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1103                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1103                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           11                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         1948                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1948                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1948                       # number of overall misses
system.cpu.dcache.overall_misses::total          1948                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     70667000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     70667000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     95383389                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     95383389                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1451500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1451500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    166050389                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    166050389                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    166050389                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    166050389                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        22313                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        22313                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        17592                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        17592                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        39905                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        39905                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        39905                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        39905                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.037870                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037870                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.062699                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062699                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.180328                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.180328                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.048816                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048816                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.048816                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048816                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 83629.585799                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83629.585799                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 86476.327289                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86476.327289                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 131954.545455                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 131954.545455                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 85241.472793                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85241.472793                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 85241.472793                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85241.472793                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        16242                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               325                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.975385                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks           44                       # number of writebacks
system.cpu.dcache.writebacks::total                44                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          316                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          316                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          772                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          772                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1088                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1088                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1088                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1088                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          529                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          529                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          331                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          860                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          860                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          860                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          860                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     48386500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     48386500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     31337962                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     31337962                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     79724462                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     79724462                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     79724462                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     79724462                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.023708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.018815                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018815                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.021551                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021551                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.021551                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021551                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 91467.863894                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91467.863894                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 94676.622356                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94676.622356                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 92702.862791                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92702.862791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 92702.862791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92702.862791                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     72181500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements::0           5121                       # number of replacements
system.cpu.icache.tags.replacements::1              0                       # number of replacements
system.cpu.icache.tags.replacements::2              0                       # number of replacements
system.cpu.icache.tags.replacements::3              0                       # number of replacements
system.cpu.icache.tags.replacements::total         5121                       # number of replacements
system.cpu.icache.tags.tagsinuse           382.808872                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               18023                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5614                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.210367                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   382.808872                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.747674                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.747674                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          271                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             53614                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            53614                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     72181500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        18023                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           18023                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         18023                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            18023                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        18023                       # number of overall hits
system.cpu.icache.overall_hits::total           18023                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         5977                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5977                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         5977                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5977                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         5977                       # number of overall misses
system.cpu.icache.overall_misses::total          5977                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    239153472                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    239153472                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    239153472                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    239153472                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    239153472                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    239153472                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        24000                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        24000                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        24000                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        24000                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        24000                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        24000                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.249042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.249042                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.249042                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.249042                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.249042                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.249042                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 40012.292454                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40012.292454                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 40012.292454                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40012.292454                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 40012.292454                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40012.292454                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        78504                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              3036                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.857708                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         5121                       # number of writebacks
system.cpu.icache.writebacks::total              5121                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          361                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          361                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          361                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          361                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          361                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          361                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         5616                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5616                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         5616                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5616                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         5616                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5616                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    218640542                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    218640542                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    218640542                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    218640542                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    218640542                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    218640542                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.234000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.234000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.234000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.234000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.234000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.234000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 38931.720442                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38931.720442                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 38931.720442                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38931.720442                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 38931.720442                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38931.720442                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     72181500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements::0                      0                       # number of replacements
system.l2.tags.replacements::1                      0                       # number of replacements
system.l2.tags.replacements::2                      0                       # number of replacements
system.l2.tags.replacements::3                      0                       # number of replacements
system.l2.tags.replacements::total                  0                       # number of replacements
system.l2.tags.tagsinuse                  1391.481199                       # Cycle average of tags in use
system.l2.tags.total_refs                        9000                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2570                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.501946                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        888.897757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        502.583443                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.027127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.015338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.042465                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2570                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          424                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2146                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.078430                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     95298                       # Number of tag accesses
system.l2.tags.data_accesses                    95298                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED     72181500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks           44                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               44                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         4989                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4989                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                  7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            3808                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3808                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data             70                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                70                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  3808                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    77                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3885                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 3808                       # number of overall hits
system.l2.overall_hits::cpu.data                   77                       # number of overall hits
system.l2.overall_hits::total                    3885                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              324                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 324                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1808                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             459                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1808                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 783                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2591                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1808                       # number of overall misses
system.l2.overall_misses::cpu.data                783                       # number of overall misses
system.l2.overall_misses::total                  2591                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     30733500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      30733500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    167779500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    167779500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     46764500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     46764500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     167779500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      77498000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        245277500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    167779500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     77498000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       245277500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks           44                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           44                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         4989                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4989                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         5616                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5616                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          529                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           529                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              5616                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               860                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6476                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             5616                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              860                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6476                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.978852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.978852                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.321937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.321937                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.867675                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.867675                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.321937                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.910465                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.400093                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.321937                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.910465                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.400093                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 94856.481481                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94856.481481                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 92798.396018                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92798.396018                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 101883.442266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101883.442266                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 92798.396018                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 98975.734355                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94665.187186                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 92798.396018                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 98975.734355                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94665.187186                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           18                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           18                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  20                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 20                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data          324                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            324                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1806                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1806                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          441                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          441                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2571                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2571                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     27493500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     27493500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    149523000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    149523000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     40870000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     40870000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    149523000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     68363500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    217886500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    149523000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     68363500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    217886500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.978852                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.978852                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.321581                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.321581                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.833648                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.833648                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.321581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.889535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.397004                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.321581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.889535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.397004                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 84856.481481                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84856.481481                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 82792.358804                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82792.358804                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 92675.736961                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92675.736961                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 82792.358804                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 89364.052288                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84747.763516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 82792.358804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 89364.052288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84747.763516                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2570                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     72181500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2246                       # Transaction distribution
system.membus.trans_dist::ReadExReq               324                       # Transaction distribution
system.membus.trans_dist::ReadExResp              324                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2246                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2570                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2570    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2570                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3275500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13760000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        11730                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         5318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          139                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     72181500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6143                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           44                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5121                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              89                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              331                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             331                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5616                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          529                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        16351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 18204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       687040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        57856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 744896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6476                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.031347                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.174266                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6273     96.87%     96.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    203      3.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6476                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           11030000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8422996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            11.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1300479                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
