// Seed: 1094462309
module module_0 (
    output wand id_0,
    input  tri1 id_1
);
  wire id_3;
  ;
  assign module_2.id_1 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1,
    output tri   id_2,
    output wor   id_3,
    input  uwire id_4,
    input  tri0  id_5
);
  wire id_7;
  ;
  assign id_3 = id_4;
  module_0 modCall_1 (
      id_3,
      id_5
  );
endmodule
module module_2 (
    output supply1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri id_4
);
  assign id_0 = -1'b0 === ~id_4;
  module_0 modCall_1 (
      id_0,
      id_3
  );
  assign id_0 = -1;
endmodule
