-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition"

-- DATE "05/23/2019 10:48:02"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	digital_cam_impl1 IS
    PORT (
	clk_50 : IN std_logic;
	btn_resend : IN std_logic;
	led_config_finished : OUT std_logic;
	btn_group_pixels : IN std_logic;
	led_group_pixels : OUT std_logic;
	vga_hsync : OUT std_logic;
	vga_vsync : OUT std_logic;
	vga_r : OUT std_logic_vector(7 DOWNTO 0);
	vga_g : OUT std_logic_vector(7 DOWNTO 0);
	vga_b : OUT std_logic_vector(7 DOWNTO 0);
	vga_blank_N : OUT std_logic;
	vga_sync_N : OUT std_logic;
	vga_CLK : OUT std_logic;
	ov7670_pclk : IN std_logic;
	ov7670_xclk : OUT std_logic;
	ov7670_vsync : IN std_logic;
	ov7670_href : IN std_logic;
	ov7670_data : IN std_logic_vector(7 DOWNTO 0);
	ov7670_sioc : OUT std_logic;
	ov7670_siod : INOUT std_logic;
	ov7670_pwdn : OUT std_logic;
	ov7670_reset : OUT std_logic;
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	HEX6 : OUT std_logic_vector(6 DOWNTO 0);
	ledR : OUT std_logic;
	led16 : OUT std_logic;
	led15 : OUT std_logic;
	led14 : OUT std_logic;
	vak1 : OUT std_logic_vector(2 DOWNTO 0);
	vak2 : OUT std_logic_vector(2 DOWNTO 0);
	vak3 : OUT std_logic_vector(2 DOWNTO 0);
	vak4 : OUT std_logic_vector(2 DOWNTO 0);
	vak5 : OUT std_logic_vector(2 DOWNTO 0);
	vak6 : OUT std_logic_vector(2 DOWNTO 0);
	vak7 : OUT std_logic_vector(2 DOWNTO 0);
	vak8 : OUT std_logic_vector(2 DOWNTO 0);
	vak9 : OUT std_logic_vector(2 DOWNTO 0);
	vak10 : OUT std_logic_vector(2 DOWNTO 0);
	vak11 : OUT std_logic_vector(2 DOWNTO 0);
	vak12 : OUT std_logic_vector(2 DOWNTO 0);
	vak13 : OUT std_logic_vector(2 DOWNTO 0);
	vak14 : OUT std_logic_vector(2 DOWNTO 0);
	vak15 : OUT std_logic_vector(2 DOWNTO 0);
	vak16 : OUT std_logic_vector(2 DOWNTO 0);
	vak17 : OUT std_logic_vector(2 DOWNTO 0);
	vak18 : OUT std_logic_vector(2 DOWNTO 0);
	vak19 : OUT std_logic_vector(2 DOWNTO 0);
	vak20 : OUT std_logic_vector(2 DOWNTO 0);
	vak21 : OUT std_logic_vector(2 DOWNTO 0);
	vak22 : OUT std_logic_vector(2 DOWNTO 0);
	vak23 : OUT std_logic_vector(2 DOWNTO 0);
	vak24 : OUT std_logic_vector(2 DOWNTO 0);
	vak25 : OUT std_logic_vector(2 DOWNTO 0);
	vak26 : OUT std_logic_vector(2 DOWNTO 0);
	vak27 : OUT std_logic_vector(2 DOWNTO 0);
	vak28 : OUT std_logic_vector(2 DOWNTO 0);
	vak29 : OUT std_logic_vector(2 DOWNTO 0);
	vak30 : OUT std_logic_vector(2 DOWNTO 0);
	vak31 : OUT std_logic_vector(2 DOWNTO 0);
	vak32 : OUT std_logic_vector(2 DOWNTO 0);
	vak33 : OUT std_logic_vector(2 DOWNTO 0);
	vak34 : OUT std_logic_vector(2 DOWNTO 0);
	vak35 : OUT std_logic_vector(2 DOWNTO 0);
	vak36 : OUT std_logic_vector(2 DOWNTO 0);
	vak37 : OUT std_logic_vector(2 DOWNTO 0);
	vak38 : OUT std_logic_vector(2 DOWNTO 0);
	vak39 : OUT std_logic_vector(2 DOWNTO 0);
	vak40 : OUT std_logic_vector(2 DOWNTO 0);
	vak41 : OUT std_logic_vector(2 DOWNTO 0);
	vak42 : OUT std_logic_vector(2 DOWNTO 0);
	vak43 : OUT std_logic_vector(2 DOWNTO 0);
	vak44 : OUT std_logic_vector(2 DOWNTO 0);
	vak45 : OUT std_logic_vector(2 DOWNTO 0);
	vak46 : OUT std_logic_vector(2 DOWNTO 0);
	vak47 : OUT std_logic_vector(2 DOWNTO 0);
	vak48 : OUT std_logic_vector(2 DOWNTO 0);
	vak49 : OUT std_logic_vector(2 DOWNTO 0);
	vak50 : OUT std_logic_vector(2 DOWNTO 0)
	);
END digital_cam_impl1;

-- Design Ports Information
-- led_config_finished	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led_group_pixels	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_hsync	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_vsync	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_blank_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_sync_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ov7670_xclk	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ov7670_sioc	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ov7670_pwdn	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ov7670_reset	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ledR	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led16	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led15	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led14	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak1[0]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak1[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak1[2]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak2[0]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak2[1]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak2[2]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak3[0]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak3[1]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak3[2]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak4[0]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak4[1]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak4[2]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak5[0]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak5[1]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak5[2]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak6[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak6[1]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak6[2]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak7[0]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak7[1]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak7[2]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak8[0]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak8[1]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak8[2]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak9[0]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak9[1]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak9[2]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak10[0]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak10[1]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak10[2]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak11[0]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak11[1]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak11[2]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak12[0]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak12[1]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak12[2]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak13[0]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak13[1]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak13[2]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak14[0]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak14[1]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak14[2]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak15[0]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak15[1]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak15[2]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak16[0]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak16[1]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak16[2]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak17[0]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak17[1]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak17[2]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak18[0]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak18[1]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak18[2]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak19[0]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak19[1]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak19[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak20[0]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak20[1]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak20[2]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak21[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak21[1]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak21[2]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak22[0]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak22[1]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak22[2]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak23[0]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak23[1]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak23[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak24[0]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak24[1]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak24[2]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak25[0]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak25[1]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak25[2]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak26[0]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak26[1]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak26[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak27[0]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak27[1]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak27[2]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak28[0]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak28[1]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak28[2]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak29[0]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak29[1]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak29[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak30[0]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak30[1]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak30[2]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak31[0]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak31[1]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak31[2]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak32[0]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak32[1]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak32[2]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak33[0]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak33[1]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak33[2]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak34[0]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak34[1]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak34[2]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak35[0]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak35[1]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak35[2]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak36[0]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak36[1]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak36[2]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak37[0]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak37[1]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak37[2]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak38[0]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak38[1]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak38[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak39[0]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak39[1]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak39[2]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak40[0]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak40[1]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak40[2]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak41[0]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak41[1]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak41[2]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak42[0]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak42[1]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak42[2]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak43[0]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak43[1]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak43[2]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak44[0]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak44[1]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak44[2]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak45[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak45[1]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak45[2]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak46[0]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak46[1]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak46[2]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak47[0]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak47[1]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak47[2]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak48[0]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak48[1]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak48[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak49[0]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak49[1]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak49[2]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak50[0]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak50[1]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vak50[2]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_siod	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- clk_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- btn_resend	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_pclk	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- btn_group_pixels	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_vsync	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_href	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[7]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[1]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[2]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[4]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[5]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[6]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[0]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF digital_cam_impl1 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk_50 : std_logic;
SIGNAL ww_btn_resend : std_logic;
SIGNAL ww_led_config_finished : std_logic;
SIGNAL ww_btn_group_pixels : std_logic;
SIGNAL ww_led_group_pixels : std_logic;
SIGNAL ww_vga_hsync : std_logic;
SIGNAL ww_vga_vsync : std_logic;
SIGNAL ww_vga_r : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_g : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_b : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_blank_N : std_logic;
SIGNAL ww_vga_sync_N : std_logic;
SIGNAL ww_vga_CLK : std_logic;
SIGNAL ww_ov7670_pclk : std_logic;
SIGNAL ww_ov7670_xclk : std_logic;
SIGNAL ww_ov7670_vsync : std_logic;
SIGNAL ww_ov7670_href : std_logic;
SIGNAL ww_ov7670_data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_ov7670_sioc : std_logic;
SIGNAL ww_ov7670_pwdn : std_logic;
SIGNAL ww_ov7670_reset : std_logic;
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_ledR : std_logic;
SIGNAL ww_led16 : std_logic;
SIGNAL ww_led15 : std_logic;
SIGNAL ww_led14 : std_logic;
SIGNAL ww_vak1 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak2 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak3 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak4 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak5 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak6 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak7 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak8 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak9 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak10 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak11 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak12 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak13 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak14 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak15 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak16 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak17 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak18 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak19 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak20 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak21 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak22 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak23 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak24 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak25 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak26 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak27 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak28 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak29 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak30 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak31 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak32 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak33 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak34 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak35 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak36 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak37 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak38 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak39 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak40 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak41 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak42 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak43 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak44 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak45 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak46 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak47 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak48 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak49 : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_vak50 : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ov7670_siod~input_o\ : std_logic;
SIGNAL \~ALTERA_DCLK~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_nCEO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~obuf_o\ : std_logic;
SIGNAL \~ALTERA_nCEO~~obuf_o\ : std_logic;
SIGNAL \clk_50~input_o\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~32_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider~9_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~16_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~1\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~31_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|taken~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~8_combout\ : std_logic;
SIGNAL \btn_resend~input_o\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~12_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~14_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~16_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~18_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~20_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~21\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[7]~22_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~3\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~7_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~5\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~7\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~9\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~11\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~12_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~13\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~14_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|process_0~1_combout\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \Inst_VGA|Add1~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~1\ : std_logic;
SIGNAL \Inst_VGA|Add1~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~3\ : std_logic;
SIGNAL \Inst_VGA|Add1~4_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~5\ : std_logic;
SIGNAL \Inst_VGA|Add1~6_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~7\ : std_logic;
SIGNAL \Inst_VGA|Add1~8_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~9\ : std_logic;
SIGNAL \Inst_VGA|Add1~10_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~15\ : std_logic;
SIGNAL \Inst_VGA|Add1~16_combout\ : std_logic;
SIGNAL \Inst_VGA|Hcnt~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~17\ : std_logic;
SIGNAL \Inst_VGA|Add1~18_combout\ : std_logic;
SIGNAL \Inst_VGA|Hcnt~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Hcnt~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~11\ : std_logic;
SIGNAL \Inst_VGA|Add1~12_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~13\ : std_logic;
SIGNAL \Inst_VGA|Add1~14_combout\ : std_logic;
SIGNAL \Inst_VGA|process_1~0_combout\ : std_logic;
SIGNAL \Inst_VGA|process_1~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Hsync~q\ : std_logic;
SIGNAL \Inst_VGA|Add0~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Vcnt~3_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~1\ : std_logic;
SIGNAL \Inst_VGA|Add0~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~3\ : std_logic;
SIGNAL \Inst_VGA|Add0~5\ : std_logic;
SIGNAL \Inst_VGA|Add0~6_combout\ : std_logic;
SIGNAL \Inst_VGA|Vcnt~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal1~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~7\ : std_logic;
SIGNAL \Inst_VGA|Add0~8_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~9\ : std_logic;
SIGNAL \Inst_VGA|Add0~10_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~11\ : std_logic;
SIGNAL \Inst_VGA|Add0~12_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~13\ : std_logic;
SIGNAL \Inst_VGA|Add0~14_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal1~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~15\ : std_logic;
SIGNAL \Inst_VGA|Add0~16_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~17\ : std_logic;
SIGNAL \Inst_VGA|Add0~18_combout\ : std_logic;
SIGNAL \Inst_VGA|Vcnt~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal1~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~4_combout\ : std_logic;
SIGNAL \Inst_VGA|Vcnt~2_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~1_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~0_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Vsync~q\ : std_logic;
SIGNAL \Inst_VGA|activeArea~3_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~0_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~1_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~2_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~4_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~q\ : std_logic;
SIGNAL \clk_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \ov7670_pclk~input_o\ : std_logic;
SIGNAL \ov7670_href~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_href~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_href~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_hold~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_hold~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|line~1_combout\ : std_logic;
SIGNAL \ov7670_vsync~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_vsync~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_vsync~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|line~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|we_reg~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|we_reg~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[0]~17_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[0]~18\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[1]~19_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[1]~20\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[2]~21_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[2]~22\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[3]~23_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[3]~24\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[4]~25_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[4]~26\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[5]~27_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[5]~28\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[6]~29_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[6]~30\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[7]~31_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[7]~32\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[8]~33_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[8]~34\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[9]~35_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[9]~36\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[10]~37_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[10]~38\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[11]~39_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[11]~40\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[12]~41_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[12]~42\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[13]~43_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[13]~44\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[14]~45_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[14]~46\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[15]~47_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[15]~48\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[16]~49_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[0]~17_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[14]~46\ : std_logic;
SIGNAL \Inst_Address_Generator|val[15]~47_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[15]~48\ : std_logic;
SIGNAL \Inst_Address_Generator|val[16]~49_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[6]~51_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[6]~52_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[6]~53_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[0]~18\ : std_logic;
SIGNAL \Inst_Address_Generator|val[1]~19_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[1]~20\ : std_logic;
SIGNAL \Inst_Address_Generator|val[2]~21_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[2]~22\ : std_logic;
SIGNAL \Inst_Address_Generator|val[3]~23_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[3]~24\ : std_logic;
SIGNAL \Inst_Address_Generator|val[4]~25_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[4]~26\ : std_logic;
SIGNAL \Inst_Address_Generator|val[5]~27_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[5]~28\ : std_logic;
SIGNAL \Inst_Address_Generator|val[6]~29_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[6]~30\ : std_logic;
SIGNAL \Inst_Address_Generator|val[7]~31_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[7]~32\ : std_logic;
SIGNAL \Inst_Address_Generator|val[8]~33_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[8]~34\ : std_logic;
SIGNAL \Inst_Address_Generator|val[9]~35_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[9]~36\ : std_logic;
SIGNAL \Inst_Address_Generator|val[10]~37_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[10]~38\ : std_logic;
SIGNAL \Inst_Address_Generator|val[11]~39_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[11]~40\ : std_logic;
SIGNAL \Inst_Address_Generator|val[12]~41_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[12]~42\ : std_logic;
SIGNAL \Inst_Address_Generator|val[13]~43_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[13]~44\ : std_logic;
SIGNAL \Inst_Address_Generator|val[14]~45_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\ : std_logic;
SIGNAL \ov7670_data[4]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[4]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[4]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[12]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[8]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[8]~1_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[8]~7_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[8]~8_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[8]~4_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[8]~5_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[8]~2_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[8]~3_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[8]~6_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[8]~9_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[6]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[7]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~4_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[14]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[12]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[5]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[16]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[13]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~3_combout\ : std_logic;
SIGNAL \btn_group_pixels~input_o\ : std_logic;
SIGNAL \kleur_herkenning~0_combout\ : std_logic;
SIGNAL \kleur_herkenning~q\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~2_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~18_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~6_combout\ : std_logic;
SIGNAL \Inst_RGB|R[0]~0_combout\ : std_logic;
SIGNAL \ov7670_data[5]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[5]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[13]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[9]~10_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[9]~11_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[9]~17_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[9]~18_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[9]~14_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[9]~15_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[9]~12_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[9]~13_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[9]~16_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[9]~19_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~7_combout\ : std_logic;
SIGNAL \Inst_RGB|R[1]~1_combout\ : std_logic;
SIGNAL \ov7670_data[6]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[6]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[6]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[14]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[10]~27_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[10]~28_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[10]~24_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[10]~25_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[10]~22_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[10]~23_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[10]~26_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[10]~20_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[10]~21_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[10]~29_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~8_combout\ : std_logic;
SIGNAL \Inst_RGB|R[2]~2_combout\ : std_logic;
SIGNAL \ov7670_data[7]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[7]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[7]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[11]~37_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[11]~38_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[11]~34_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[11]~35_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[11]~32_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[11]~33_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[11]~36_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[11]~30_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[11]~31_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[11]~39_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~9_combout\ : std_logic;
SIGNAL \Inst_RGB|R[3]~3_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[4]~44_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[4]~45_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[4]~42_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[4]~43_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[4]~46_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[4]~40_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[4]~41_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[4]~47_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[4]~48_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[4]~49_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~10_combout\ : std_logic;
SIGNAL \Inst_RGB|G[0]~0_combout\ : std_logic;
SIGNAL \ov7670_data[0]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[8]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[5]~52_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[5]~53_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[5]~54_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[5]~55_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[5]~56_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[5]~57_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[5]~58_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[5]~50_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[5]~51_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[5]~59_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~11_combout\ : std_logic;
SIGNAL \Inst_RGB|G[1]~1_combout\ : std_logic;
SIGNAL \ov7670_data[1]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[9]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[6]~62_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[6]~63_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[6]~64_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[6]~65_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[6]~66_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[6]~67_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[6]~68_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[6]~60_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[6]~61_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[6]~69_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~12_combout\ : std_logic;
SIGNAL \Inst_RGB|G[2]~2_combout\ : std_logic;
SIGNAL \ov7670_data[2]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[10]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[7]~70_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[7]~71_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[7]~72_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[7]~73_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[7]~74_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[7]~75_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[7]~76_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[7]~77_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[7]~78_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[7]~79_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~13_combout\ : std_logic;
SIGNAL \Inst_RGB|G[3]~3_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[0]~84_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[0]~85_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[0]~82_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[0]~83_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[0]~86_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[0]~87_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[0]~88_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[0]~80_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[0]~81_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[0]~89_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~14_combout\ : std_logic;
SIGNAL \Inst_RGB|B[0]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[1]~92_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[1]~93_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[1]~94_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[1]~95_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[1]~96_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[1]~90_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[1]~91_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[1]~97_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[1]~98_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[1]~99_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~15_combout\ : std_logic;
SIGNAL \Inst_RGB|B[1]~1_combout\ : std_logic;
SIGNAL \ov7670_data[3]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[3]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[3]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[2]~100_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[2]~101_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[2]~107_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[2]~108_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[2]~104_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[2]~105_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[2]~102_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[2]~103_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[2]~106_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[2]~109_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~16_combout\ : std_logic;
SIGNAL \Inst_RGB|B[2]~2_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[3]~117_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[3]~118_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[3]~110_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[3]~111_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[3]~114_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[3]~115_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[3]~112_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[3]~113_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[3]~116_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|q[3]~119_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~17_combout\ : std_logic;
SIGNAL \Inst_RGB|B[3]~3_combout\ : std_logic;
SIGNAL \Inst_VGA|Nblank~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Nblank~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|sys_clk~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|sys_clk~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|sioc~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|sioc~q\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~5_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter[1]~1_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter[0]~0_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]~0_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]~1_combout\ : std_logic;
SIGNAL \Inst_segment|hex1[0]~0_combout\ : std_logic;
SIGNAL \Inst_segment|hex1[1]~1_combout\ : std_logic;
SIGNAL \Inst_segment|hex1[2]~2_combout\ : std_logic;
SIGNAL \Inst_segment|hex1[3]~3_combout\ : std_logic;
SIGNAL \Inst_segment|hex1[4]~4_combout\ : std_logic;
SIGNAL \Inst_segment|hex1[5]~5_combout\ : std_logic;
SIGNAL \Inst_segment|hex1[6]~6_combout\ : std_logic;
SIGNAL \Inst_segment|hex2~0_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour[7]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour[5]~feeder_combout\ : std_logic;
SIGNAL \Inst_segment|hex3[0]~0_combout\ : std_logic;
SIGNAL \Inst_segment|hex3[1]~1_combout\ : std_logic;
SIGNAL \Inst_segment|hex3[2]~2_combout\ : std_logic;
SIGNAL \Inst_segment|hex3[3]~3_combout\ : std_logic;
SIGNAL \Inst_segment|hex3[4]~4_combout\ : std_logic;
SIGNAL \Inst_segment|hex3[5]~5_combout\ : std_logic;
SIGNAL \Inst_segment|hex3[6]~6_combout\ : std_logic;
SIGNAL \Inst_segment|hex4~0_combout\ : std_logic;
SIGNAL \Inst_segment|hex5[0]~0_combout\ : std_logic;
SIGNAL \Inst_segment|hex5[1]~1_combout\ : std_logic;
SIGNAL \Inst_segment|hex5[2]~2_combout\ : std_logic;
SIGNAL \Inst_segment|hex5[3]~3_combout\ : std_logic;
SIGNAL \Inst_segment|hex5[4]~4_combout\ : std_logic;
SIGNAL \Inst_segment|hex5[5]~5_combout\ : std_logic;
SIGNAL \Inst_segment|hex5[6]~6_combout\ : std_logic;
SIGNAL \Inst_segment|hex6~0_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|LessThan3~0_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vakInhoud_main~0_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|process_0~1_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|process_0~0_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vakInhoud_main~1_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_1[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|activeSend~0_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|activeSend~q\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|LessThan5~0_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vakInhoud_main~3_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vakInhoud_main~2_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vakInhoud_main~4_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|process_0~3_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|process_0~4_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|process_0~2_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|LessThan2~0_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vakInhoud_main~5_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_1[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_2[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_2[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_3[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_3[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_4[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_4[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_5[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_5[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_6[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_6[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_7[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_7[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_7[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_8[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_8[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_9[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_9[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_10[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_10[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_11[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_12[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_12[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_13[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_13[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_14[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_15[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_15[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_16[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_16[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_16[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_17[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_18[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_18[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_19[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_19[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_20[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_20[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_21[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_21[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_22[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_22[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_23[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_23[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_23[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_24[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_24[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_25[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_25[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_26[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_26[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_26[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_27[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_27[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_28[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_28[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_29[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_29[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_29[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_30[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_30[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_31[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_31[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_32[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_33[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_34[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_34[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_35[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_35[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_36[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_36[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_36[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_37[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_37[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_38[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_38[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_38[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_39[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_39[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_40[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_40[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_41[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_41[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_42[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_42[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_42[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_43[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_43[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_44[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_44[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_45[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_46[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_46[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_46[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_47[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_47[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_48[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_48[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_49[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_49[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_50[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_50[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_Colour_Recognition_register|vak_5\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_VGA|Hcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_35\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|address\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_20\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_26\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_25\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Address_Generator|val\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_46\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_39\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|line\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_50\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_VGA|Vcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_41\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_44\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_1\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_2\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_3\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_4\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_6\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_7\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_8\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_9\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_10\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_11\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_12\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_13\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_14\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_15\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_16\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_17\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_18\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_19\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_21\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_22\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_23\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_24\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_27\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_28\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_29\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_30\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_31\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_32\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_33\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_34\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_36\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_37\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_38\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_40\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_42\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_43\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_45\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_47\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_48\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Colour_Recognition_register|vak_49\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|d_latch\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|href_last\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|latched_d\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_segment|ALT_INV_hex5[6]~6_combout\ : std_logic;
SIGNAL \Inst_segment|ALT_INV_hex5[2]~2_combout\ : std_logic;
SIGNAL \Inst_segment|ALT_INV_hex3[6]~6_combout\ : std_logic;
SIGNAL \Inst_segment|ALT_INV_hex3[2]~2_combout\ : std_logic;
SIGNAL \Inst_segment|ALT_INV_hex1[6]~6_combout\ : std_logic;
SIGNAL \Inst_segment|ALT_INV_hex1[2]~2_combout\ : std_logic;
SIGNAL \ALT_INV_ov7670_pclk~input_o\ : std_logic;
SIGNAL \ALT_INV_btn_resend~input_o\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\ : std_logic_vector(31 DOWNTO 31);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\ : std_logic_vector(31 DOWNTO 31);
SIGNAL \Inst_VGA|ALT_INV_Vsync~q\ : std_logic;

BEGIN

ww_clk_50 <= clk_50;
ww_btn_resend <= btn_resend;
led_config_finished <= ww_led_config_finished;
ww_btn_group_pixels <= btn_group_pixels;
led_group_pixels <= ww_led_group_pixels;
vga_hsync <= ww_vga_hsync;
vga_vsync <= ww_vga_vsync;
vga_r <= ww_vga_r;
vga_g <= ww_vga_g;
vga_b <= ww_vga_b;
vga_blank_N <= ww_vga_blank_N;
vga_sync_N <= ww_vga_sync_N;
vga_CLK <= ww_vga_CLK;
ww_ov7670_pclk <= ov7670_pclk;
ov7670_xclk <= ww_ov7670_xclk;
ww_ov7670_vsync <= ov7670_vsync;
ww_ov7670_href <= ov7670_href;
ww_ov7670_data <= ov7670_data;
ov7670_sioc <= ww_ov7670_sioc;
ov7670_pwdn <= ww_ov7670_pwdn;
ov7670_reset <= ww_ov7670_reset;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
ledR <= ww_ledR;
led16 <= ww_led16;
led15 <= ww_led15;
led14 <= ww_led14;
vak1 <= ww_vak1;
vak2 <= ww_vak2;
vak3 <= ww_vak3;
vak4 <= ww_vak4;
vak5 <= ww_vak5;
vak6 <= ww_vak6;
vak7 <= ww_vak7;
vak8 <= ww_vak8;
vak9 <= ww_vak9;
vak10 <= ww_vak10;
vak11 <= ww_vak11;
vak12 <= ww_vak12;
vak13 <= ww_vak13;
vak14 <= ww_vak14;
vak15 <= ww_vak15;
vak16 <= ww_vak16;
vak17 <= ww_vak17;
vak18 <= ww_vak18;
vak19 <= ww_vak19;
vak20 <= ww_vak20;
vak21 <= ww_vak21;
vak22 <= ww_vak22;
vak23 <= ww_vak23;
vak24 <= ww_vak24;
vak25 <= ww_vak25;
vak26 <= ww_vak26;
vak27 <= ww_vak27;
vak28 <= ww_vak28;
vak29 <= ww_vak29;
vak30 <= ww_vak30;
vak31 <= ww_vak31;
vak32 <= ww_vak32;
vak33 <= ww_vak33;
vak34 <= ww_vak34;
vak35 <= ww_vak35;
vak36 <= ww_vak36;
vak37 <= ww_vak37;
vak38 <= ww_vak38;
vak39 <= ww_vak39;
vak40 <= ww_vak40;
vak41 <= ww_vak41;
vak42 <= ww_vak42;
vak43 <= ww_vak43;
vak44 <= ww_vak44;
vak45 <= ww_vak45;
vak46 <= ww_vak46;
vak47 <= ww_vak47;
vak48 <= ww_vak48;
vak49 <= ww_vak49;
vak50 <= ww_vak50;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Inst_ov7670_controller|Inst_ov7670_registers|address\(7) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(6) & 
\Inst_ov7670_controller|Inst_ov7670_registers|address\(5) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(4) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(3) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(2) & 
\Inst_ov7670_controller|Inst_ov7670_registers|address\(1) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(0));

\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\Inst_vga_pll|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \clk_50~input_o\);

\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk\(0) <= \Inst_vga_pll|altpll_component|auto_generated|pll1_CLK_bus\(0);
\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk\(1) <= \Inst_vga_pll|altpll_component|auto_generated|pll1_CLK_bus\(1);
\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk\(2) <= \Inst_vga_pll|altpll_component|auto_generated|pll1_CLK_bus\(2);
\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk\(3) <= \Inst_vga_pll|altpll_component|auto_generated|pll1_CLK_bus\(3);
\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk\(4) <= \Inst_vga_pll|altpll_component|auto_generated|pll1_CLK_bus\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk\(1));

\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk\(0));

\clk_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk_50~input_o\);
\Inst_segment|ALT_INV_hex5[6]~6_combout\ <= NOT \Inst_segment|hex5[6]~6_combout\;
\Inst_segment|ALT_INV_hex5[2]~2_combout\ <= NOT \Inst_segment|hex5[2]~2_combout\;
\Inst_segment|ALT_INV_hex3[6]~6_combout\ <= NOT \Inst_segment|hex3[6]~6_combout\;
\Inst_segment|ALT_INV_hex3[2]~2_combout\ <= NOT \Inst_segment|hex3[2]~2_combout\;
\Inst_segment|ALT_INV_hex1[6]~6_combout\ <= NOT \Inst_segment|hex1[6]~6_combout\;
\Inst_segment|ALT_INV_hex1[2]~2_combout\ <= NOT \Inst_segment|hex1[2]~2_combout\;
\ALT_INV_ov7670_pclk~input_o\ <= NOT \ov7670_pclk~input_o\;
\ALT_INV_btn_resend~input_o\ <= NOT \btn_resend~input_o\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(31) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(31);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31);
\Inst_VGA|ALT_INV_Vsync~q\ <= NOT \Inst_VGA|Vsync~q\;

-- Location: IOOBUF_X94_Y73_N2
\led_config_finished~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\,
	devoe => ww_devoe,
	o => ww_led_config_finished);

-- Location: IOOBUF_X60_Y73_N16
\led_group_pixels~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led_group_pixels);

-- Location: IOOBUF_X38_Y73_N16
\vga_hsync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|Hsync~q\,
	devoe => ww_devoe,
	o => ww_vga_hsync);

-- Location: IOOBUF_X54_Y73_N2
\vga_vsync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|Vsync~q\,
	devoe => ww_devoe,
	o => ww_vga_vsync);

-- Location: IOOBUF_X33_Y73_N2
\vga_r[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(0));

-- Location: IOOBUF_X31_Y73_N2
\vga_r[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(1));

-- Location: IOOBUF_X35_Y73_N23
\vga_r[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(2));

-- Location: IOOBUF_X33_Y73_N9
\vga_r[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(3));

-- Location: IOOBUF_X20_Y73_N9
\vga_r[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(4));

-- Location: IOOBUF_X40_Y73_N9
\vga_r[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(5));

-- Location: IOOBUF_X11_Y73_N23
\vga_r[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(6));

-- Location: IOOBUF_X20_Y73_N16
\vga_r[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(7));

-- Location: IOOBUF_X11_Y73_N16
\vga_g[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(0));

-- Location: IOOBUF_X25_Y73_N16
\vga_g[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(1));

-- Location: IOOBUF_X11_Y73_N9
\vga_g[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(2));

-- Location: IOOBUF_X25_Y73_N23
\vga_g[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(3));

-- Location: IOOBUF_X16_Y73_N9
\vga_g[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(4));

-- Location: IOOBUF_X16_Y73_N2
\vga_g[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(5));

-- Location: IOOBUF_X20_Y73_N2
\vga_g[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(6));

-- Location: IOOBUF_X23_Y73_N16
\vga_g[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(7));

-- Location: IOOBUF_X38_Y73_N9
\vga_b[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(0));

-- Location: IOOBUF_X38_Y73_N2
\vga_b[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(1));

-- Location: IOOBUF_X23_Y73_N2
\vga_b[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(2));

-- Location: IOOBUF_X42_Y73_N9
\vga_b[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(3));

-- Location: IOOBUF_X42_Y73_N2
\vga_b[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(4));

-- Location: IOOBUF_X52_Y73_N16
\vga_b[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(5));

-- Location: IOOBUF_X23_Y73_N9
\vga_b[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(6));

-- Location: IOOBUF_X52_Y73_N23
\vga_b[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(7));

-- Location: IOOBUF_X31_Y73_N9
\vga_blank_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|Nblank~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_blank_N);

-- Location: IOOBUF_X35_Y73_N16
\vga_sync_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_vga_sync_N);

-- Location: IOOBUF_X47_Y73_N2
\vga_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_vga_CLK);

-- Location: IOOBUF_X65_Y0_N16
\ov7670_xclk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|sys_clk~q\,
	devoe => ww_devoe,
	o => ww_ov7670_xclk);

-- Location: IOOBUF_X85_Y0_N2
\ov7670_sioc~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|Inst_i2c_sender|sioc~q\,
	devoe => ww_devoe,
	o => ww_ov7670_sioc);

-- Location: IOOBUF_X107_Y0_N2
\ov7670_pwdn~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ov7670_pwdn);

-- Location: IOOBUF_X60_Y0_N23
\ov7670_reset~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ov7670_reset);

-- Location: IOOBUF_X69_Y73_N23
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex1[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X107_Y73_N23
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex1[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X67_Y73_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|ALT_INV_hex1[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X115_Y50_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex1[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X115_Y54_N16
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex1[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X115_Y67_N16
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex1[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X115_Y69_N2
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|ALT_INV_hex1[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X115_Y41_N2
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X115_Y30_N9
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X115_Y25_N23
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X115_Y30_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X115_Y20_N9
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X115_Y22_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X115_Y28_N9
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X115_Y17_N9
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex3[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X115_Y16_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex3[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X115_Y19_N9
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|ALT_INV_hex3[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X115_Y19_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex3[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X115_Y18_N2
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex3[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X115_Y20_N2
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex3[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X115_Y21_N16
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|ALT_INV_hex3[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X115_Y25_N16
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X115_Y29_N2
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X100_Y0_N2
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X111_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X105_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X105_Y0_N9
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X105_Y0_N2
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X98_Y0_N23
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex5[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X107_Y0_N9
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex5[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X74_Y0_N9
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|ALT_INV_hex5[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X74_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex5[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X83_Y0_N23
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex5[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X83_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex5[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X79_Y0_N23
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|ALT_INV_hex5[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X85_Y0_N9
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(0));

-- Location: IOOBUF_X87_Y0_N16
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX6(1));

-- Location: IOOBUF_X98_Y0_N16
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX6(2));

-- Location: IOOBUF_X72_Y0_N2
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(3));

-- Location: IOOBUF_X72_Y0_N9
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(4));

-- Location: IOOBUF_X79_Y0_N16
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_segment|hex6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX6(5));

-- Location: IOOBUF_X69_Y0_N2
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX6(6));

-- Location: IOOBUF_X0_Y32_N16
\ledR~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledR);

-- Location: IOOBUF_X65_Y73_N9
\led16~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_1\(2),
	devoe => ww_devoe,
	o => ww_led16);

-- Location: IOOBUF_X58_Y73_N2
\led15~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_1\(1),
	devoe => ww_devoe,
	o => ww_led15);

-- Location: IOOBUF_X67_Y73_N2
\led14~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_1\(0),
	devoe => ww_devoe,
	o => ww_led14);

-- Location: IOOBUF_X56_Y0_N16
\vak1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_1\(0),
	devoe => ww_devoe,
	o => ww_vak1(0));

-- Location: IOOBUF_X58_Y73_N9
\vak1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_1\(1),
	devoe => ww_devoe,
	o => ww_vak1(1));

-- Location: IOOBUF_X72_Y73_N9
\vak1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_1\(2),
	devoe => ww_devoe,
	o => ww_vak1(2));

-- Location: IOOBUF_X115_Y55_N23
\vak2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_2\(0),
	devoe => ww_devoe,
	o => ww_vak2(0));

-- Location: IOOBUF_X115_Y23_N2
\vak2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_2\(1),
	devoe => ww_devoe,
	o => ww_vak2(1));

-- Location: IOOBUF_X72_Y73_N2
\vak2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_2\(2),
	devoe => ww_devoe,
	o => ww_vak2(2));

-- Location: IOOBUF_X49_Y0_N23
\vak3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_3\(0),
	devoe => ww_devoe,
	o => ww_vak3(0));

-- Location: IOOBUF_X115_Y49_N9
\vak3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_3\(1),
	devoe => ww_devoe,
	o => ww_vak3(1));

-- Location: IOOBUF_X0_Y28_N16
\vak3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_3\(2),
	devoe => ww_devoe,
	o => ww_vak3(2));

-- Location: IOOBUF_X109_Y73_N9
\vak4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_4\(0),
	devoe => ww_devoe,
	o => ww_vak4(0));

-- Location: IOOBUF_X115_Y22_N16
\vak4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_4\(1),
	devoe => ww_devoe,
	o => ww_vak4(1));

-- Location: IOOBUF_X85_Y73_N16
\vak4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_4\(2),
	devoe => ww_devoe,
	o => ww_vak4(2));

-- Location: IOOBUF_X109_Y73_N2
\vak5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_5\(0),
	devoe => ww_devoe,
	o => ww_vak5(0));

-- Location: IOOBUF_X60_Y73_N2
\vak5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_5\(1),
	devoe => ww_devoe,
	o => ww_vak5(1));

-- Location: IOOBUF_X91_Y73_N16
\vak5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_5\(2),
	devoe => ww_devoe,
	o => ww_vak5(2));

-- Location: IOOBUF_X54_Y0_N23
\vak6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_6\(0),
	devoe => ww_devoe,
	o => ww_vak6(0));

-- Location: IOOBUF_X115_Y48_N2
\vak6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_6\(1),
	devoe => ww_devoe,
	o => ww_vak6(1));

-- Location: IOOBUF_X0_Y27_N16
\vak6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_6\(2),
	devoe => ww_devoe,
	o => ww_vak6(2));

-- Location: IOOBUF_X115_Y55_N16
\vak7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_7\(0),
	devoe => ww_devoe,
	o => ww_vak7(0));

-- Location: IOOBUF_X115_Y40_N2
\vak7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_7\(1),
	devoe => ww_devoe,
	o => ww_vak7(1));

-- Location: IOOBUF_X81_Y73_N2
\vak7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_7\(2),
	devoe => ww_devoe,
	o => ww_vak7(2));

-- Location: IOOBUF_X100_Y73_N16
\vak8[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_8\(0),
	devoe => ww_devoe,
	o => ww_vak8(0));

-- Location: IOOBUF_X115_Y29_N9
\vak8[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_8\(1),
	devoe => ww_devoe,
	o => ww_vak8(1));

-- Location: IOOBUF_X85_Y73_N9
\vak8[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_8\(2),
	devoe => ww_devoe,
	o => ww_vak8(2));

-- Location: IOOBUF_X102_Y73_N2
\vak9[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_9\(0),
	devoe => ww_devoe,
	o => ww_vak9(0));

-- Location: IOOBUF_X115_Y47_N16
\vak9[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_9\(1),
	devoe => ww_devoe,
	o => ww_vak9(1));

-- Location: IOOBUF_X0_Y21_N23
\vak9[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_9\(2),
	devoe => ww_devoe,
	o => ww_vak9(2));

-- Location: IOOBUF_X54_Y0_N2
\vak10[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_10\(0),
	devoe => ww_devoe,
	o => ww_vak10(0));

-- Location: IOOBUF_X115_Y24_N9
\vak10[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_10\(1),
	devoe => ww_devoe,
	o => ww_vak10(1));

-- Location: IOOBUF_X87_Y73_N16
\vak10[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_10\(2),
	devoe => ww_devoe,
	o => ww_vak10(2));

-- Location: IOOBUF_X115_Y53_N16
\vak11[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_11\(0),
	devoe => ww_devoe,
	o => ww_vak11(0));

-- Location: IOOBUF_X0_Y68_N9
\vak11[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_11\(1),
	devoe => ww_devoe,
	o => ww_vak11(1));

-- Location: IOOBUF_X0_Y22_N23
\vak11[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_11\(2),
	devoe => ww_devoe,
	o => ww_vak11(2));

-- Location: IOOBUF_X115_Y58_N16
\vak12[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_12\(0),
	devoe => ww_devoe,
	o => ww_vak12(0));

-- Location: IOOBUF_X115_Y32_N9
\vak12[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_12\(1),
	devoe => ww_devoe,
	o => ww_vak12(1));

-- Location: IOOBUF_X0_Y24_N9
\vak12[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_12\(2),
	devoe => ww_devoe,
	o => ww_vak12(2));

-- Location: IOOBUF_X49_Y0_N2
\vak13[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_13\(0),
	devoe => ww_devoe,
	o => ww_vak13(0));

-- Location: IOOBUF_X62_Y73_N23
\vak13[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_13\(1),
	devoe => ww_devoe,
	o => ww_vak13(1));

-- Location: IOOBUF_X79_Y73_N9
\vak13[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_13\(2),
	devoe => ww_devoe,
	o => ww_vak13(2));

-- Location: IOOBUF_X96_Y73_N23
\vak14[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_14\(0),
	devoe => ww_devoe,
	o => ww_vak14(0));

-- Location: IOOBUF_X62_Y73_N16
\vak14[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_14\(1),
	devoe => ww_devoe,
	o => ww_vak14(1));

-- Location: IOOBUF_X0_Y24_N2
\vak14[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_14\(2),
	devoe => ww_devoe,
	o => ww_vak14(2));

-- Location: IOOBUF_X56_Y0_N9
\vak15[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_15\(0),
	devoe => ww_devoe,
	o => ww_vak15(0));

-- Location: IOOBUF_X60_Y73_N23
\vak15[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_15\(1),
	devoe => ww_devoe,
	o => ww_vak15(1));

-- Location: IOOBUF_X85_Y73_N2
\vak15[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_15\(2),
	devoe => ww_devoe,
	o => ww_vak15(2));

-- Location: IOOBUF_X96_Y73_N16
\vak16[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_16\(0),
	devoe => ww_devoe,
	o => ww_vak16(0));

-- Location: IOOBUF_X115_Y41_N9
\vak16[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_16\(1),
	devoe => ww_devoe,
	o => ww_vak16(1));

-- Location: IOOBUF_X87_Y73_N23
\vak16[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_16\(2),
	devoe => ww_devoe,
	o => ww_vak16(2));

-- Location: IOOBUF_X115_Y52_N2
\vak17[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_17\(0),
	devoe => ww_devoe,
	o => ww_vak17(0));

-- Location: IOOBUF_X65_Y73_N16
\vak17[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_17\(1),
	devoe => ww_devoe,
	o => ww_vak17(1));

-- Location: IOOBUF_X0_Y28_N23
\vak17[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_17\(2),
	devoe => ww_devoe,
	o => ww_vak17(2));

-- Location: IOOBUF_X115_Y58_N23
\vak18[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_18\(0),
	devoe => ww_devoe,
	o => ww_vak18(0));

-- Location: IOOBUF_X115_Y18_N9
\vak18[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_18\(1),
	devoe => ww_devoe,
	o => ww_vak18(1));

-- Location: IOOBUF_X89_Y73_N23
\vak18[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_18\(2),
	devoe => ww_devoe,
	o => ww_vak18(2));

-- Location: IOOBUF_X102_Y73_N9
\vak19[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_19\(0),
	devoe => ww_devoe,
	o => ww_vak19(0));

-- Location: IOOBUF_X115_Y26_N16
\vak19[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_19\(1),
	devoe => ww_devoe,
	o => ww_vak19(1));

-- Location: IOOBUF_X83_Y73_N2
\vak19[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_19\(2),
	devoe => ww_devoe,
	o => ww_vak19(2));

-- Location: IOOBUF_X54_Y0_N16
\vak20[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_20\(0),
	devoe => ww_devoe,
	o => ww_vak20(0));

-- Location: IOOBUF_X115_Y31_N9
\vak20[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_20\(1),
	devoe => ww_devoe,
	o => ww_vak20(1));

-- Location: IOOBUF_X87_Y73_N2
\vak20[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_20\(2),
	devoe => ww_devoe,
	o => ww_vak20(2));

-- Location: IOOBUF_X107_Y73_N16
\vak21[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_21\(0),
	devoe => ww_devoe,
	o => ww_vak21(0));

-- Location: IOOBUF_X115_Y17_N2
\vak21[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_21\(1),
	devoe => ww_devoe,
	o => ww_vak21(1));

-- Location: IOOBUF_X115_Y34_N23
\vak21[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_21\(2),
	devoe => ww_devoe,
	o => ww_vak21(2));

-- Location: IOOBUF_X98_Y73_N23
\vak22[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_22\(0),
	devoe => ww_devoe,
	o => ww_vak22(0));

-- Location: IOOBUF_X0_Y68_N2
\vak22[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_22\(1),
	devoe => ww_devoe,
	o => ww_vak22(1));

-- Location: IOOBUF_X72_Y73_N23
\vak22[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_22\(2),
	devoe => ww_devoe,
	o => ww_vak22(2));

-- Location: IOOBUF_X115_Y56_N23
\vak23[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_23\(0),
	devoe => ww_devoe,
	o => ww_vak23(0));

-- Location: IOOBUF_X115_Y36_N2
\vak23[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_23\(1),
	devoe => ww_devoe,
	o => ww_vak23(1));

-- Location: IOOBUF_X81_Y73_N9
\vak23[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_23\(2),
	devoe => ww_devoe,
	o => ww_vak23(2));

-- Location: IOOBUF_X105_Y73_N2
\vak24[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_24\(0),
	devoe => ww_devoe,
	o => ww_vak24(0));

-- Location: IOOBUF_X115_Y46_N2
\vak24[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_24\(1),
	devoe => ww_devoe,
	o => ww_vak24(1));

-- Location: IOOBUF_X0_Y26_N16
\vak24[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_24\(2),
	devoe => ww_devoe,
	o => ww_vak24(2));

-- Location: IOOBUF_X56_Y0_N23
\vak25[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_25\(0),
	devoe => ww_devoe,
	o => ww_vak25(0));

-- Location: IOOBUF_X115_Y26_N23
\vak25[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_25\(1),
	devoe => ww_devoe,
	o => ww_vak25(1));

-- Location: IOOBUF_X69_Y73_N2
\vak25[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_25\(2),
	devoe => ww_devoe,
	o => ww_vak25(2));

-- Location: IOOBUF_X52_Y0_N16
\vak26[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_26\(0),
	devoe => ww_devoe,
	o => ww_vak26(0));

-- Location: IOOBUF_X115_Y44_N9
\vak26[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_26\(1),
	devoe => ww_devoe,
	o => ww_vak26(1));

-- Location: IOOBUF_X81_Y73_N16
\vak26[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_26\(2),
	devoe => ww_devoe,
	o => ww_vak26(2));

-- Location: IOOBUF_X49_Y0_N9
\vak27[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_27\(0),
	devoe => ww_devoe,
	o => ww_vak27(0));

-- Location: IOOBUF_X115_Y28_N2
\vak27[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_27\(1),
	devoe => ww_devoe,
	o => ww_vak27(1));

-- Location: IOOBUF_X83_Y73_N9
\vak27[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_27\(2),
	devoe => ww_devoe,
	o => ww_vak27(2));

-- Location: IOOBUF_X115_Y50_N9
\vak28[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_28\(0),
	devoe => ww_devoe,
	o => ww_vak28(0));

-- Location: IOOBUF_X0_Y68_N16
\vak28[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_28\(1),
	devoe => ww_devoe,
	o => ww_vak28(1));

-- Location: IOOBUF_X89_Y73_N9
\vak28[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_28\(2),
	devoe => ww_devoe,
	o => ww_vak28(2));

-- Location: IOOBUF_X115_Y59_N16
\vak29[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_29\(0),
	devoe => ww_devoe,
	o => ww_vak29(0));

-- Location: IOOBUF_X115_Y47_N23
\vak29[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_29\(1),
	devoe => ww_devoe,
	o => ww_vak29(1));

-- Location: IOOBUF_X81_Y73_N23
\vak29[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_29\(2),
	devoe => ww_devoe,
	o => ww_vak29(2));

-- Location: IOOBUF_X54_Y0_N9
\vak30[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_30\(0),
	devoe => ww_devoe,
	o => ww_vak30(0));

-- Location: IOOBUF_X115_Y24_N2
\vak30[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_30\(1),
	devoe => ww_devoe,
	o => ww_vak30(1));

-- Location: IOOBUF_X83_Y73_N16
\vak30[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_30\(2),
	devoe => ww_devoe,
	o => ww_vak30(2));

-- Location: IOOBUF_X52_Y0_N9
\vak31[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_31\(0),
	devoe => ww_devoe,
	o => ww_vak31(0));

-- Location: IOOBUF_X115_Y45_N23
\vak31[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_31\(1),
	devoe => ww_devoe,
	o => ww_vak31(1));

-- Location: IOOBUF_X0_Y23_N23
\vak31[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_31\(2),
	devoe => ww_devoe,
	o => ww_vak31(2));

-- Location: IOOBUF_X115_Y51_N9
\vak32[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_32\(0),
	devoe => ww_devoe,
	o => ww_vak32(0));

-- Location: IOOBUF_X0_Y69_N9
\vak32[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_32\(1),
	devoe => ww_devoe,
	o => ww_vak32(1));

-- Location: IOOBUF_X0_Y23_N16
\vak32[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_32\(2),
	devoe => ww_devoe,
	o => ww_vak32(2));

-- Location: IOOBUF_X115_Y57_N23
\vak33[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_33\(0),
	devoe => ww_devoe,
	o => ww_vak33(0));

-- Location: IOOBUF_X58_Y73_N23
\vak33[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_33\(1),
	devoe => ww_devoe,
	o => ww_vak33(1));

-- Location: IOOBUF_X0_Y25_N16
\vak33[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_33\(2),
	devoe => ww_devoe,
	o => ww_vak33(2));

-- Location: IOOBUF_X115_Y69_N16
\vak34[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_34\(0),
	devoe => ww_devoe,
	o => ww_vak34(0));

-- Location: IOOBUF_X65_Y73_N23
\vak34[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_34\(1),
	devoe => ww_devoe,
	o => ww_vak34(1));

-- Location: IOOBUF_X72_Y73_N16
\vak34[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_34\(2),
	devoe => ww_devoe,
	o => ww_vak34(2));

-- Location: IOOBUF_X115_Y52_N9
\vak35[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_35\(0),
	devoe => ww_devoe,
	o => ww_vak35(0));

-- Location: IOOBUF_X115_Y45_N16
\vak35[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_35\(1),
	devoe => ww_devoe,
	o => ww_vak35(1));

-- Location: IOOBUF_X0_Y27_N23
\vak35[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_35\(2),
	devoe => ww_devoe,
	o => ww_vak35(2));

-- Location: IOOBUF_X115_Y33_N2
\vak36[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_36\(0),
	devoe => ww_devoe,
	o => ww_vak36(0));

-- Location: IOOBUF_X115_Y49_N2
\vak36[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_36\(1),
	devoe => ww_devoe,
	o => ww_vak36(1));

-- Location: IOOBUF_X115_Y34_N16
\vak36[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_36\(2),
	devoe => ww_devoe,
	o => ww_vak36(2));

-- Location: IOOBUF_X115_Y57_N16
\vak37[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_37\(0),
	devoe => ww_devoe,
	o => ww_vak37(0));

-- Location: IOOBUF_X115_Y27_N2
\vak37[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_37\(1),
	devoe => ww_devoe,
	o => ww_vak37(1));

-- Location: IOOBUF_X74_Y73_N16
\vak37[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_37\(2),
	devoe => ww_devoe,
	o => ww_vak37(2));

-- Location: IOOBUF_X115_Y56_N16
\vak38[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_38\(0),
	devoe => ww_devoe,
	o => ww_vak38(0));

-- Location: IOOBUF_X115_Y48_N9
\vak38[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_38\(1),
	devoe => ww_devoe,
	o => ww_vak38(1));

-- Location: IOOBUF_X94_Y73_N9
\vak38[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_38\(2),
	devoe => ww_devoe,
	o => ww_vak38(2));

-- Location: IOOBUF_X100_Y73_N23
\vak39[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_39\(0),
	devoe => ww_devoe,
	o => ww_vak39(0));

-- Location: IOOBUF_X115_Y36_N16
\vak39[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_39\(1),
	devoe => ww_devoe,
	o => ww_vak39(1));

-- Location: IOOBUF_X0_Y25_N23
\vak39[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_39\(2),
	devoe => ww_devoe,
	o => ww_vak39(2));

-- Location: IOOBUF_X115_Y59_N23
\vak40[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_40\(0),
	devoe => ww_devoe,
	o => ww_vak40(0));

-- Location: IOOBUF_X115_Y23_N9
\vak40[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_40\(1),
	devoe => ww_devoe,
	o => ww_vak40(1));

-- Location: IOOBUF_X79_Y73_N2
\vak40[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_40\(2),
	devoe => ww_devoe,
	o => ww_vak40(2));

-- Location: IOOBUF_X98_Y73_N16
\vak41[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_41\(0),
	devoe => ww_devoe,
	o => ww_vak41(0));

-- Location: IOOBUF_X115_Y22_N23
\vak41[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_41\(1),
	devoe => ww_devoe,
	o => ww_vak41(1));

-- Location: IOOBUF_X83_Y73_N23
\vak41[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_41\(2),
	devoe => ww_devoe,
	o => ww_vak41(2));

-- Location: IOOBUF_X49_Y0_N16
\vak42[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_42\(0),
	devoe => ww_devoe,
	o => ww_vak42(0));

-- Location: IOOBUF_X115_Y44_N2
\vak42[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_42\(1),
	devoe => ww_devoe,
	o => ww_vak42(1));

-- Location: IOOBUF_X89_Y73_N16
\vak42[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_42\(2),
	devoe => ww_devoe,
	o => ww_vak42(2));

-- Location: IOOBUF_X52_Y0_N2
\vak43[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_43\(0),
	devoe => ww_devoe,
	o => ww_vak43(0));

-- Location: IOOBUF_X115_Y32_N2
\vak43[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_43\(1),
	devoe => ww_devoe,
	o => ww_vak43(1));

-- Location: IOOBUF_X0_Y22_N16
\vak43[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_43\(2),
	devoe => ww_devoe,
	o => ww_vak43(2));

-- Location: IOOBUF_X105_Y73_N9
\vak44[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_44\(0),
	devoe => ww_devoe,
	o => ww_vak44(0));

-- Location: IOOBUF_X115_Y27_N9
\vak44[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_44\(1),
	devoe => ww_devoe,
	o => ww_vak44(1));

-- Location: IOOBUF_X67_Y73_N9
\vak44[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_44\(2),
	devoe => ww_devoe,
	o => ww_vak44(2));

-- Location: IOOBUF_X107_Y73_N9
\vak45[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_45\(0),
	devoe => ww_devoe,
	o => ww_vak45(0));

-- Location: IOOBUF_X69_Y73_N16
\vak45[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_45\(1),
	devoe => ww_devoe,
	o => ww_vak45(1));

-- Location: IOOBUF_X0_Y24_N16
\vak45[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_45\(2),
	devoe => ww_devoe,
	o => ww_vak45(2));

-- Location: IOOBUF_X52_Y0_N23
\vak46[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_46\(0),
	devoe => ww_devoe,
	o => ww_vak46(0));

-- Location: IOOBUF_X115_Y35_N16
\vak46[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_46\(1),
	devoe => ww_devoe,
	o => ww_vak46(1));

-- Location: IOOBUF_X74_Y73_N23
\vak46[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_46\(2),
	devoe => ww_devoe,
	o => ww_vak46(2));

-- Location: IOOBUF_X56_Y0_N2
\vak47[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_47\(0),
	devoe => ww_devoe,
	o => ww_vak47(0));

-- Location: IOOBUF_X115_Y46_N9
\vak47[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_47\(1),
	devoe => ww_devoe,
	o => ww_vak47(1));

-- Location: IOOBUF_X0_Y24_N23
\vak47[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_47\(2),
	devoe => ww_devoe,
	o => ww_vak47(2));

-- Location: IOOBUF_X115_Y33_N9
\vak48[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_48\(0),
	devoe => ww_devoe,
	o => ww_vak48(0));

-- Location: IOOBUF_X60_Y73_N9
\vak48[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_48\(1),
	devoe => ww_devoe,
	o => ww_vak48(1));

-- Location: IOOBUF_X87_Y73_N9
\vak48[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_48\(2),
	devoe => ww_devoe,
	o => ww_vak48(2));

-- Location: IOOBUF_X115_Y51_N2
\vak49[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_49\(0),
	devoe => ww_devoe,
	o => ww_vak49(0));

-- Location: IOOBUF_X58_Y73_N16
\vak49[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_49\(1),
	devoe => ww_devoe,
	o => ww_vak49(1));

-- Location: IOOBUF_X85_Y73_N23
\vak49[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_49\(2),
	devoe => ww_devoe,
	o => ww_vak49(2));

-- Location: IOOBUF_X107_Y73_N2
\vak50[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_50\(0),
	devoe => ww_devoe,
	o => ww_vak50(0));

-- Location: IOOBUF_X67_Y73_N16
\vak50[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_50\(1),
	devoe => ww_devoe,
	o => ww_vak50(1));

-- Location: IOOBUF_X115_Y35_N23
\vak50[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_Colour_Recognition_register|vak_50\(2),
	devoe => ww_devoe,
	o => ww_vak50(2));

-- Location: IOOBUF_X83_Y0_N9
\ov7670_siod~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(31),
	oe => \Inst_ov7670_controller|Inst_i2c_sender|process_0~1_combout\,
	devoe => ww_devoe,
	o => ov7670_siod);

-- Location: IOIBUF_X0_Y36_N15
\clk_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_50,
	o => \clk_50~input_o\);

-- Location: PLL_1
\Inst_vga_pll|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 6,
	c0_initial => 1,
	c0_low => 6,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 12,
	c1_initial => 1,
	c1_low => 12,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 2,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \Inst_vga_pll|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \Inst_vga_pll|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G3
\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X81_Y41_N18
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~32_combout\ = !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~32_combout\);

-- Location: LCCOMB_X81_Y42_N12
\Inst_ov7670_controller|Inst_i2c_sender|divider~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider~9_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (((\Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\) # ((\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider~9_combout\);

-- Location: LCCOMB_X82_Y42_N0
\Inst_ov7670_controller|Inst_i2c_sender|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~0_combout\ = \Inst_ov7670_controller|Inst_i2c_sender|divider\(0) $ (GND)
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~1\ = CARRY(!\Inst_ov7670_controller|Inst_i2c_sender|divider\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(0),
	datad => VCC,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~0_combout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~1\);

-- Location: LCCOMB_X81_Y42_N16
\Inst_ov7670_controller|Inst_i2c_sender|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~16_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider~9_combout\ & (((\Inst_ov7670_controller|Inst_i2c_sender|divider\(0)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))))) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|divider~9_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider~9_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|Add0~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(0),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~16_combout\);

-- Location: FF_X81_Y42_N17
\Inst_ov7670_controller|Inst_i2c_sender|divider[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(0));

-- Location: LCCOMB_X82_Y42_N2
\Inst_ov7670_controller|Inst_i2c_sender|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~2_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider\(1) & (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~1\)) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(1) & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~1\) # (GND)))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~3\ = CARRY((!\Inst_ov7670_controller|Inst_i2c_sender|Add0~1\) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(1),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~1\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~2_combout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~3\);

-- Location: LCCOMB_X82_Y42_N24
\Inst_ov7670_controller|Inst_i2c_sender|divider[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~8_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~2_combout\) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\ & 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider\(1))))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(1),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Add0~2_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~8_combout\);

-- Location: FF_X82_Y42_N25
\Inst_ov7670_controller|Inst_i2c_sender|divider[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(1));

-- Location: LCCOMB_X81_Y42_N18
\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(0) & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|divider\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(6),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(7),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(0),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|divider\(1),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\);

-- Location: LCCOMB_X81_Y42_N20
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~31_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~31_combout\);

-- Location: FF_X81_Y42_N21
\Inst_ov7670_controller|Inst_i2c_sender|taken\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~31_combout\,
	sclr => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|taken~q\);

-- Location: LCCOMB_X77_Y47_N10
\Inst_ov7670_controller|Inst_ov7670_registers|address[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~8_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|address\(0) & (\Inst_ov7670_controller|Inst_i2c_sender|taken~q\ $ (VCC))) # (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(0) & 
-- (\Inst_ov7670_controller|Inst_i2c_sender|taken~q\ & VCC))
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9\ = CARRY((\Inst_ov7670_controller|Inst_ov7670_registers|address\(0) & \Inst_ov7670_controller|Inst_i2c_sender|taken~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|address\(0),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|taken~q\,
	datad => VCC,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~8_combout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9\);

-- Location: IOIBUF_X115_Y40_N8
\btn_resend~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_btn_resend,
	o => \btn_resend~input_o\);

-- Location: FF_X77_Y47_N11
\Inst_ov7670_controller|Inst_ov7670_registers|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~8_combout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(0));

-- Location: LCCOMB_X77_Y47_N12
\Inst_ov7670_controller|Inst_ov7670_registers|address[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~10_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|address\(1) & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9\)) # 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(1) & ((\Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9\) # (GND)))
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11\ = CARRY((!\Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|address\(1),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~10_combout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11\);

-- Location: FF_X77_Y47_N13
\Inst_ov7670_controller|Inst_ov7670_registers|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~10_combout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(1));

-- Location: LCCOMB_X77_Y47_N14
\Inst_ov7670_controller|Inst_ov7670_registers|address[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~12_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|address\(2) & (\Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11\ $ (GND))) # 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(2) & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11\ & VCC))
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13\ = CARRY((\Inst_ov7670_controller|Inst_ov7670_registers|address\(2) & !\Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|address\(2),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~12_combout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13\);

-- Location: FF_X77_Y47_N15
\Inst_ov7670_controller|Inst_ov7670_registers|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~12_combout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(2));

-- Location: LCCOMB_X77_Y47_N16
\Inst_ov7670_controller|Inst_ov7670_registers|address[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~14_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|address\(3) & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13\)) # 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(3) & ((\Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13\) # (GND)))
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15\ = CARRY((!\Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|address\(3),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~14_combout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15\);

-- Location: FF_X77_Y47_N17
\Inst_ov7670_controller|Inst_ov7670_registers|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~14_combout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(3));

-- Location: LCCOMB_X77_Y47_N18
\Inst_ov7670_controller|Inst_ov7670_registers|address[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~16_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|address\(4) & (\Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15\ $ (GND))) # 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(4) & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15\ & VCC))
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17\ = CARRY((\Inst_ov7670_controller|Inst_ov7670_registers|address\(4) & !\Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|address\(4),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~16_combout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17\);

-- Location: FF_X77_Y47_N19
\Inst_ov7670_controller|Inst_ov7670_registers|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~16_combout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(4));

-- Location: LCCOMB_X77_Y47_N20
\Inst_ov7670_controller|Inst_ov7670_registers|address[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~18_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|address\(5) & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17\)) # 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(5) & ((\Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17\) # (GND)))
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19\ = CARRY((!\Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|address\(5),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~18_combout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19\);

-- Location: FF_X77_Y47_N21
\Inst_ov7670_controller|Inst_ov7670_registers|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~18_combout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(5));

-- Location: LCCOMB_X77_Y47_N22
\Inst_ov7670_controller|Inst_ov7670_registers|address[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~20_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|address\(6) & (\Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19\ $ (GND))) # 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(6) & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19\ & VCC))
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~21\ = CARRY((\Inst_ov7670_controller|Inst_ov7670_registers|address\(6) & !\Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|address\(6),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~20_combout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~21\);

-- Location: FF_X77_Y47_N23
\Inst_ov7670_controller|Inst_ov7670_registers|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~20_combout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(6));

-- Location: LCCOMB_X77_Y47_N24
\Inst_ov7670_controller|Inst_ov7670_registers|address[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[7]~22_combout\ = \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~21\ $ (\Inst_ov7670_controller|Inst_ov7670_registers|address\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|address\(7),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~21\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[7]~22_combout\);

-- Location: FF_X77_Y47_N25
\Inst_ov7670_controller|Inst_ov7670_registers|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[7]~22_combout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(7));

-- Location: M9K_X78_Y47_N0
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3F",
	mem_init1 => X"FFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3",
	mem_init0 => X"FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF1407441CD1C134308D084340059001A400890002400F1001C4F2B1020B852D600258047200AC81E3C152708E1C2E3B0D0AC34330E0942251040843B1E0406834BC0867014300DE5830260254C2186088E80022003BC1E068272A39728BC4A00228CD0A337C81C28081700802000800031001F00030002202048005200148",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "digital_cam_impl1.digital_cam_impl10.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6h11:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X80_Y47_N20
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\ & \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\);

-- Location: LCCOMB_X79_Y47_N28
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\ & \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\);

-- Location: LCCOMB_X79_Y47_N22
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\ & \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\);

-- Location: LCCOMB_X79_Y47_N20
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ & \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\);

-- Location: LCCOMB_X79_Y47_N30
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ & \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\);

-- Location: LCCOMB_X81_Y42_N24
\Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\) # ((\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & 
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\);

-- Location: LCCOMB_X82_Y42_N4
\Inst_ov7670_controller|Inst_i2c_sender|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~4_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & (\Inst_ov7670_controller|Inst_i2c_sender|Add0~3\ $ (GND))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~3\ & VCC))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~5\ = CARRY((\Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & !\Inst_ov7670_controller|Inst_i2c_sender|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(2),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~3\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~4_combout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~5\);

-- Location: LCCOMB_X82_Y42_N22
\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~7_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~4_combout\) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & (((\Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|Add0~4_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(2),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~7_combout\);

-- Location: FF_X82_Y42_N23
\Inst_ov7670_controller|Inst_i2c_sender|divider[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(2));

-- Location: LCCOMB_X82_Y42_N6
\Inst_ov7670_controller|Inst_i2c_sender|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~6_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider\(3) & (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~5\)) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(3) & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~5\) # (GND)))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~7\ = CARRY((!\Inst_ov7670_controller|Inst_i2c_sender|Add0~5\) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(3),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~5\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~6_combout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~7\);

-- Location: LCCOMB_X82_Y42_N28
\Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~6_combout\) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\ & 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider\(3))))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(3),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Add0~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6_combout\);

-- Location: FF_X82_Y42_N29
\Inst_ov7670_controller|Inst_i2c_sender|divider[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(3));

-- Location: LCCOMB_X82_Y42_N8
\Inst_ov7670_controller|Inst_i2c_sender|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~8_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & (\Inst_ov7670_controller|Inst_i2c_sender|Add0~7\ $ (GND))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~7\ & VCC))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~9\ = CARRY((\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & !\Inst_ov7670_controller|Inst_i2c_sender|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(4),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~7\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~8_combout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~9\);

-- Location: LCCOMB_X82_Y42_N10
\Inst_ov7670_controller|Inst_i2c_sender|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~10_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider\(5) & (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~9\)) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(5) & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~9\) # (GND)))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~11\ = CARRY((!\Inst_ov7670_controller|Inst_i2c_sender|Add0~9\) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(5),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~9\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~10_combout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~11\);

-- Location: LCCOMB_X82_Y42_N16
\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~4_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~10_combout\) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\ 
-- & \Inst_ov7670_controller|Inst_i2c_sender|divider\(5))))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(5),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Add0~10_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~4_combout\);

-- Location: FF_X82_Y42_N17
\Inst_ov7670_controller|Inst_i2c_sender|divider[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(5));

-- Location: LCCOMB_X82_Y42_N12
\Inst_ov7670_controller|Inst_i2c_sender|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~12_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & (\Inst_ov7670_controller|Inst_i2c_sender|Add0~11\ $ (GND))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~11\ & VCC))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~13\ = CARRY((\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & !\Inst_ov7670_controller|Inst_i2c_sender|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(6),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~11\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~12_combout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~13\);

-- Location: LCCOMB_X82_Y42_N20
\Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~12_combout\) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\ 
-- & \Inst_ov7670_controller|Inst_i2c_sender|divider\(6))))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(6),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Add0~12_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2_combout\);

-- Location: FF_X82_Y42_N21
\Inst_ov7670_controller|Inst_i2c_sender|divider[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(6));

-- Location: LCCOMB_X82_Y42_N14
\Inst_ov7670_controller|Inst_i2c_sender|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~14_combout\ = \Inst_ov7670_controller|Inst_i2c_sender|Add0~13\ $ (\Inst_ov7670_controller|Inst_i2c_sender|divider\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_i2c_sender|divider\(7),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~13\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~14_combout\);

-- Location: LCCOMB_X82_Y42_N18
\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~3_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~14_combout\) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & (((\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|Add0~14_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(7),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~3_combout\);

-- Location: FF_X82_Y42_N19
\Inst_ov7670_controller|Inst_i2c_sender|divider[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(7));

-- Location: LCCOMB_X81_Y42_N22
\Inst_ov7670_controller|Inst_i2c_sender|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(4),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(7),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(6),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|divider\(5),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout\);

-- Location: LCCOMB_X81_Y42_N28
\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(0) & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(1) & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(3) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(0),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(1),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(3),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|divider\(2),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\);

-- Location: LCCOMB_X81_Y42_N0
\Inst_ov7670_controller|Inst_i2c_sender|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\);

-- Location: LCCOMB_X81_Y42_N26
\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (((!\Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\ & ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\);

-- Location: LCCOMB_X82_Y42_N30
\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~5_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~8_combout\) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\ & (((\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|Add0~8_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(4),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~1_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~5_combout\);

-- Location: FF_X82_Y42_N31
\Inst_ov7670_controller|Inst_i2c_sender|divider[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(4));

-- Location: LCCOMB_X81_Y42_N8
\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(3) & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|divider\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(4),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(2),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(3),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|divider\(5),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\);

-- Location: LCCOMB_X81_Y42_N10
\Inst_ov7670_controller|Inst_i2c_sender|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\);

-- Location: LCCOMB_X81_Y42_N2
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (((\Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\ & ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\);

-- Location: FF_X81_Y41_N19
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~32_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0));

-- Location: LCCOMB_X81_Y41_N2
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\);

-- Location: FF_X81_Y41_N3
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1));

-- Location: LCCOMB_X81_Y41_N28
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\);

-- Location: FF_X81_Y41_N29
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2));

-- Location: LCCOMB_X81_Y41_N10
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\);

-- Location: FF_X81_Y41_N11
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3));

-- Location: LCCOMB_X81_Y41_N20
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\);

-- Location: FF_X81_Y41_N21
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4));

-- Location: LCCOMB_X81_Y41_N30
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\);

-- Location: FF_X81_Y41_N31
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5));

-- Location: LCCOMB_X81_Y41_N16
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\);

-- Location: FF_X81_Y41_N17
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6));

-- Location: LCCOMB_X81_Y41_N14
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\);

-- Location: FF_X81_Y41_N15
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7));

-- Location: LCCOMB_X82_Y41_N4
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\);

-- Location: FF_X82_Y41_N5
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8));

-- Location: LCCOMB_X82_Y41_N20
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\);

-- Location: FF_X82_Y41_N21
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9));

-- Location: LCCOMB_X82_Y41_N26
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\);

-- Location: FF_X82_Y41_N27
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10));

-- Location: LCCOMB_X82_Y41_N22
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\);

-- Location: FF_X82_Y41_N23
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11));

-- Location: LCCOMB_X82_Y41_N2
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\);

-- Location: FF_X82_Y41_N3
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12));

-- Location: LCCOMB_X82_Y41_N6
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\);

-- Location: FF_X82_Y41_N7
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13));

-- Location: LCCOMB_X82_Y41_N0
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\);

-- Location: FF_X82_Y41_N1
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14));

-- Location: LCCOMB_X82_Y41_N10
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\);

-- Location: FF_X82_Y41_N11
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(15));

-- Location: LCCOMB_X82_Y41_N28
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(15)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(15),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\);

-- Location: FF_X82_Y41_N29
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16));

-- Location: LCCOMB_X82_Y41_N18
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\);

-- Location: FF_X82_Y41_N19
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17));

-- Location: LCCOMB_X82_Y41_N30
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\);

-- Location: FF_X82_Y41_N31
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18));

-- Location: LCCOMB_X82_Y41_N16
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\);

-- Location: FF_X82_Y41_N17
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19));

-- Location: LCCOMB_X82_Y41_N12
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\);

-- Location: FF_X82_Y41_N13
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20));

-- Location: LCCOMB_X82_Y41_N24
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\);

-- Location: FF_X82_Y41_N25
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21));

-- Location: LCCOMB_X83_Y41_N28
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\);

-- Location: FF_X83_Y41_N29
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22));

-- Location: LCCOMB_X83_Y41_N10
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\);

-- Location: FF_X83_Y41_N11
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23));

-- Location: LCCOMB_X83_Y41_N20
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\);

-- Location: FF_X83_Y41_N21
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24));

-- Location: LCCOMB_X83_Y41_N22
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\);

-- Location: FF_X83_Y41_N23
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25));

-- Location: LCCOMB_X83_Y41_N24
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\);

-- Location: FF_X83_Y41_N25
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(26));

-- Location: LCCOMB_X83_Y41_N16
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(26)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(26),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\);

-- Location: FF_X83_Y41_N17
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27));

-- Location: LCCOMB_X83_Y41_N26
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\);

-- Location: FF_X83_Y41_N27
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28));

-- Location: LCCOMB_X83_Y41_N4
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\);

-- Location: FF_X83_Y41_N5
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29));

-- Location: LCCOMB_X81_Y41_N0
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\);

-- Location: FF_X81_Y41_N1
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30));

-- Location: LCCOMB_X81_Y42_N6
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30)) # ((!\Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\)))) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~31_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\);

-- Location: FF_X81_Y42_N7
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31));

-- Location: LCCOMB_X79_Y47_N10
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\);

-- Location: FF_X79_Y47_N11
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3));

-- Location: LCCOMB_X79_Y47_N8
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\);

-- Location: FF_X79_Y47_N9
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4));

-- Location: LCCOMB_X79_Y47_N26
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\);

-- Location: FF_X79_Y47_N27
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5));

-- Location: LCCOMB_X79_Y47_N4
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\);

-- Location: FF_X79_Y47_N5
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6));

-- Location: LCCOMB_X79_Y47_N6
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\);

-- Location: FF_X79_Y47_N7
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7));

-- Location: LCCOMB_X79_Y47_N12
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\);

-- Location: FF_X79_Y47_N13
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8));

-- Location: LCCOMB_X79_Y47_N14
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8),
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\);

-- Location: FF_X79_Y47_N15
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9));

-- Location: LCCOMB_X79_Y47_N0
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\);

-- Location: FF_X79_Y47_N1
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10));

-- Location: LCCOMB_X79_Y47_N2
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\);

-- Location: FF_X79_Y47_N3
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11));

-- Location: LCCOMB_X79_Y47_N16
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\);

-- Location: FF_X79_Y47_N17
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12));

-- Location: LCCOMB_X79_Y47_N18
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\);

-- Location: FF_X79_Y47_N19
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13));

-- Location: LCCOMB_X79_Y47_N24
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\);

-- Location: FF_X79_Y47_N25
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14));

-- Location: LCCOMB_X80_Y47_N10
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\);

-- Location: FF_X80_Y47_N11
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15));

-- Location: LCCOMB_X80_Y47_N12
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\);

-- Location: FF_X80_Y47_N13
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16));

-- Location: LCCOMB_X80_Y47_N30
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\);

-- Location: FF_X80_Y47_N31
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17));

-- Location: LCCOMB_X80_Y47_N4
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\);

-- Location: FF_X80_Y47_N5
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18));

-- Location: LCCOMB_X80_Y47_N2
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\);

-- Location: FF_X80_Y47_N3
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19));

-- Location: LCCOMB_X80_Y47_N28
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\);

-- Location: FF_X80_Y47_N29
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20));

-- Location: LCCOMB_X80_Y47_N26
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\);

-- Location: FF_X80_Y47_N27
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21));

-- Location: LCCOMB_X80_Y47_N8
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\);

-- Location: FF_X80_Y47_N9
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22));

-- Location: LCCOMB_X80_Y47_N22
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\);

-- Location: FF_X80_Y47_N23
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23));

-- Location: LCCOMB_X80_Y47_N0
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\);

-- Location: FF_X80_Y47_N1
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24));

-- Location: LCCOMB_X80_Y47_N14
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\);

-- Location: FF_X80_Y47_N15
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25));

-- Location: LCCOMB_X80_Y47_N16
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\);

-- Location: FF_X80_Y47_N17
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26));

-- Location: LCCOMB_X80_Y47_N18
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26) & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\);

-- Location: FF_X80_Y47_N19
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27));

-- Location: LCCOMB_X80_Y47_N24
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\);

-- Location: FF_X80_Y47_N25
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28));

-- Location: LCCOMB_X80_Y47_N6
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\);

-- Location: FF_X80_Y47_N7
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29));

-- Location: LCCOMB_X83_Y41_N18
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\);

-- Location: FF_X83_Y41_N19
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30));

-- Location: LCCOMB_X83_Y41_N12
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\);

-- Location: FF_X83_Y41_N13
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(31));

-- Location: LCCOMB_X82_Y41_N14
\Inst_ov7670_controller|Inst_i2c_sender|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10) & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19) & ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20))))) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10) & ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11)) # ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19) & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\);

-- Location: LCCOMB_X83_Y41_N2
\Inst_ov7670_controller|Inst_i2c_sender|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|process_0~1_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|process_0~1_combout\);

-- Location: CLKCTRL_G4
\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: LCCOMB_X55_Y62_N8
\Inst_VGA|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~0_combout\ = \Inst_VGA|Hcnt\(0) $ (VCC)
-- \Inst_VGA|Add1~1\ = CARRY(\Inst_VGA|Hcnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Hcnt\(0),
	datad => VCC,
	combout => \Inst_VGA|Add1~0_combout\,
	cout => \Inst_VGA|Add1~1\);

-- Location: FF_X55_Y62_N9
\Inst_VGA|Hcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(0));

-- Location: LCCOMB_X55_Y62_N10
\Inst_VGA|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~2_combout\ = (\Inst_VGA|Hcnt\(1) & (!\Inst_VGA|Add1~1\)) # (!\Inst_VGA|Hcnt\(1) & ((\Inst_VGA|Add1~1\) # (GND)))
-- \Inst_VGA|Add1~3\ = CARRY((!\Inst_VGA|Add1~1\) # (!\Inst_VGA|Hcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(1),
	datad => VCC,
	cin => \Inst_VGA|Add1~1\,
	combout => \Inst_VGA|Add1~2_combout\,
	cout => \Inst_VGA|Add1~3\);

-- Location: FF_X55_Y62_N11
\Inst_VGA|Hcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(1));

-- Location: LCCOMB_X55_Y62_N12
\Inst_VGA|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~4_combout\ = (\Inst_VGA|Hcnt\(2) & (\Inst_VGA|Add1~3\ $ (GND))) # (!\Inst_VGA|Hcnt\(2) & (!\Inst_VGA|Add1~3\ & VCC))
-- \Inst_VGA|Add1~5\ = CARRY((\Inst_VGA|Hcnt\(2) & !\Inst_VGA|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(2),
	datad => VCC,
	cin => \Inst_VGA|Add1~3\,
	combout => \Inst_VGA|Add1~4_combout\,
	cout => \Inst_VGA|Add1~5\);

-- Location: FF_X55_Y62_N13
\Inst_VGA|Hcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(2));

-- Location: LCCOMB_X55_Y62_N14
\Inst_VGA|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~6_combout\ = (\Inst_VGA|Hcnt\(3) & (!\Inst_VGA|Add1~5\)) # (!\Inst_VGA|Hcnt\(3) & ((\Inst_VGA|Add1~5\) # (GND)))
-- \Inst_VGA|Add1~7\ = CARRY((!\Inst_VGA|Add1~5\) # (!\Inst_VGA|Hcnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Hcnt\(3),
	datad => VCC,
	cin => \Inst_VGA|Add1~5\,
	combout => \Inst_VGA|Add1~6_combout\,
	cout => \Inst_VGA|Add1~7\);

-- Location: FF_X55_Y62_N15
\Inst_VGA|Hcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(3));

-- Location: LCCOMB_X55_Y62_N16
\Inst_VGA|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~8_combout\ = (\Inst_VGA|Hcnt\(4) & (\Inst_VGA|Add1~7\ $ (GND))) # (!\Inst_VGA|Hcnt\(4) & (!\Inst_VGA|Add1~7\ & VCC))
-- \Inst_VGA|Add1~9\ = CARRY((\Inst_VGA|Hcnt\(4) & !\Inst_VGA|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Hcnt\(4),
	datad => VCC,
	cin => \Inst_VGA|Add1~7\,
	combout => \Inst_VGA|Add1~8_combout\,
	cout => \Inst_VGA|Add1~9\);

-- Location: FF_X55_Y62_N17
\Inst_VGA|Hcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(4));

-- Location: LCCOMB_X55_Y62_N18
\Inst_VGA|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~10_combout\ = (\Inst_VGA|Hcnt\(5) & (!\Inst_VGA|Add1~9\)) # (!\Inst_VGA|Hcnt\(5) & ((\Inst_VGA|Add1~9\) # (GND)))
-- \Inst_VGA|Add1~11\ = CARRY((!\Inst_VGA|Add1~9\) # (!\Inst_VGA|Hcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(5),
	datad => VCC,
	cin => \Inst_VGA|Add1~9\,
	combout => \Inst_VGA|Add1~10_combout\,
	cout => \Inst_VGA|Add1~11\);

-- Location: LCCOMB_X55_Y62_N22
\Inst_VGA|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~14_combout\ = (\Inst_VGA|Hcnt\(7) & (!\Inst_VGA|Add1~13\)) # (!\Inst_VGA|Hcnt\(7) & ((\Inst_VGA|Add1~13\) # (GND)))
-- \Inst_VGA|Add1~15\ = CARRY((!\Inst_VGA|Add1~13\) # (!\Inst_VGA|Hcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(7),
	datad => VCC,
	cin => \Inst_VGA|Add1~13\,
	combout => \Inst_VGA|Add1~14_combout\,
	cout => \Inst_VGA|Add1~15\);

-- Location: LCCOMB_X55_Y62_N24
\Inst_VGA|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~16_combout\ = (\Inst_VGA|Hcnt\(8) & (\Inst_VGA|Add1~15\ $ (GND))) # (!\Inst_VGA|Hcnt\(8) & (!\Inst_VGA|Add1~15\ & VCC))
-- \Inst_VGA|Add1~17\ = CARRY((\Inst_VGA|Hcnt\(8) & !\Inst_VGA|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Hcnt\(8),
	datad => VCC,
	cin => \Inst_VGA|Add1~15\,
	combout => \Inst_VGA|Add1~16_combout\,
	cout => \Inst_VGA|Add1~17\);

-- Location: LCCOMB_X55_Y62_N2
\Inst_VGA|Hcnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Hcnt~0_combout\ = (\Inst_VGA|Add1~16_combout\ & !\Inst_VGA|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Add1~16_combout\,
	datad => \Inst_VGA|Equal0~2_combout\,
	combout => \Inst_VGA|Hcnt~0_combout\);

-- Location: FF_X55_Y62_N3
\Inst_VGA|Hcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Hcnt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(8));

-- Location: LCCOMB_X56_Y62_N10
\Inst_VGA|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal0~1_combout\ = (\Inst_VGA|Hcnt\(8) & (!\Inst_VGA|Hcnt\(6) & (\Inst_VGA|Hcnt\(4) & !\Inst_VGA|Hcnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(8),
	datab => \Inst_VGA|Hcnt\(6),
	datac => \Inst_VGA|Hcnt\(4),
	datad => \Inst_VGA|Hcnt\(7),
	combout => \Inst_VGA|Equal0~1_combout\);

-- Location: LCCOMB_X55_Y62_N26
\Inst_VGA|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~18_combout\ = \Inst_VGA|Add1~17\ $ (\Inst_VGA|Hcnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Hcnt\(9),
	cin => \Inst_VGA|Add1~17\,
	combout => \Inst_VGA|Add1~18_combout\);

-- Location: LCCOMB_X55_Y62_N28
\Inst_VGA|Hcnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Hcnt~1_combout\ = (\Inst_VGA|Add1~18_combout\ & !\Inst_VGA|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Add1~18_combout\,
	datad => \Inst_VGA|Equal0~2_combout\,
	combout => \Inst_VGA|Hcnt~1_combout\);

-- Location: FF_X55_Y62_N29
\Inst_VGA|Hcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Hcnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(9));

-- Location: LCCOMB_X55_Y62_N6
\Inst_VGA|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal0~0_combout\ = (\Inst_VGA|Hcnt\(1) & (\Inst_VGA|Hcnt\(0) & (\Inst_VGA|Hcnt\(3) & \Inst_VGA|Hcnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(1),
	datab => \Inst_VGA|Hcnt\(0),
	datac => \Inst_VGA|Hcnt\(3),
	datad => \Inst_VGA|Hcnt\(2),
	combout => \Inst_VGA|Equal0~0_combout\);

-- Location: LCCOMB_X56_Y62_N28
\Inst_VGA|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal0~2_combout\ = (\Inst_VGA|Equal0~1_combout\ & (\Inst_VGA|Hcnt\(9) & (\Inst_VGA|Equal0~0_combout\ & !\Inst_VGA|Hcnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Equal0~1_combout\,
	datab => \Inst_VGA|Hcnt\(9),
	datac => \Inst_VGA|Equal0~0_combout\,
	datad => \Inst_VGA|Hcnt\(5),
	combout => \Inst_VGA|Equal0~2_combout\);

-- Location: LCCOMB_X55_Y62_N30
\Inst_VGA|Hcnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Hcnt~2_combout\ = (\Inst_VGA|Add1~10_combout\ & !\Inst_VGA|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Add1~10_combout\,
	datad => \Inst_VGA|Equal0~2_combout\,
	combout => \Inst_VGA|Hcnt~2_combout\);

-- Location: FF_X55_Y62_N31
\Inst_VGA|Hcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Hcnt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(5));

-- Location: LCCOMB_X55_Y62_N20
\Inst_VGA|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~12_combout\ = (\Inst_VGA|Hcnt\(6) & (\Inst_VGA|Add1~11\ $ (GND))) # (!\Inst_VGA|Hcnt\(6) & (!\Inst_VGA|Add1~11\ & VCC))
-- \Inst_VGA|Add1~13\ = CARRY((\Inst_VGA|Hcnt\(6) & !\Inst_VGA|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Hcnt\(6),
	datad => VCC,
	cin => \Inst_VGA|Add1~11\,
	combout => \Inst_VGA|Add1~12_combout\,
	cout => \Inst_VGA|Add1~13\);

-- Location: FF_X55_Y62_N21
\Inst_VGA|Hcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(6));

-- Location: FF_X55_Y62_N23
\Inst_VGA|Hcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add1~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(7));

-- Location: LCCOMB_X55_Y62_N4
\Inst_VGA|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_1~0_combout\ = (\Inst_VGA|Hcnt\(7) & (\Inst_VGA|Hcnt\(9) & !\Inst_VGA|Hcnt\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(7),
	datab => \Inst_VGA|Hcnt\(9),
	datad => \Inst_VGA|Hcnt\(8),
	combout => \Inst_VGA|process_1~0_combout\);

-- Location: LCCOMB_X55_Y62_N0
\Inst_VGA|process_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_1~1_combout\ = ((\Inst_VGA|Hcnt\(6) & (\Inst_VGA|Hcnt\(5) & \Inst_VGA|Hcnt\(4))) # (!\Inst_VGA|Hcnt\(6) & (!\Inst_VGA|Hcnt\(5) & !\Inst_VGA|Hcnt\(4)))) # (!\Inst_VGA|process_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|process_1~0_combout\,
	datab => \Inst_VGA|Hcnt\(6),
	datac => \Inst_VGA|Hcnt\(5),
	datad => \Inst_VGA|Hcnt\(4),
	combout => \Inst_VGA|process_1~1_combout\);

-- Location: FF_X55_Y62_N1
\Inst_VGA|Hsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hsync~q\);

-- Location: LCCOMB_X57_Y62_N2
\Inst_VGA|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~0_combout\ = \Inst_VGA|Vcnt\(0) $ (VCC)
-- \Inst_VGA|Add0~1\ = CARRY(\Inst_VGA|Vcnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Vcnt\(0),
	datad => VCC,
	combout => \Inst_VGA|Add0~0_combout\,
	cout => \Inst_VGA|Add0~1\);

-- Location: LCCOMB_X57_Y62_N24
\Inst_VGA|Vcnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Vcnt~3_combout\ = (!\Inst_VGA|Equal1~2_combout\ & \Inst_VGA|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Equal1~2_combout\,
	datad => \Inst_VGA|Add0~0_combout\,
	combout => \Inst_VGA|Vcnt~3_combout\);

-- Location: FF_X57_Y62_N25
\Inst_VGA|Vcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Vcnt~3_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(0));

-- Location: LCCOMB_X57_Y62_N4
\Inst_VGA|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~2_combout\ = (\Inst_VGA|Vcnt\(1) & (!\Inst_VGA|Add0~1\)) # (!\Inst_VGA|Vcnt\(1) & ((\Inst_VGA|Add0~1\) # (GND)))
-- \Inst_VGA|Add0~3\ = CARRY((!\Inst_VGA|Add0~1\) # (!\Inst_VGA|Vcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Vcnt\(1),
	datad => VCC,
	cin => \Inst_VGA|Add0~1\,
	combout => \Inst_VGA|Add0~2_combout\,
	cout => \Inst_VGA|Add0~3\);

-- Location: FF_X57_Y62_N5
\Inst_VGA|Vcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add0~2_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(1));

-- Location: LCCOMB_X57_Y62_N6
\Inst_VGA|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~4_combout\ = (\Inst_VGA|Vcnt\(2) & (\Inst_VGA|Add0~3\ $ (GND))) # (!\Inst_VGA|Vcnt\(2) & (!\Inst_VGA|Add0~3\ & VCC))
-- \Inst_VGA|Add0~5\ = CARRY((\Inst_VGA|Vcnt\(2) & !\Inst_VGA|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(2),
	datad => VCC,
	cin => \Inst_VGA|Add0~3\,
	combout => \Inst_VGA|Add0~4_combout\,
	cout => \Inst_VGA|Add0~5\);

-- Location: LCCOMB_X57_Y62_N8
\Inst_VGA|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~6_combout\ = (\Inst_VGA|Vcnt\(3) & ((\Inst_VGA|Add0~5\) # (GND))) # (!\Inst_VGA|Vcnt\(3) & (!\Inst_VGA|Add0~5\))
-- \Inst_VGA|Add0~7\ = CARRY((\Inst_VGA|Vcnt\(3)) # (!\Inst_VGA|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Vcnt\(3),
	datad => VCC,
	cin => \Inst_VGA|Add0~5\,
	combout => \Inst_VGA|Add0~6_combout\,
	cout => \Inst_VGA|Add0~7\);

-- Location: LCCOMB_X57_Y62_N28
\Inst_VGA|Vcnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Vcnt~1_combout\ = (\Inst_VGA|Equal1~2_combout\) # (!\Inst_VGA|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Equal1~2_combout\,
	datac => \Inst_VGA|Add0~6_combout\,
	combout => \Inst_VGA|Vcnt~1_combout\);

-- Location: FF_X57_Y62_N29
\Inst_VGA|Vcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Vcnt~1_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(3));

-- Location: LCCOMB_X56_Y62_N12
\Inst_VGA|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal1~0_combout\ = (!\Inst_VGA|Vcnt\(1) & (!\Inst_VGA|Vcnt\(3) & (\Inst_VGA|Vcnt\(2) & !\Inst_VGA|Vcnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(1),
	datab => \Inst_VGA|Vcnt\(3),
	datac => \Inst_VGA|Vcnt\(2),
	datad => \Inst_VGA|Vcnt\(0),
	combout => \Inst_VGA|Equal1~0_combout\);

-- Location: LCCOMB_X57_Y62_N10
\Inst_VGA|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~8_combout\ = (\Inst_VGA|Vcnt\(4) & (\Inst_VGA|Add0~7\ $ (GND))) # (!\Inst_VGA|Vcnt\(4) & (!\Inst_VGA|Add0~7\ & VCC))
-- \Inst_VGA|Add0~9\ = CARRY((\Inst_VGA|Vcnt\(4) & !\Inst_VGA|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(4),
	datad => VCC,
	cin => \Inst_VGA|Add0~7\,
	combout => \Inst_VGA|Add0~8_combout\,
	cout => \Inst_VGA|Add0~9\);

-- Location: FF_X57_Y62_N11
\Inst_VGA|Vcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add0~8_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(4));

-- Location: LCCOMB_X57_Y62_N12
\Inst_VGA|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~10_combout\ = (\Inst_VGA|Vcnt\(5) & (!\Inst_VGA|Add0~9\)) # (!\Inst_VGA|Vcnt\(5) & ((\Inst_VGA|Add0~9\) # (GND)))
-- \Inst_VGA|Add0~11\ = CARRY((!\Inst_VGA|Add0~9\) # (!\Inst_VGA|Vcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(5),
	datad => VCC,
	cin => \Inst_VGA|Add0~9\,
	combout => \Inst_VGA|Add0~10_combout\,
	cout => \Inst_VGA|Add0~11\);

-- Location: FF_X57_Y62_N13
\Inst_VGA|Vcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add0~10_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(5));

-- Location: LCCOMB_X57_Y62_N14
\Inst_VGA|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~12_combout\ = (\Inst_VGA|Vcnt\(6) & (\Inst_VGA|Add0~11\ $ (GND))) # (!\Inst_VGA|Vcnt\(6) & (!\Inst_VGA|Add0~11\ & VCC))
-- \Inst_VGA|Add0~13\ = CARRY((\Inst_VGA|Vcnt\(6) & !\Inst_VGA|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Vcnt\(6),
	datad => VCC,
	cin => \Inst_VGA|Add0~11\,
	combout => \Inst_VGA|Add0~12_combout\,
	cout => \Inst_VGA|Add0~13\);

-- Location: FF_X57_Y62_N15
\Inst_VGA|Vcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add0~12_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(6));

-- Location: LCCOMB_X57_Y62_N16
\Inst_VGA|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~14_combout\ = (\Inst_VGA|Vcnt\(7) & (!\Inst_VGA|Add0~13\)) # (!\Inst_VGA|Vcnt\(7) & ((\Inst_VGA|Add0~13\) # (GND)))
-- \Inst_VGA|Add0~15\ = CARRY((!\Inst_VGA|Add0~13\) # (!\Inst_VGA|Vcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Vcnt\(7),
	datad => VCC,
	cin => \Inst_VGA|Add0~13\,
	combout => \Inst_VGA|Add0~14_combout\,
	cout => \Inst_VGA|Add0~15\);

-- Location: FF_X57_Y62_N17
\Inst_VGA|Vcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add0~14_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(7));

-- Location: LCCOMB_X57_Y62_N22
\Inst_VGA|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal1~1_combout\ = (!\Inst_VGA|Vcnt\(5) & (!\Inst_VGA|Vcnt\(7) & (!\Inst_VGA|Vcnt\(6) & !\Inst_VGA|Vcnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(5),
	datab => \Inst_VGA|Vcnt\(7),
	datac => \Inst_VGA|Vcnt\(6),
	datad => \Inst_VGA|Vcnt\(4),
	combout => \Inst_VGA|Equal1~1_combout\);

-- Location: LCCOMB_X57_Y62_N18
\Inst_VGA|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~16_combout\ = (\Inst_VGA|Vcnt\(8) & (\Inst_VGA|Add0~15\ $ (GND))) # (!\Inst_VGA|Vcnt\(8) & (!\Inst_VGA|Add0~15\ & VCC))
-- \Inst_VGA|Add0~17\ = CARRY((\Inst_VGA|Vcnt\(8) & !\Inst_VGA|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Vcnt\(8),
	datad => VCC,
	cin => \Inst_VGA|Add0~15\,
	combout => \Inst_VGA|Add0~16_combout\,
	cout => \Inst_VGA|Add0~17\);

-- Location: FF_X57_Y62_N19
\Inst_VGA|Vcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add0~16_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(8));

-- Location: LCCOMB_X57_Y62_N20
\Inst_VGA|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~18_combout\ = \Inst_VGA|Add0~17\ $ (!\Inst_VGA|Vcnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Vcnt\(9),
	cin => \Inst_VGA|Add0~17\,
	combout => \Inst_VGA|Add0~18_combout\);

-- Location: LCCOMB_X57_Y62_N0
\Inst_VGA|Vcnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Vcnt~0_combout\ = (\Inst_VGA|Equal1~2_combout\) # (!\Inst_VGA|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Equal1~2_combout\,
	datad => \Inst_VGA|Add0~18_combout\,
	combout => \Inst_VGA|Vcnt~0_combout\);

-- Location: FF_X57_Y62_N1
\Inst_VGA|Vcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Vcnt~0_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(9));

-- Location: LCCOMB_X56_Y62_N6
\Inst_VGA|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal1~2_combout\ = (\Inst_VGA|Equal1~0_combout\ & (\Inst_VGA|Equal1~1_combout\ & (!\Inst_VGA|Vcnt\(9) & !\Inst_VGA|Vcnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Equal1~0_combout\,
	datab => \Inst_VGA|Equal1~1_combout\,
	datac => \Inst_VGA|Vcnt\(9),
	datad => \Inst_VGA|Vcnt\(8),
	combout => \Inst_VGA|Equal1~2_combout\);

-- Location: LCCOMB_X57_Y62_N30
\Inst_VGA|Vcnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Vcnt~2_combout\ = (!\Inst_VGA|Equal1~2_combout\ & \Inst_VGA|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Equal1~2_combout\,
	datad => \Inst_VGA|Add0~4_combout\,
	combout => \Inst_VGA|Vcnt~2_combout\);

-- Location: FF_X57_Y62_N31
\Inst_VGA|Vcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Vcnt~2_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(2));

-- Location: LCCOMB_X56_Y62_N18
\Inst_VGA|process_2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~1_combout\ = (\Inst_VGA|Vcnt\(2)) # ((\Inst_VGA|Vcnt\(3)) # ((\Inst_VGA|Vcnt\(4)) # (!\Inst_VGA|Vcnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(2),
	datab => \Inst_VGA|Vcnt\(3),
	datac => \Inst_VGA|Vcnt\(4),
	datad => \Inst_VGA|Vcnt\(1),
	combout => \Inst_VGA|process_2~1_combout\);

-- Location: LCCOMB_X57_Y62_N26
\Inst_VGA|process_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~0_combout\ = (\Inst_VGA|Vcnt\(5) & (\Inst_VGA|Vcnt\(6) & \Inst_VGA|Vcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(5),
	datac => \Inst_VGA|Vcnt\(6),
	datad => \Inst_VGA|Vcnt\(7),
	combout => \Inst_VGA|process_2~0_combout\);

-- Location: LCCOMB_X56_Y62_N20
\Inst_VGA|process_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~2_combout\ = (\Inst_VGA|process_2~1_combout\) # (((!\Inst_VGA|Vcnt\(8)) # (!\Inst_VGA|Vcnt\(9))) # (!\Inst_VGA|process_2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|process_2~1_combout\,
	datab => \Inst_VGA|process_2~0_combout\,
	datac => \Inst_VGA|Vcnt\(9),
	datad => \Inst_VGA|Vcnt\(8),
	combout => \Inst_VGA|process_2~2_combout\);

-- Location: FF_X56_Y62_N21
\Inst_VGA|Vsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vsync~q\);

-- Location: LCCOMB_X56_Y62_N14
\Inst_VGA|activeArea~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~3_combout\ = ((\Inst_VGA|Hcnt\(9)) # ((!\Inst_VGA|Hcnt\(5)) # (!\Inst_VGA|Equal0~0_combout\))) # (!\Inst_VGA|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Equal0~1_combout\,
	datab => \Inst_VGA|Hcnt\(9),
	datac => \Inst_VGA|Equal0~0_combout\,
	datad => \Inst_VGA|Hcnt\(5),
	combout => \Inst_VGA|activeArea~3_combout\);

-- Location: LCCOMB_X56_Y62_N24
\Inst_VGA|activeArea~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~0_combout\ = ((\Inst_VGA|Vcnt\(3)) # ((!\Inst_VGA|Vcnt\(0)) # (!\Inst_VGA|Vcnt\(2)))) # (!\Inst_VGA|Vcnt\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(1),
	datab => \Inst_VGA|Vcnt\(3),
	datac => \Inst_VGA|Vcnt\(2),
	datad => \Inst_VGA|Vcnt\(0),
	combout => \Inst_VGA|activeArea~0_combout\);

-- Location: LCCOMB_X56_Y62_N22
\Inst_VGA|activeArea~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~1_combout\ = ((\Inst_VGA|activeArea~0_combout\ & !\Inst_VGA|Vcnt\(4))) # (!\Inst_VGA|process_2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|activeArea~0_combout\,
	datac => \Inst_VGA|Vcnt\(4),
	datad => \Inst_VGA|process_2~0_combout\,
	combout => \Inst_VGA|activeArea~1_combout\);

-- Location: LCCOMB_X56_Y62_N0
\Inst_VGA|activeArea~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~2_combout\ = (\Inst_VGA|Equal1~2_combout\) # ((\Inst_VGA|Vcnt\(9) & (\Inst_VGA|activeArea~1_combout\ & !\Inst_VGA|Vcnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Equal1~2_combout\,
	datab => \Inst_VGA|Vcnt\(9),
	datac => \Inst_VGA|activeArea~1_combout\,
	datad => \Inst_VGA|Vcnt\(8),
	combout => \Inst_VGA|activeArea~2_combout\);

-- Location: LCCOMB_X56_Y62_N2
\Inst_VGA|activeArea~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~4_combout\ = (\Inst_VGA|activeArea~3_combout\ & ((\Inst_VGA|activeArea~q\) # ((\Inst_VGA|activeArea~2_combout\ & \Inst_VGA|Equal0~2_combout\)))) # (!\Inst_VGA|activeArea~3_combout\ & (\Inst_VGA|activeArea~2_combout\ & 
-- ((\Inst_VGA|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|activeArea~3_combout\,
	datab => \Inst_VGA|activeArea~2_combout\,
	datac => \Inst_VGA|activeArea~q\,
	datad => \Inst_VGA|Equal0~2_combout\,
	combout => \Inst_VGA|activeArea~4_combout\);

-- Location: FF_X56_Y62_N3
\Inst_VGA|activeArea\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|activeArea~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|activeArea~q\);

-- Location: CLKCTRL_G1
\clk_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_50~inputclkctrl_outclk\);

-- Location: IOIBUF_X94_Y0_N8
\ov7670_pclk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_pclk,
	o => \ov7670_pclk~input_o\);

-- Location: IOIBUF_X94_Y0_N1
\ov7670_href~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_href,
	o => \ov7670_href~input_o\);

-- Location: LCCOMB_X74_Y19_N8
\Inst_ov7670_capture|latched_href~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_href~feeder_combout\ = \ov7670_href~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_href~input_o\,
	combout => \Inst_ov7670_capture|latched_href~feeder_combout\);

-- Location: FF_X74_Y19_N9
\Inst_ov7670_capture|latched_href\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_href~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_href~q\);

-- Location: LCCOMB_X74_Y19_N4
\Inst_ov7670_capture|href_hold~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_hold~feeder_combout\ = \Inst_ov7670_capture|latched_href~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|latched_href~q\,
	combout => \Inst_ov7670_capture|href_hold~feeder_combout\);

-- Location: FF_X74_Y19_N5
\Inst_ov7670_capture|href_hold\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|href_hold~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_hold~q\);

-- Location: LCCOMB_X74_Y19_N10
\Inst_ov7670_capture|line~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|line~1_combout\ = \Inst_ov7670_capture|line\(0) $ (((\Inst_ov7670_capture|latched_href~q\ & !\Inst_ov7670_capture|href_hold~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|latched_href~q\,
	datac => \Inst_ov7670_capture|line\(0),
	datad => \Inst_ov7670_capture|href_hold~q\,
	combout => \Inst_ov7670_capture|line~1_combout\);

-- Location: IOIBUF_X60_Y0_N1
\ov7670_vsync~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_vsync,
	o => \ov7670_vsync~input_o\);

-- Location: LCCOMB_X74_Y19_N6
\Inst_ov7670_capture|latched_vsync~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_vsync~feeder_combout\ = \ov7670_vsync~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_vsync~input_o\,
	combout => \Inst_ov7670_capture|latched_vsync~feeder_combout\);

-- Location: FF_X74_Y19_N7
\Inst_ov7670_capture|latched_vsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_vsync~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_vsync~q\);

-- Location: FF_X74_Y19_N11
\Inst_ov7670_capture|line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|line~1_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|line\(0));

-- Location: LCCOMB_X74_Y19_N12
\Inst_ov7670_capture|line~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|line~0_combout\ = \Inst_ov7670_capture|line\(1) $ (((\Inst_ov7670_capture|line\(0) & (\Inst_ov7670_capture|latched_href~q\ & !\Inst_ov7670_capture|href_hold~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|line\(0),
	datab => \Inst_ov7670_capture|latched_href~q\,
	datac => \Inst_ov7670_capture|line\(1),
	datad => \Inst_ov7670_capture|href_hold~q\,
	combout => \Inst_ov7670_capture|line~0_combout\);

-- Location: FF_X74_Y19_N13
\Inst_ov7670_capture|line[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|line~0_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|line\(1));

-- Location: LCCOMB_X74_Y19_N14
\Inst_ov7670_capture|href_last~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~2_combout\ = (!\Inst_ov7670_capture|href_last\(2) & (\Inst_ov7670_capture|latched_href~q\ & !\Inst_ov7670_capture|latched_vsync~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|href_last\(2),
	datac => \Inst_ov7670_capture|latched_href~q\,
	datad => \Inst_ov7670_capture|latched_vsync~q\,
	combout => \Inst_ov7670_capture|href_last~2_combout\);

-- Location: FF_X74_Y19_N15
\Inst_ov7670_capture|href_last[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|href_last~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(0));

-- Location: LCCOMB_X74_Y19_N2
\Inst_ov7670_capture|href_last~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~1_combout\ = (!\Inst_ov7670_capture|href_last\(2) & (\Inst_ov7670_capture|href_last\(0) & !\Inst_ov7670_capture|latched_vsync~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|href_last\(2),
	datac => \Inst_ov7670_capture|href_last\(0),
	datad => \Inst_ov7670_capture|latched_vsync~q\,
	combout => \Inst_ov7670_capture|href_last~1_combout\);

-- Location: FF_X74_Y19_N3
\Inst_ov7670_capture|href_last[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|href_last~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(1));

-- Location: LCCOMB_X74_Y19_N0
\Inst_ov7670_capture|href_last~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~0_combout\ = (\Inst_ov7670_capture|href_last\(1) & (!\Inst_ov7670_capture|href_last\(2) & !\Inst_ov7670_capture|latched_vsync~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|href_last\(1),
	datac => \Inst_ov7670_capture|href_last\(2),
	datad => \Inst_ov7670_capture|latched_vsync~q\,
	combout => \Inst_ov7670_capture|href_last~0_combout\);

-- Location: FF_X74_Y19_N1
\Inst_ov7670_capture|href_last[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|href_last~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(2));

-- Location: LCCOMB_X75_Y18_N4
\Inst_ov7670_capture|we_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|we_reg~0_combout\ = (\Inst_ov7670_capture|line\(1) & \Inst_ov7670_capture|href_last\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|line\(1),
	datad => \Inst_ov7670_capture|href_last\(2),
	combout => \Inst_ov7670_capture|we_reg~0_combout\);

-- Location: FF_X75_Y18_N5
\Inst_ov7670_capture|we_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|we_reg~0_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|we_reg~q\);

-- Location: LCCOMB_X74_Y19_N16
\Inst_ov7670_capture|address[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[0]~17_combout\ = (\Inst_ov7670_capture|we_reg~q\ & (\Inst_ov7670_capture|address\(0) $ (VCC))) # (!\Inst_ov7670_capture|we_reg~q\ & (\Inst_ov7670_capture|address\(0) & VCC))
-- \Inst_ov7670_capture|address[0]~18\ = CARRY((\Inst_ov7670_capture|we_reg~q\ & \Inst_ov7670_capture|address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|we_reg~q\,
	datab => \Inst_ov7670_capture|address\(0),
	datad => VCC,
	combout => \Inst_ov7670_capture|address[0]~17_combout\,
	cout => \Inst_ov7670_capture|address[0]~18\);

-- Location: FF_X74_Y19_N17
\Inst_ov7670_capture|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[0]~17_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(0));

-- Location: LCCOMB_X74_Y19_N18
\Inst_ov7670_capture|address[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[1]~19_combout\ = (\Inst_ov7670_capture|address\(1) & (!\Inst_ov7670_capture|address[0]~18\)) # (!\Inst_ov7670_capture|address\(1) & ((\Inst_ov7670_capture|address[0]~18\) # (GND)))
-- \Inst_ov7670_capture|address[1]~20\ = CARRY((!\Inst_ov7670_capture|address[0]~18\) # (!\Inst_ov7670_capture|address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(1),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[0]~18\,
	combout => \Inst_ov7670_capture|address[1]~19_combout\,
	cout => \Inst_ov7670_capture|address[1]~20\);

-- Location: FF_X74_Y19_N19
\Inst_ov7670_capture|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[1]~19_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(1));

-- Location: LCCOMB_X74_Y19_N20
\Inst_ov7670_capture|address[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[2]~21_combout\ = (\Inst_ov7670_capture|address\(2) & (\Inst_ov7670_capture|address[1]~20\ $ (GND))) # (!\Inst_ov7670_capture|address\(2) & (!\Inst_ov7670_capture|address[1]~20\ & VCC))
-- \Inst_ov7670_capture|address[2]~22\ = CARRY((\Inst_ov7670_capture|address\(2) & !\Inst_ov7670_capture|address[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(2),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[1]~20\,
	combout => \Inst_ov7670_capture|address[2]~21_combout\,
	cout => \Inst_ov7670_capture|address[2]~22\);

-- Location: FF_X74_Y19_N21
\Inst_ov7670_capture|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[2]~21_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(2));

-- Location: LCCOMB_X74_Y19_N22
\Inst_ov7670_capture|address[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[3]~23_combout\ = (\Inst_ov7670_capture|address\(3) & (!\Inst_ov7670_capture|address[2]~22\)) # (!\Inst_ov7670_capture|address\(3) & ((\Inst_ov7670_capture|address[2]~22\) # (GND)))
-- \Inst_ov7670_capture|address[3]~24\ = CARRY((!\Inst_ov7670_capture|address[2]~22\) # (!\Inst_ov7670_capture|address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(3),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[2]~22\,
	combout => \Inst_ov7670_capture|address[3]~23_combout\,
	cout => \Inst_ov7670_capture|address[3]~24\);

-- Location: FF_X74_Y19_N23
\Inst_ov7670_capture|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[3]~23_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(3));

-- Location: LCCOMB_X74_Y19_N24
\Inst_ov7670_capture|address[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[4]~25_combout\ = (\Inst_ov7670_capture|address\(4) & (\Inst_ov7670_capture|address[3]~24\ $ (GND))) # (!\Inst_ov7670_capture|address\(4) & (!\Inst_ov7670_capture|address[3]~24\ & VCC))
-- \Inst_ov7670_capture|address[4]~26\ = CARRY((\Inst_ov7670_capture|address\(4) & !\Inst_ov7670_capture|address[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(4),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[3]~24\,
	combout => \Inst_ov7670_capture|address[4]~25_combout\,
	cout => \Inst_ov7670_capture|address[4]~26\);

-- Location: FF_X74_Y19_N25
\Inst_ov7670_capture|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[4]~25_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(4));

-- Location: LCCOMB_X74_Y19_N26
\Inst_ov7670_capture|address[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[5]~27_combout\ = (\Inst_ov7670_capture|address\(5) & (!\Inst_ov7670_capture|address[4]~26\)) # (!\Inst_ov7670_capture|address\(5) & ((\Inst_ov7670_capture|address[4]~26\) # (GND)))
-- \Inst_ov7670_capture|address[5]~28\ = CARRY((!\Inst_ov7670_capture|address[4]~26\) # (!\Inst_ov7670_capture|address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(5),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[4]~26\,
	combout => \Inst_ov7670_capture|address[5]~27_combout\,
	cout => \Inst_ov7670_capture|address[5]~28\);

-- Location: FF_X74_Y19_N27
\Inst_ov7670_capture|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[5]~27_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(5));

-- Location: LCCOMB_X74_Y19_N28
\Inst_ov7670_capture|address[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[6]~29_combout\ = (\Inst_ov7670_capture|address\(6) & (\Inst_ov7670_capture|address[5]~28\ $ (GND))) # (!\Inst_ov7670_capture|address\(6) & (!\Inst_ov7670_capture|address[5]~28\ & VCC))
-- \Inst_ov7670_capture|address[6]~30\ = CARRY((\Inst_ov7670_capture|address\(6) & !\Inst_ov7670_capture|address[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(6),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[5]~28\,
	combout => \Inst_ov7670_capture|address[6]~29_combout\,
	cout => \Inst_ov7670_capture|address[6]~30\);

-- Location: FF_X74_Y19_N29
\Inst_ov7670_capture|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[6]~29_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(6));

-- Location: LCCOMB_X74_Y19_N30
\Inst_ov7670_capture|address[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[7]~31_combout\ = (\Inst_ov7670_capture|address\(7) & (!\Inst_ov7670_capture|address[6]~30\)) # (!\Inst_ov7670_capture|address\(7) & ((\Inst_ov7670_capture|address[6]~30\) # (GND)))
-- \Inst_ov7670_capture|address[7]~32\ = CARRY((!\Inst_ov7670_capture|address[6]~30\) # (!\Inst_ov7670_capture|address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(7),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[6]~30\,
	combout => \Inst_ov7670_capture|address[7]~31_combout\,
	cout => \Inst_ov7670_capture|address[7]~32\);

-- Location: FF_X74_Y19_N31
\Inst_ov7670_capture|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[7]~31_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(7));

-- Location: LCCOMB_X74_Y18_N0
\Inst_ov7670_capture|address[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[8]~33_combout\ = (\Inst_ov7670_capture|address\(8) & (\Inst_ov7670_capture|address[7]~32\ $ (GND))) # (!\Inst_ov7670_capture|address\(8) & (!\Inst_ov7670_capture|address[7]~32\ & VCC))
-- \Inst_ov7670_capture|address[8]~34\ = CARRY((\Inst_ov7670_capture|address\(8) & !\Inst_ov7670_capture|address[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(8),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[7]~32\,
	combout => \Inst_ov7670_capture|address[8]~33_combout\,
	cout => \Inst_ov7670_capture|address[8]~34\);

-- Location: FF_X74_Y18_N1
\Inst_ov7670_capture|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[8]~33_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(8));

-- Location: LCCOMB_X74_Y18_N2
\Inst_ov7670_capture|address[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[9]~35_combout\ = (\Inst_ov7670_capture|address\(9) & (!\Inst_ov7670_capture|address[8]~34\)) # (!\Inst_ov7670_capture|address\(9) & ((\Inst_ov7670_capture|address[8]~34\) # (GND)))
-- \Inst_ov7670_capture|address[9]~36\ = CARRY((!\Inst_ov7670_capture|address[8]~34\) # (!\Inst_ov7670_capture|address\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(9),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[8]~34\,
	combout => \Inst_ov7670_capture|address[9]~35_combout\,
	cout => \Inst_ov7670_capture|address[9]~36\);

-- Location: FF_X74_Y18_N3
\Inst_ov7670_capture|address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[9]~35_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(9));

-- Location: LCCOMB_X74_Y18_N4
\Inst_ov7670_capture|address[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[10]~37_combout\ = (\Inst_ov7670_capture|address\(10) & (\Inst_ov7670_capture|address[9]~36\ $ (GND))) # (!\Inst_ov7670_capture|address\(10) & (!\Inst_ov7670_capture|address[9]~36\ & VCC))
-- \Inst_ov7670_capture|address[10]~38\ = CARRY((\Inst_ov7670_capture|address\(10) & !\Inst_ov7670_capture|address[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(10),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[9]~36\,
	combout => \Inst_ov7670_capture|address[10]~37_combout\,
	cout => \Inst_ov7670_capture|address[10]~38\);

-- Location: FF_X74_Y18_N5
\Inst_ov7670_capture|address[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[10]~37_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(10));

-- Location: LCCOMB_X74_Y18_N6
\Inst_ov7670_capture|address[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[11]~39_combout\ = (\Inst_ov7670_capture|address\(11) & (!\Inst_ov7670_capture|address[10]~38\)) # (!\Inst_ov7670_capture|address\(11) & ((\Inst_ov7670_capture|address[10]~38\) # (GND)))
-- \Inst_ov7670_capture|address[11]~40\ = CARRY((!\Inst_ov7670_capture|address[10]~38\) # (!\Inst_ov7670_capture|address\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(11),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[10]~38\,
	combout => \Inst_ov7670_capture|address[11]~39_combout\,
	cout => \Inst_ov7670_capture|address[11]~40\);

-- Location: FF_X74_Y18_N7
\Inst_ov7670_capture|address[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[11]~39_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(11));

-- Location: LCCOMB_X74_Y18_N8
\Inst_ov7670_capture|address[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[12]~41_combout\ = (\Inst_ov7670_capture|address\(12) & (\Inst_ov7670_capture|address[11]~40\ $ (GND))) # (!\Inst_ov7670_capture|address\(12) & (!\Inst_ov7670_capture|address[11]~40\ & VCC))
-- \Inst_ov7670_capture|address[12]~42\ = CARRY((\Inst_ov7670_capture|address\(12) & !\Inst_ov7670_capture|address[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(12),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[11]~40\,
	combout => \Inst_ov7670_capture|address[12]~41_combout\,
	cout => \Inst_ov7670_capture|address[12]~42\);

-- Location: FF_X74_Y18_N9
\Inst_ov7670_capture|address[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[12]~41_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(12));

-- Location: LCCOMB_X74_Y18_N10
\Inst_ov7670_capture|address[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[13]~43_combout\ = (\Inst_ov7670_capture|address\(13) & (!\Inst_ov7670_capture|address[12]~42\)) # (!\Inst_ov7670_capture|address\(13) & ((\Inst_ov7670_capture|address[12]~42\) # (GND)))
-- \Inst_ov7670_capture|address[13]~44\ = CARRY((!\Inst_ov7670_capture|address[12]~42\) # (!\Inst_ov7670_capture|address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(13),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[12]~42\,
	combout => \Inst_ov7670_capture|address[13]~43_combout\,
	cout => \Inst_ov7670_capture|address[13]~44\);

-- Location: FF_X74_Y18_N11
\Inst_ov7670_capture|address[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[13]~43_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(13));

-- Location: LCCOMB_X74_Y18_N12
\Inst_ov7670_capture|address[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[14]~45_combout\ = (\Inst_ov7670_capture|address\(14) & (\Inst_ov7670_capture|address[13]~44\ $ (GND))) # (!\Inst_ov7670_capture|address\(14) & (!\Inst_ov7670_capture|address[13]~44\ & VCC))
-- \Inst_ov7670_capture|address[14]~46\ = CARRY((\Inst_ov7670_capture|address\(14) & !\Inst_ov7670_capture|address[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(14),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[13]~44\,
	combout => \Inst_ov7670_capture|address[14]~45_combout\,
	cout => \Inst_ov7670_capture|address[14]~46\);

-- Location: FF_X74_Y18_N13
\Inst_ov7670_capture|address[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[14]~45_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(14));

-- Location: LCCOMB_X74_Y18_N14
\Inst_ov7670_capture|address[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[15]~47_combout\ = (\Inst_ov7670_capture|address\(15) & (!\Inst_ov7670_capture|address[14]~46\)) # (!\Inst_ov7670_capture|address\(15) & ((\Inst_ov7670_capture|address[14]~46\) # (GND)))
-- \Inst_ov7670_capture|address[15]~48\ = CARRY((!\Inst_ov7670_capture|address[14]~46\) # (!\Inst_ov7670_capture|address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(15),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[14]~46\,
	combout => \Inst_ov7670_capture|address[15]~47_combout\,
	cout => \Inst_ov7670_capture|address[15]~48\);

-- Location: FF_X74_Y18_N15
\Inst_ov7670_capture|address[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[15]~47_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(15));

-- Location: LCCOMB_X74_Y18_N16
\Inst_ov7670_capture|address[16]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[16]~49_combout\ = \Inst_ov7670_capture|address\(16) $ (!\Inst_ov7670_capture|address[15]~48\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(16),
	cin => \Inst_ov7670_capture|address[15]~48\,
	combout => \Inst_ov7670_capture|address[16]~49_combout\);

-- Location: FF_X74_Y18_N17
\Inst_ov7670_capture|address[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[16]~49_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(16));

-- Location: LCCOMB_X75_Y18_N10
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ = (\Inst_ov7670_capture|we_reg~q\ & (\Inst_ov7670_capture|address\(16) & \Inst_ov7670_capture|address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|we_reg~q\,
	datac => \Inst_ov7670_capture|address\(16),
	datad => \Inst_ov7670_capture|address\(13),
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\);

-- Location: LCCOMB_X75_Y18_N26
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3) = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ & (!\Inst_ov7670_capture|address\(15) & 
-- \Inst_ov7670_capture|address\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	datac => \Inst_ov7670_capture|address\(15),
	datad => \Inst_ov7670_capture|address\(14),
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3));

-- Location: LCCOMB_X67_Y23_N16
\Inst_Address_Generator|val[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[0]~17_combout\ = \Inst_Address_Generator|val\(0) $ (VCC)
-- \Inst_Address_Generator|val[0]~18\ = CARRY(\Inst_Address_Generator|val\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(0),
	datad => VCC,
	combout => \Inst_Address_Generator|val[0]~17_combout\,
	cout => \Inst_Address_Generator|val[0]~18\);

-- Location: LCCOMB_X67_Y22_N12
\Inst_Address_Generator|val[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[14]~45_combout\ = (\Inst_Address_Generator|val\(14) & (\Inst_Address_Generator|val[13]~44\ $ (GND))) # (!\Inst_Address_Generator|val\(14) & (!\Inst_Address_Generator|val[13]~44\ & VCC))
-- \Inst_Address_Generator|val[14]~46\ = CARRY((\Inst_Address_Generator|val\(14) & !\Inst_Address_Generator|val[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(14),
	datad => VCC,
	cin => \Inst_Address_Generator|val[13]~44\,
	combout => \Inst_Address_Generator|val[14]~45_combout\,
	cout => \Inst_Address_Generator|val[14]~46\);

-- Location: LCCOMB_X67_Y22_N14
\Inst_Address_Generator|val[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[15]~47_combout\ = (\Inst_Address_Generator|val\(15) & (!\Inst_Address_Generator|val[14]~46\)) # (!\Inst_Address_Generator|val\(15) & ((\Inst_Address_Generator|val[14]~46\) # (GND)))
-- \Inst_Address_Generator|val[15]~48\ = CARRY((!\Inst_Address_Generator|val[14]~46\) # (!\Inst_Address_Generator|val\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(15),
	datad => VCC,
	cin => \Inst_Address_Generator|val[14]~46\,
	combout => \Inst_Address_Generator|val[15]~47_combout\,
	cout => \Inst_Address_Generator|val[15]~48\);

-- Location: FF_X67_Y22_N15
\Inst_Address_Generator|val[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[15]~47_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(15));

-- Location: LCCOMB_X67_Y22_N16
\Inst_Address_Generator|val[16]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[16]~49_combout\ = \Inst_Address_Generator|val\(16) $ (!\Inst_Address_Generator|val[15]~48\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(16),
	cin => \Inst_Address_Generator|val[15]~48\,
	combout => \Inst_Address_Generator|val[16]~49_combout\);

-- Location: FF_X67_Y22_N17
\Inst_Address_Generator|val[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[16]~49_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(16));

-- Location: LCCOMB_X67_Y22_N20
\Inst_Address_Generator|val[6]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[6]~51_combout\ = (\Inst_Address_Generator|val\(13) & ((\Inst_Address_Generator|val\(12)) # ((\Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(13),
	datab => \Inst_Address_Generator|val\(12),
	datac => \Inst_Address_Generator|val\(10),
	datad => \Inst_Address_Generator|val\(11),
	combout => \Inst_Address_Generator|val[6]~51_combout\);

-- Location: LCCOMB_X67_Y22_N18
\Inst_Address_Generator|val[6]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[6]~52_combout\ = (\Inst_Address_Generator|val\(16) & ((\Inst_Address_Generator|val\(14)) # ((\Inst_Address_Generator|val\(15)) # (\Inst_Address_Generator|val[6]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(14),
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_Address_Generator|val\(15),
	datad => \Inst_Address_Generator|val[6]~51_combout\,
	combout => \Inst_Address_Generator|val[6]~52_combout\);

-- Location: LCCOMB_X67_Y22_N28
\Inst_Address_Generator|val[6]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[6]~53_combout\ = ((\Inst_VGA|activeArea~q\ & !\Inst_Address_Generator|val[6]~52_combout\)) # (!\Inst_VGA|Vsync~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vsync~q\,
	datac => \Inst_VGA|activeArea~q\,
	datad => \Inst_Address_Generator|val[6]~52_combout\,
	combout => \Inst_Address_Generator|val[6]~53_combout\);

-- Location: FF_X67_Y23_N17
\Inst_Address_Generator|val[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[0]~17_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(0));

-- Location: LCCOMB_X67_Y23_N18
\Inst_Address_Generator|val[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[1]~19_combout\ = (\Inst_Address_Generator|val\(1) & (!\Inst_Address_Generator|val[0]~18\)) # (!\Inst_Address_Generator|val\(1) & ((\Inst_Address_Generator|val[0]~18\) # (GND)))
-- \Inst_Address_Generator|val[1]~20\ = CARRY((!\Inst_Address_Generator|val[0]~18\) # (!\Inst_Address_Generator|val\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(1),
	datad => VCC,
	cin => \Inst_Address_Generator|val[0]~18\,
	combout => \Inst_Address_Generator|val[1]~19_combout\,
	cout => \Inst_Address_Generator|val[1]~20\);

-- Location: FF_X67_Y23_N19
\Inst_Address_Generator|val[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[1]~19_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(1));

-- Location: LCCOMB_X67_Y23_N20
\Inst_Address_Generator|val[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[2]~21_combout\ = (\Inst_Address_Generator|val\(2) & (\Inst_Address_Generator|val[1]~20\ $ (GND))) # (!\Inst_Address_Generator|val\(2) & (!\Inst_Address_Generator|val[1]~20\ & VCC))
-- \Inst_Address_Generator|val[2]~22\ = CARRY((\Inst_Address_Generator|val\(2) & !\Inst_Address_Generator|val[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(2),
	datad => VCC,
	cin => \Inst_Address_Generator|val[1]~20\,
	combout => \Inst_Address_Generator|val[2]~21_combout\,
	cout => \Inst_Address_Generator|val[2]~22\);

-- Location: FF_X67_Y23_N21
\Inst_Address_Generator|val[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[2]~21_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(2));

-- Location: LCCOMB_X67_Y23_N22
\Inst_Address_Generator|val[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[3]~23_combout\ = (\Inst_Address_Generator|val\(3) & (!\Inst_Address_Generator|val[2]~22\)) # (!\Inst_Address_Generator|val\(3) & ((\Inst_Address_Generator|val[2]~22\) # (GND)))
-- \Inst_Address_Generator|val[3]~24\ = CARRY((!\Inst_Address_Generator|val[2]~22\) # (!\Inst_Address_Generator|val\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(3),
	datad => VCC,
	cin => \Inst_Address_Generator|val[2]~22\,
	combout => \Inst_Address_Generator|val[3]~23_combout\,
	cout => \Inst_Address_Generator|val[3]~24\);

-- Location: FF_X67_Y23_N23
\Inst_Address_Generator|val[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[3]~23_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(3));

-- Location: LCCOMB_X67_Y23_N24
\Inst_Address_Generator|val[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[4]~25_combout\ = (\Inst_Address_Generator|val\(4) & (\Inst_Address_Generator|val[3]~24\ $ (GND))) # (!\Inst_Address_Generator|val\(4) & (!\Inst_Address_Generator|val[3]~24\ & VCC))
-- \Inst_Address_Generator|val[4]~26\ = CARRY((\Inst_Address_Generator|val\(4) & !\Inst_Address_Generator|val[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(4),
	datad => VCC,
	cin => \Inst_Address_Generator|val[3]~24\,
	combout => \Inst_Address_Generator|val[4]~25_combout\,
	cout => \Inst_Address_Generator|val[4]~26\);

-- Location: FF_X67_Y23_N25
\Inst_Address_Generator|val[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[4]~25_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(4));

-- Location: LCCOMB_X67_Y23_N26
\Inst_Address_Generator|val[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[5]~27_combout\ = (\Inst_Address_Generator|val\(5) & (!\Inst_Address_Generator|val[4]~26\)) # (!\Inst_Address_Generator|val\(5) & ((\Inst_Address_Generator|val[4]~26\) # (GND)))
-- \Inst_Address_Generator|val[5]~28\ = CARRY((!\Inst_Address_Generator|val[4]~26\) # (!\Inst_Address_Generator|val\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(5),
	datad => VCC,
	cin => \Inst_Address_Generator|val[4]~26\,
	combout => \Inst_Address_Generator|val[5]~27_combout\,
	cout => \Inst_Address_Generator|val[5]~28\);

-- Location: FF_X67_Y23_N27
\Inst_Address_Generator|val[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[5]~27_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(5));

-- Location: LCCOMB_X67_Y23_N28
\Inst_Address_Generator|val[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[6]~29_combout\ = (\Inst_Address_Generator|val\(6) & (\Inst_Address_Generator|val[5]~28\ $ (GND))) # (!\Inst_Address_Generator|val\(6) & (!\Inst_Address_Generator|val[5]~28\ & VCC))
-- \Inst_Address_Generator|val[6]~30\ = CARRY((\Inst_Address_Generator|val\(6) & !\Inst_Address_Generator|val[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(6),
	datad => VCC,
	cin => \Inst_Address_Generator|val[5]~28\,
	combout => \Inst_Address_Generator|val[6]~29_combout\,
	cout => \Inst_Address_Generator|val[6]~30\);

-- Location: FF_X67_Y23_N29
\Inst_Address_Generator|val[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[6]~29_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(6));

-- Location: LCCOMB_X67_Y23_N30
\Inst_Address_Generator|val[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[7]~31_combout\ = (\Inst_Address_Generator|val\(7) & (!\Inst_Address_Generator|val[6]~30\)) # (!\Inst_Address_Generator|val\(7) & ((\Inst_Address_Generator|val[6]~30\) # (GND)))
-- \Inst_Address_Generator|val[7]~32\ = CARRY((!\Inst_Address_Generator|val[6]~30\) # (!\Inst_Address_Generator|val\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(7),
	datad => VCC,
	cin => \Inst_Address_Generator|val[6]~30\,
	combout => \Inst_Address_Generator|val[7]~31_combout\,
	cout => \Inst_Address_Generator|val[7]~32\);

-- Location: FF_X67_Y23_N31
\Inst_Address_Generator|val[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[7]~31_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(7));

-- Location: LCCOMB_X67_Y22_N0
\Inst_Address_Generator|val[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[8]~33_combout\ = (\Inst_Address_Generator|val\(8) & (\Inst_Address_Generator|val[7]~32\ $ (GND))) # (!\Inst_Address_Generator|val\(8) & (!\Inst_Address_Generator|val[7]~32\ & VCC))
-- \Inst_Address_Generator|val[8]~34\ = CARRY((\Inst_Address_Generator|val\(8) & !\Inst_Address_Generator|val[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(8),
	datad => VCC,
	cin => \Inst_Address_Generator|val[7]~32\,
	combout => \Inst_Address_Generator|val[8]~33_combout\,
	cout => \Inst_Address_Generator|val[8]~34\);

-- Location: FF_X67_Y22_N1
\Inst_Address_Generator|val[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[8]~33_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(8));

-- Location: LCCOMB_X67_Y22_N2
\Inst_Address_Generator|val[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[9]~35_combout\ = (\Inst_Address_Generator|val\(9) & (!\Inst_Address_Generator|val[8]~34\)) # (!\Inst_Address_Generator|val\(9) & ((\Inst_Address_Generator|val[8]~34\) # (GND)))
-- \Inst_Address_Generator|val[9]~36\ = CARRY((!\Inst_Address_Generator|val[8]~34\) # (!\Inst_Address_Generator|val\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(9),
	datad => VCC,
	cin => \Inst_Address_Generator|val[8]~34\,
	combout => \Inst_Address_Generator|val[9]~35_combout\,
	cout => \Inst_Address_Generator|val[9]~36\);

-- Location: FF_X67_Y22_N3
\Inst_Address_Generator|val[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[9]~35_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(9));

-- Location: LCCOMB_X67_Y22_N4
\Inst_Address_Generator|val[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[10]~37_combout\ = (\Inst_Address_Generator|val\(10) & (\Inst_Address_Generator|val[9]~36\ $ (GND))) # (!\Inst_Address_Generator|val\(10) & (!\Inst_Address_Generator|val[9]~36\ & VCC))
-- \Inst_Address_Generator|val[10]~38\ = CARRY((\Inst_Address_Generator|val\(10) & !\Inst_Address_Generator|val[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(10),
	datad => VCC,
	cin => \Inst_Address_Generator|val[9]~36\,
	combout => \Inst_Address_Generator|val[10]~37_combout\,
	cout => \Inst_Address_Generator|val[10]~38\);

-- Location: FF_X67_Y22_N5
\Inst_Address_Generator|val[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[10]~37_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(10));

-- Location: LCCOMB_X67_Y22_N6
\Inst_Address_Generator|val[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[11]~39_combout\ = (\Inst_Address_Generator|val\(11) & (!\Inst_Address_Generator|val[10]~38\)) # (!\Inst_Address_Generator|val\(11) & ((\Inst_Address_Generator|val[10]~38\) # (GND)))
-- \Inst_Address_Generator|val[11]~40\ = CARRY((!\Inst_Address_Generator|val[10]~38\) # (!\Inst_Address_Generator|val\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(11),
	datad => VCC,
	cin => \Inst_Address_Generator|val[10]~38\,
	combout => \Inst_Address_Generator|val[11]~39_combout\,
	cout => \Inst_Address_Generator|val[11]~40\);

-- Location: FF_X67_Y22_N7
\Inst_Address_Generator|val[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[11]~39_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(11));

-- Location: LCCOMB_X67_Y22_N8
\Inst_Address_Generator|val[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[12]~41_combout\ = (\Inst_Address_Generator|val\(12) & (\Inst_Address_Generator|val[11]~40\ $ (GND))) # (!\Inst_Address_Generator|val\(12) & (!\Inst_Address_Generator|val[11]~40\ & VCC))
-- \Inst_Address_Generator|val[12]~42\ = CARRY((\Inst_Address_Generator|val\(12) & !\Inst_Address_Generator|val[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(12),
	datad => VCC,
	cin => \Inst_Address_Generator|val[11]~40\,
	combout => \Inst_Address_Generator|val[12]~41_combout\,
	cout => \Inst_Address_Generator|val[12]~42\);

-- Location: FF_X67_Y22_N9
\Inst_Address_Generator|val[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[12]~41_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(12));

-- Location: LCCOMB_X67_Y22_N10
\Inst_Address_Generator|val[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[13]~43_combout\ = (\Inst_Address_Generator|val\(13) & (!\Inst_Address_Generator|val[12]~42\)) # (!\Inst_Address_Generator|val\(13) & ((\Inst_Address_Generator|val[12]~42\) # (GND)))
-- \Inst_Address_Generator|val[13]~44\ = CARRY((!\Inst_Address_Generator|val[12]~42\) # (!\Inst_Address_Generator|val\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(13),
	datad => VCC,
	cin => \Inst_Address_Generator|val[12]~42\,
	combout => \Inst_Address_Generator|val[13]~43_combout\,
	cout => \Inst_Address_Generator|val[13]~44\);

-- Location: FF_X67_Y22_N11
\Inst_Address_Generator|val[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[13]~43_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(13));

-- Location: FF_X67_Y22_N13
\Inst_Address_Generator|val[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[14]~45_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[6]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(14));

-- Location: LCCOMB_X67_Y22_N22
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\ = (\Inst_Address_Generator|val\(14) & (!\Inst_Address_Generator|val\(15) & \Inst_Address_Generator|val\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(14),
	datac => \Inst_Address_Generator|val\(15),
	datad => \Inst_Address_Generator|val\(13),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\);

-- Location: IOIBUF_X102_Y0_N15
\ov7670_data[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(4),
	o => \ov7670_data[4]~input_o\);

-- Location: LCCOMB_X74_Y14_N24
\Inst_ov7670_capture|latched_d[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[4]~feeder_combout\ = \ov7670_data[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_data[4]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[4]~feeder_combout\);

-- Location: FF_X74_Y14_N25
\Inst_ov7670_capture|latched_d[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_d[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(4));

-- Location: LCCOMB_X74_Y18_N28
\Inst_ov7670_capture|d_latch[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[4]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|latched_d\(4),
	combout => \Inst_ov7670_capture|d_latch[4]~feeder_combout\);

-- Location: FF_X74_Y18_N29
\Inst_ov7670_capture|d_latch[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[4]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(4));

-- Location: LCCOMB_X73_Y19_N24
\Inst_ov7670_capture|d_latch[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[12]~feeder_combout\ = \Inst_ov7670_capture|d_latch\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|d_latch\(4),
	combout => \Inst_ov7670_capture|d_latch[12]~feeder_combout\);

-- Location: FF_X73_Y19_N25
\Inst_ov7670_capture|d_latch[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[12]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(12));

-- Location: M9K_X51_Y14_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X74_Y18_N18
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ = (!\Inst_ov7670_capture|address\(13) & (\Inst_ov7670_capture|address\(16) & \Inst_ov7670_capture|we_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(13),
	datab => \Inst_ov7670_capture|address\(16),
	datad => \Inst_ov7670_capture|we_reg~q\,
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\);

-- Location: LCCOMB_X74_Y18_N24
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3) = (!\Inst_ov7670_capture|address\(14) & (!\Inst_ov7670_capture|address\(15) & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(14),
	datac => \Inst_ov7670_capture|address\(15),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3));

-- Location: LCCOMB_X70_Y18_N22
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3) = (!\Inst_Address_Generator|val\(13) & (!\Inst_Address_Generator|val\(14) & !\Inst_Address_Generator|val\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(13),
	datac => \Inst_Address_Generator|val\(14),
	datad => \Inst_Address_Generator|val\(15),
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3));

-- Location: M9K_X37_Y14_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: FF_X67_Y21_N1
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \Inst_Address_Generator|val\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1));

-- Location: LCCOMB_X70_Y18_N16
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\ = \Inst_Address_Generator|val\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Address_Generator|val\(13),
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\);

-- Location: FF_X70_Y18_N17
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: LCCOMB_X75_Y18_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3) = (!\Inst_ov7670_capture|address\(15) & (!\Inst_ov7670_capture|address\(14) & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(15),
	datac => \Inst_ov7670_capture|address\(14),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3));

-- Location: LCCOMB_X70_Y18_N20
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\ = (\Inst_Address_Generator|val\(13) & (!\Inst_Address_Generator|val\(14) & !\Inst_Address_Generator|val\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(13),
	datac => \Inst_Address_Generator|val\(14),
	datad => \Inst_Address_Generator|val\(15),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\);

-- Location: M9K_X78_Y14_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y14_N28
\Inst_frame_buffer|q[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[8]~0_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\,
	combout => \Inst_frame_buffer|q[8]~0_combout\);

-- Location: LCCOMB_X69_Y18_N24
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3) = (\Inst_ov7670_capture|address\(14) & (!\Inst_ov7670_capture|address\(15) & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(14),
	datac => \Inst_ov7670_capture|address\(15),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3));

-- Location: LCCOMB_X70_Y18_N2
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\ = (!\Inst_Address_Generator|val\(13) & (\Inst_Address_Generator|val\(14) & !\Inst_Address_Generator|val\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(13),
	datac => \Inst_Address_Generator|val\(14),
	datad => \Inst_Address_Generator|val\(15),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\);

-- Location: M9K_X64_Y5_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y14_N30
\Inst_frame_buffer|q[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[8]~1_combout\ = (\Inst_frame_buffer|q[8]~0_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\) # 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_frame_buffer|q[8]~0_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\,
	datab => \Inst_frame_buffer|q[8]~0_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\,
	combout => \Inst_frame_buffer|q[8]~1_combout\);

-- Location: LCCOMB_X75_Y18_N14
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3) = (\Inst_ov7670_capture|address\(15) & (\Inst_ov7670_capture|address\(14) & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(15),
	datac => \Inst_ov7670_capture|address\(14),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3));

-- Location: LCCOMB_X67_Y22_N30
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\ = (\Inst_Address_Generator|val\(14) & (\Inst_Address_Generator|val\(15) & \Inst_Address_Generator|val\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(14),
	datac => \Inst_Address_Generator|val\(15),
	datad => \Inst_Address_Generator|val\(13),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\);

-- Location: M9K_X51_Y12_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X75_Y18_N16
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3) = (\Inst_ov7670_capture|address\(15) & (!\Inst_ov7670_capture|address\(14) & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(15),
	datac => \Inst_ov7670_capture|address\(14),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3));

-- Location: LCCOMB_X67_Y22_N24
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\ = (!\Inst_Address_Generator|val\(14) & (\Inst_Address_Generator|val\(15) & \Inst_Address_Generator|val\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(14),
	datac => \Inst_Address_Generator|val\(15),
	datad => \Inst_Address_Generator|val\(13),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\);

-- Location: M9K_X51_Y6_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X74_Y18_N26
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3) = (!\Inst_ov7670_capture|address\(14) & (\Inst_ov7670_capture|address\(15) & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(14),
	datac => \Inst_ov7670_capture|address\(15),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3));

-- Location: LCCOMB_X70_Y18_N24
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\ = (!\Inst_Address_Generator|val\(13) & (!\Inst_Address_Generator|val\(14) & \Inst_Address_Generator|val\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(13),
	datac => \Inst_Address_Generator|val\(14),
	datad => \Inst_Address_Generator|val\(15),
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\);

-- Location: M9K_X37_Y6_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X69_Y18_N26
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3) = (\Inst_ov7670_capture|address\(14) & (\Inst_ov7670_capture|address\(15) & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(14),
	datac => \Inst_ov7670_capture|address\(15),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3));

-- Location: LCCOMB_X67_Y22_N26
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\ = (\Inst_Address_Generator|val\(14) & (\Inst_Address_Generator|val\(15) & !\Inst_Address_Generator|val\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(14),
	datac => \Inst_Address_Generator|val\(15),
	datad => \Inst_Address_Generator|val\(13),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\);

-- Location: M9K_X37_Y2_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y14_N6
\Inst_frame_buffer|q[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[8]~7_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\,
	combout => \Inst_frame_buffer|q[8]~7_combout\);

-- Location: LCCOMB_X63_Y14_N8
\Inst_frame_buffer|q[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[8]~8_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|q[8]~7_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\)) # (!\Inst_frame_buffer|q[8]~7_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\))))) 
-- # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|q[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\,
	datad => \Inst_frame_buffer|q[8]~7_combout\,
	combout => \Inst_frame_buffer|q[8]~8_combout\);

-- Location: LCCOMB_X75_Y18_N8
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ = (\Inst_ov7670_capture|we_reg~q\ & (!\Inst_ov7670_capture|address\(16) & \Inst_ov7670_capture|address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|we_reg~q\,
	datac => \Inst_ov7670_capture|address\(16),
	datad => \Inst_ov7670_capture|address\(13),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\);

-- Location: LCCOMB_X75_Y18_N22
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3) = (!\Inst_ov7670_capture|address\(15) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ & 
-- \Inst_ov7670_capture|address\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(15),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	datad => \Inst_ov7670_capture|address\(14),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3));

-- Location: M9K_X64_Y14_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X75_Y18_N18
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3) = (!\Inst_ov7670_capture|address\(15) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ & 
-- !\Inst_ov7670_capture|address\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(15),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	datad => \Inst_ov7670_capture|address\(14),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3));

-- Location: M9K_X64_Y18_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X75_Y18_N20
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ = (!\Inst_ov7670_capture|address\(16) & (\Inst_ov7670_capture|we_reg~q\ & !\Inst_ov7670_capture|address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(16),
	datac => \Inst_ov7670_capture|we_reg~q\,
	datad => \Inst_ov7670_capture|address\(13),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\);

-- Location: LCCOMB_X75_Y18_N12
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3) = (!\Inst_ov7670_capture|address\(15) & (!\Inst_ov7670_capture|address\(14) & 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(15),
	datac => \Inst_ov7670_capture|address\(14),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3));

-- Location: M9K_X51_Y17_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y14_N16
\Inst_frame_buffer|q[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[8]~4_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\,
	combout => \Inst_frame_buffer|q[8]~4_combout\);

-- Location: LCCOMB_X75_Y18_N24
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3) = (!\Inst_ov7670_capture|address\(15) & (\Inst_ov7670_capture|address\(14) & 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(15),
	datac => \Inst_ov7670_capture|address\(14),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3));

-- Location: M9K_X64_Y13_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y14_N10
\Inst_frame_buffer|q[8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[8]~5_combout\ = (\Inst_frame_buffer|q[8]~4_combout\ & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\) # 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_frame_buffer|q[8]~4_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\,
	datab => \Inst_frame_buffer|q[8]~4_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\,
	combout => \Inst_frame_buffer|q[8]~5_combout\);

-- Location: LCCOMB_X75_Y18_N2
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3) = (\Inst_ov7670_capture|address\(15) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ & 
-- !\Inst_ov7670_capture|address\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(15),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	datad => \Inst_ov7670_capture|address\(14),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3));

-- Location: M9K_X51_Y5_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X75_Y18_N28
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3) = (\Inst_ov7670_capture|address\(15) & (!\Inst_ov7670_capture|address\(14) & 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(15),
	datac => \Inst_ov7670_capture|address\(14),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3));

-- Location: M9K_X64_Y3_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y14_N12
\Inst_frame_buffer|q[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[8]~2_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\,
	combout => \Inst_frame_buffer|q[8]~2_combout\);

-- Location: LCCOMB_X75_Y18_N30
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3) = (\Inst_ov7670_capture|address\(15) & (\Inst_ov7670_capture|address\(14) & 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(15),
	datac => \Inst_ov7670_capture|address\(14),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3));

-- Location: M9K_X51_Y2_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X75_Y18_N6
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3) = (\Inst_ov7670_capture|address\(15) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ & 
-- \Inst_ov7670_capture|address\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(15),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	datad => \Inst_ov7670_capture|address\(14),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3));

-- Location: M9K_X64_Y9_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y14_N2
\Inst_frame_buffer|q[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[8]~3_combout\ = (\Inst_frame_buffer|q[8]~2_combout\ & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_frame_buffer|q[8]~2_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[8]~2_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\,
	combout => \Inst_frame_buffer|q[8]~3_combout\);

-- Location: FF_X67_Y21_N11
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \Inst_Address_Generator|val\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2));

-- Location: LCCOMB_X63_Y14_N0
\Inst_frame_buffer|q[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[8]~6_combout\ = (\Inst_Address_Generator|val\(16) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buffer|q[8]~3_combout\))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buffer|q[8]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[8]~5_combout\,
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|q[8]~3_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[8]~6_combout\);

-- Location: LCCOMB_X63_Y14_N14
\Inst_frame_buffer|q[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[8]~9_combout\ = (\Inst_frame_buffer|q[8]~6_combout\ & (((\Inst_frame_buffer|q[8]~8_combout\) # (!\Inst_Address_Generator|val\(16))))) # (!\Inst_frame_buffer|q[8]~6_combout\ & (\Inst_frame_buffer|q[8]~1_combout\ & 
-- ((\Inst_Address_Generator|val\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[8]~1_combout\,
	datab => \Inst_frame_buffer|q[8]~8_combout\,
	datac => \Inst_frame_buffer|q[8]~6_combout\,
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_frame_buffer|q[8]~9_combout\);

-- Location: FF_X79_Y20_N25
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Address_Generator|val\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(10));

-- Location: LCCOMB_X79_Y20_N2
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[6]~feeder_combout\ = \Inst_Address_Generator|val\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Address_Generator|val\(6),
	combout => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[6]~feeder_combout\);

-- Location: FF_X79_Y20_N3
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(6));

-- Location: FF_X79_Y20_N29
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Address_Generator|val\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(8));

-- Location: LCCOMB_X79_Y20_N10
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[7]~feeder_combout\ = \Inst_Address_Generator|val\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(7),
	combout => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[7]~feeder_combout\);

-- Location: FF_X79_Y20_N11
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(7));

-- Location: LCCOMB_X79_Y20_N28
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~4_combout\ = (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(7) & (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(8) & 
-- (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(10) $ (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(6))))) # 
-- (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(7) & (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(10) & (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(6) 
-- $ (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(10),
	datab => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(6),
	datac => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(8),
	datad => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(7),
	combout => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~4_combout\);

-- Location: FF_X79_Y20_N31
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Address_Generator|val\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(4));

-- Location: LCCOMB_X70_Y20_N12
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[14]~feeder_combout\ = \Inst_Address_Generator|val\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(14),
	combout => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[14]~feeder_combout\);

-- Location: FF_X70_Y20_N13
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(14));

-- Location: LCCOMB_X70_Y20_N18
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[12]~feeder_combout\ = \Inst_Address_Generator|val\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(12),
	combout => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[12]~feeder_combout\);

-- Location: FF_X70_Y20_N19
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(12));

-- Location: FF_X70_Y20_N11
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Address_Generator|val\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(15));

-- Location: LCCOMB_X70_Y20_N28
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[5]~feeder_combout\ = \Inst_Address_Generator|val\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|val\(5),
	combout => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[5]~feeder_combout\);

-- Location: FF_X70_Y20_N29
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(5));

-- Location: LCCOMB_X70_Y20_N10
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~0_combout\ = (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(14) & 
-- (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(12) & (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(15) & 
-- \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(14),
	datab => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(12),
	datac => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(15),
	datad => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(5),
	combout => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~0_combout\);

-- Location: LCCOMB_X77_Y20_N6
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[16]~feeder_combout\ = \Inst_Address_Generator|val\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(16),
	combout => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[16]~feeder_combout\);

-- Location: FF_X77_Y20_N7
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(16));

-- Location: LCCOMB_X79_Y20_N20
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[13]~feeder_combout\ = \Inst_Address_Generator|val\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(13),
	combout => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[13]~feeder_combout\);

-- Location: FF_X79_Y20_N21
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(13));

-- Location: FF_X79_Y20_N9
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Address_Generator|val\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(3));

-- Location: FF_X79_Y20_N27
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Address_Generator|val\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(11));

-- Location: LCCOMB_X79_Y20_N8
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~3_combout\ = (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(16) & (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(13) 
-- & (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(3) & !\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(16),
	datab => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(13),
	datac => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(3),
	datad => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(11),
	combout => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~3_combout\);

-- Location: FF_X79_Y20_N17
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Address_Generator|val\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(0));

-- Location: IOIBUF_X115_Y42_N15
\btn_group_pixels~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_btn_group_pixels,
	o => \btn_group_pixels~input_o\);

-- Location: LCCOMB_X114_Y34_N22
\kleur_herkenning~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \kleur_herkenning~0_combout\ = !\btn_group_pixels~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \btn_group_pixels~input_o\,
	combout => \kleur_herkenning~0_combout\);

-- Location: FF_X114_Y34_N23
kleur_herkenning : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \kleur_herkenning~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \kleur_herkenning~q\);

-- Location: FF_X79_Y20_N23
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Address_Generator|val\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(2));

-- Location: LCCOMB_X77_Y20_N0
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[1]~feeder_combout\ = \Inst_Address_Generator|val\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(1),
	combout => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[1]~feeder_combout\);

-- Location: FF_X77_Y20_N1
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(1));

-- Location: LCCOMB_X79_Y20_N22
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~2_combout\ = (\kleur_herkenning~q\ & (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(2) $ 
-- (((\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(0)) # (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(0),
	datab => \kleur_herkenning~q\,
	datac => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(2),
	datad => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(1),
	combout => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~2_combout\);

-- Location: LCCOMB_X79_Y20_N18
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~18_combout\ = (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(4) & (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~0_combout\ & 
-- (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~3_combout\ & \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(4),
	datab => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~0_combout\,
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~3_combout\,
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~2_combout\,
	combout => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~18_combout\);

-- Location: FF_X79_Y20_N1
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Address_Generator|val\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(9));

-- Location: LCCOMB_X79_Y20_N0
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~4_combout\ & (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~18_combout\ & 
-- (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(9) $ (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~4_combout\,
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~18_combout\,
	datac => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(9),
	datad => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(7),
	combout => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\);

-- Location: LCCOMB_X63_Y25_N24
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~6_combout\ = (\Inst_frame_buffer|q[8]~9_combout\ & !\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buffer|q[8]~9_combout\,
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\,
	combout => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~6_combout\);

-- Location: FF_X63_Y25_N25
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(8));

-- Location: LCCOMB_X52_Y68_N0
\Inst_RGB|R[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[0]~0_combout\ = (\Inst_VGA|activeArea~q\ & \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|activeArea~q\,
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(8),
	combout => \Inst_RGB|R[0]~0_combout\);

-- Location: IOIBUF_X65_Y0_N22
\ov7670_data[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(5),
	o => \ov7670_data[5]~input_o\);

-- Location: FF_X75_Y19_N25
\Inst_ov7670_capture|latched_d[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	asdata => \ov7670_data[5]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(5));

-- Location: LCCOMB_X75_Y19_N12
\Inst_ov7670_capture|d_latch[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[5]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|latched_d\(5),
	combout => \Inst_ov7670_capture|d_latch[5]~feeder_combout\);

-- Location: FF_X75_Y19_N13
\Inst_ov7670_capture|d_latch[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[5]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(5));

-- Location: LCCOMB_X73_Y19_N10
\Inst_ov7670_capture|d_latch[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[13]~feeder_combout\ = \Inst_ov7670_capture|d_latch\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|d_latch\(5),
	combout => \Inst_ov7670_capture|d_latch[13]~feeder_combout\);

-- Location: FF_X73_Y19_N11
\Inst_ov7670_capture|d_latch[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[13]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(13));

-- Location: M9K_X51_Y7_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y15_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y12_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y15_N16
\Inst_frame_buffer|q[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[9]~10_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[9]~10_combout\);

-- Location: M9K_X51_Y1_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y15_N22
\Inst_frame_buffer|q[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[9]~11_combout\ = (\Inst_frame_buffer|q[9]~10_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\) # 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_frame_buffer|q[9]~10_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\,
	datab => \Inst_frame_buffer|q[9]~10_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[9]~11_combout\);

-- Location: M9K_X51_Y10_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y7_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y34_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y15_N20
\Inst_frame_buffer|q[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[9]~17_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[9]~17_combout\);

-- Location: M9K_X37_Y15_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y15_N14
\Inst_frame_buffer|q[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[9]~18_combout\ = (\Inst_frame_buffer|q[9]~17_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\) # 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_frame_buffer|q[9]~17_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\,
	datab => \Inst_frame_buffer|q[9]~17_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[9]~18_combout\);

-- Location: M9K_X64_Y1_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y8_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y30_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y30_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y30_N4
\Inst_frame_buffer|q[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[9]~14_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\,
	combout => \Inst_frame_buffer|q[9]~14_combout\);

-- Location: LCCOMB_X63_Y15_N12
\Inst_frame_buffer|q[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[9]~15_combout\ = (\Inst_frame_buffer|q[9]~14_combout\ & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_frame_buffer|q[9]~14_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\,
	datac => \Inst_frame_buffer|q[9]~14_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[9]~15_combout\);

-- Location: M9K_X51_Y4_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y15_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y4_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y15_N0
\Inst_frame_buffer|q[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[9]~12_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[9]~12_combout\);

-- Location: M9K_X64_Y34_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y15_N6
\Inst_frame_buffer|q[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[9]~13_combout\ = (\Inst_frame_buffer|q[9]~12_combout\ & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_frame_buffer|q[9]~12_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\,
	datab => \Inst_frame_buffer|q[9]~12_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[9]~13_combout\);

-- Location: LCCOMB_X63_Y15_N2
\Inst_frame_buffer|q[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[9]~16_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|q[9]~13_combout\) # (\Inst_Address_Generator|val\(16))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|q[9]~15_combout\ & ((!\Inst_Address_Generator|val\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[9]~15_combout\,
	datab => \Inst_frame_buffer|q[9]~13_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_frame_buffer|q[9]~16_combout\);

-- Location: LCCOMB_X63_Y15_N24
\Inst_frame_buffer|q[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[9]~19_combout\ = (\Inst_frame_buffer|q[9]~16_combout\ & (((\Inst_frame_buffer|q[9]~18_combout\) # (!\Inst_Address_Generator|val\(16))))) # (!\Inst_frame_buffer|q[9]~16_combout\ & (\Inst_frame_buffer|q[9]~11_combout\ & 
-- ((\Inst_Address_Generator|val\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[9]~11_combout\,
	datab => \Inst_frame_buffer|q[9]~18_combout\,
	datac => \Inst_frame_buffer|q[9]~16_combout\,
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_frame_buffer|q[9]~19_combout\);

-- Location: LCCOMB_X63_Y25_N10
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~7_combout\ = (\Inst_frame_buffer|q[9]~19_combout\ & !\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buffer|q[9]~19_combout\,
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\,
	combout => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~7_combout\);

-- Location: FF_X63_Y25_N11
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(9));

-- Location: LCCOMB_X56_Y62_N4
\Inst_RGB|R[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[1]~1_combout\ = (\Inst_VGA|activeArea~q\ & \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|activeArea~q\,
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(9),
	combout => \Inst_RGB|R[1]~1_combout\);

-- Location: IOIBUF_X60_Y0_N15
\ov7670_data[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(6),
	o => \ov7670_data[6]~input_o\);

-- Location: LCCOMB_X73_Y19_N28
\Inst_ov7670_capture|latched_d[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[6]~feeder_combout\ = \ov7670_data[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_data[6]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[6]~feeder_combout\);

-- Location: FF_X73_Y19_N29
\Inst_ov7670_capture|latched_d[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_d[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(6));

-- Location: LCCOMB_X73_Y19_N18
\Inst_ov7670_capture|d_latch[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[6]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|latched_d\(6),
	combout => \Inst_ov7670_capture|d_latch[6]~feeder_combout\);

-- Location: FF_X73_Y19_N19
\Inst_ov7670_capture|d_latch[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[6]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(6));

-- Location: LCCOMB_X73_Y19_N20
\Inst_ov7670_capture|d_latch[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[14]~feeder_combout\ = \Inst_ov7670_capture|d_latch\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|d_latch\(6),
	combout => \Inst_ov7670_capture|d_latch[14]~feeder_combout\);

-- Location: FF_X73_Y19_N21
\Inst_ov7670_capture|d_latch[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[14]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(14));

-- Location: M9K_X51_Y33_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y17_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y32_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y14_N24
\Inst_frame_buffer|q[10]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[10]~27_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[10]~27_combout\);

-- Location: M9K_X51_Y8_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y14_N18
\Inst_frame_buffer|q[10]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[10]~28_combout\ = (\Inst_frame_buffer|q[10]~27_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\) # 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_frame_buffer|q[10]~27_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\,
	datab => \Inst_frame_buffer|q[10]~27_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[10]~28_combout\);

-- Location: M9K_X51_Y16_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y2_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y15_N10
\Inst_frame_buffer|q[10]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[10]~24_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[10]~24_combout\);

-- Location: M9K_X51_Y3_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y12_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y15_N28
\Inst_frame_buffer|q[10]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[10]~25_combout\ = (\Inst_frame_buffer|q[10]~24_combout\ & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\) # 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_frame_buffer|q[10]~24_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[10]~24_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\,
	combout => \Inst_frame_buffer|q[10]~25_combout\);

-- Location: M9K_X64_Y11_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y19_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y11_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y15_N18
\Inst_frame_buffer|q[10]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[10]~22_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\)))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\,
	combout => \Inst_frame_buffer|q[10]~22_combout\);

-- Location: M9K_X78_Y10_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y15_N4
\Inst_frame_buffer|q[10]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[10]~23_combout\ = (\Inst_frame_buffer|q[10]~22_combout\ & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_frame_buffer|q[10]~22_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\,
	datab => \Inst_frame_buffer|q[10]~22_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\,
	combout => \Inst_frame_buffer|q[10]~23_combout\);

-- Location: LCCOMB_X63_Y15_N30
\Inst_frame_buffer|q[10]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[10]~26_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|q[10]~23_combout\) # (\Inst_Address_Generator|val\(16))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|q[10]~25_combout\ & ((!\Inst_Address_Generator|val\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buffer|q[10]~25_combout\,
	datac => \Inst_frame_buffer|q[10]~23_combout\,
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_frame_buffer|q[10]~26_combout\);

-- Location: M9K_X51_Y9_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y6_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y14_N20
\Inst_frame_buffer|q[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[10]~20_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\,
	combout => \Inst_frame_buffer|q[10]~20_combout\);

-- Location: M9K_X37_Y1_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y10_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y14_N22
\Inst_frame_buffer|q[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[10]~21_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buffer|q[10]~20_combout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\))) # (!\Inst_frame_buffer|q[10]~20_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\)))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buffer|q[10]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buffer|q[10]~20_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\,
	combout => \Inst_frame_buffer|q[10]~21_combout\);

-- Location: LCCOMB_X63_Y14_N4
\Inst_frame_buffer|q[10]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[10]~29_combout\ = (\Inst_frame_buffer|q[10]~26_combout\ & ((\Inst_frame_buffer|q[10]~28_combout\) # ((!\Inst_Address_Generator|val\(16))))) # (!\Inst_frame_buffer|q[10]~26_combout\ & (((\Inst_frame_buffer|q[10]~21_combout\ & 
-- \Inst_Address_Generator|val\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[10]~28_combout\,
	datab => \Inst_frame_buffer|q[10]~26_combout\,
	datac => \Inst_frame_buffer|q[10]~21_combout\,
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_frame_buffer|q[10]~29_combout\);

-- Location: LCCOMB_X63_Y25_N28
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~8_combout\ = (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\ & \Inst_frame_buffer|q[10]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\,
	datac => \Inst_frame_buffer|q[10]~29_combout\,
	combout => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~8_combout\);

-- Location: FF_X63_Y25_N29
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(10));

-- Location: LCCOMB_X63_Y25_N26
\Inst_RGB|R[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[2]~2_combout\ = (\Inst_VGA|activeArea~q\ & \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|activeArea~q\,
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(10),
	combout => \Inst_RGB|R[2]~2_combout\);

-- Location: IOIBUF_X60_Y0_N8
\ov7670_data[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(7),
	o => \ov7670_data[7]~input_o\);

-- Location: LCCOMB_X75_Y19_N22
\Inst_ov7670_capture|latched_d[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[7]~feeder_combout\ = \ov7670_data[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_data[7]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[7]~feeder_combout\);

-- Location: FF_X75_Y19_N23
\Inst_ov7670_capture|latched_d[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_d[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(7));

-- Location: LCCOMB_X75_Y19_N26
\Inst_ov7670_capture|d_latch[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[7]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|latched_d\(7),
	combout => \Inst_ov7670_capture|d_latch[7]~feeder_combout\);

-- Location: FF_X75_Y19_N27
\Inst_ov7670_capture|d_latch[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[7]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(7));

-- Location: FF_X75_Y19_N9
\Inst_ov7670_capture|d_latch[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	asdata => \Inst_ov7670_capture|d_latch\(7),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(15));

-- Location: M9K_X78_Y38_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y16_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y5_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y16_N16
\Inst_frame_buffer|q[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[11]~37_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\) # 
-- ((\Inst_Address_Generator|val\(16))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ & 
-- !\Inst_Address_Generator|val\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\,
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_frame_buffer|q[11]~37_combout\);

-- Location: M9K_X64_Y16_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y16_N6
\Inst_frame_buffer|q[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[11]~38_combout\ = (\Inst_frame_buffer|q[11]~37_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\) # ((!\Inst_Address_Generator|val\(16))))) # 
-- (!\Inst_frame_buffer|q[11]~37_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ & \Inst_Address_Generator|val\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\,
	datab => \Inst_frame_buffer|q[11]~37_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\,
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_frame_buffer|q[11]~38_combout\);

-- Location: M9K_X78_Y16_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y19_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y21_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y16_N14
\Inst_frame_buffer|q[11]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[11]~34_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\) # 
-- ((\Inst_Address_Generator|val\(16))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ & 
-- !\Inst_Address_Generator|val\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\,
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_frame_buffer|q[11]~34_combout\);

-- Location: M9K_X104_Y14_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y16_N28
\Inst_frame_buffer|q[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[11]~35_combout\ = (\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|q[11]~34_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\))) # 
-- (!\Inst_frame_buffer|q[11]~34_combout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\)))) # (!\Inst_Address_Generator|val\(16) & (((\Inst_frame_buffer|q[11]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(16),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\,
	datac => \Inst_frame_buffer|q[11]~34_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\,
	combout => \Inst_frame_buffer|q[11]~35_combout\);

-- Location: M9K_X104_Y37_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y8_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y3_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y16_N18
\Inst_frame_buffer|q[11]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[11]~32_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\) # 
-- ((\Inst_Address_Generator|val\(16))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ & 
-- !\Inst_Address_Generator|val\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\,
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_frame_buffer|q[11]~32_combout\);

-- Location: M9K_X78_Y2_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y16_N12
\Inst_frame_buffer|q[11]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[11]~33_combout\ = (\Inst_frame_buffer|q[11]~32_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\) # ((!\Inst_Address_Generator|val\(16))))) # 
-- (!\Inst_frame_buffer|q[11]~32_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ & \Inst_Address_Generator|val\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\,
	datab => \Inst_frame_buffer|q[11]~32_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\,
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_frame_buffer|q[11]~33_combout\);

-- Location: LCCOMB_X76_Y16_N2
\Inst_frame_buffer|q[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[11]~36_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buffer|q[11]~33_combout\))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buffer|q[11]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buffer|q[11]~35_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_frame_buffer|q[11]~33_combout\,
	combout => \Inst_frame_buffer|q[11]~36_combout\);

-- Location: M9K_X64_Y8_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y41_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y34_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y38_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y27_N20
\Inst_frame_buffer|q[11]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[11]~30_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\) # 
-- (\Inst_Address_Generator|val\(16))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ & 
-- ((!\Inst_Address_Generator|val\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\,
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_frame_buffer|q[11]~30_combout\);

-- Location: LCCOMB_X76_Y16_N24
\Inst_frame_buffer|q[11]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[11]~31_combout\ = (\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|q[11]~30_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\))) # 
-- (!\Inst_frame_buffer|q[11]~30_combout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\)))) # (!\Inst_Address_Generator|val\(16) & (((\Inst_frame_buffer|q[11]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(16),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\,
	datad => \Inst_frame_buffer|q[11]~30_combout\,
	combout => \Inst_frame_buffer|q[11]~31_combout\);

-- Location: LCCOMB_X76_Y16_N8
\Inst_frame_buffer|q[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[11]~39_combout\ = (\Inst_frame_buffer|q[11]~36_combout\ & ((\Inst_frame_buffer|q[11]~38_combout\) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\Inst_frame_buffer|q[11]~36_combout\ & (((\Inst_frame_buffer|q[11]~31_combout\ & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[11]~38_combout\,
	datab => \Inst_frame_buffer|q[11]~36_combout\,
	datac => \Inst_frame_buffer|q[11]~31_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_frame_buffer|q[11]~39_combout\);

-- Location: LCCOMB_X70_Y25_N4
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~9_combout\ = (\Inst_frame_buffer|q[11]~39_combout\ & !\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buffer|q[11]~39_combout\,
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\,
	combout => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~9_combout\);

-- Location: FF_X70_Y25_N5
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(11));

-- Location: LCCOMB_X52_Y68_N22
\Inst_RGB|R[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[3]~3_combout\ = (\Inst_VGA|activeArea~q\ & \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|activeArea~q\,
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(11),
	combout => \Inst_RGB|R[3]~3_combout\);

-- Location: M9K_X78_Y20_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y20_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y16_N30
\Inst_frame_buffer|q[4]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[4]~44_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_frame_buffer|q[4]~44_combout\);

-- Location: M9K_X104_Y10_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y8_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y16_N4
\Inst_frame_buffer|q[4]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[4]~45_combout\ = (\Inst_frame_buffer|q[4]~44_combout\ & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_frame_buffer|q[4]~44_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[4]~44_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\,
	combout => \Inst_frame_buffer|q[4]~45_combout\);

-- Location: M9K_X78_Y37_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y13_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y28_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y33_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X67_Y21_N24
\Inst_frame_buffer|q[4]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[4]~42_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[4]~42_combout\);

-- Location: LCCOMB_X67_Y21_N6
\Inst_frame_buffer|q[4]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[4]~43_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buffer|q[4]~42_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\)) # (!\Inst_frame_buffer|q[4]~42_combout\ & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_frame_buffer|q[4]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\,
	datad => \Inst_frame_buffer|q[4]~42_combout\,
	combout => \Inst_frame_buffer|q[4]~43_combout\);

-- Location: LCCOMB_X76_Y16_N22
\Inst_frame_buffer|q[4]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[4]~46_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|q[4]~43_combout\) # (\Inst_Address_Generator|val\(16))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|q[4]~45_combout\ & ((!\Inst_Address_Generator|val\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buffer|q[4]~45_combout\,
	datac => \Inst_frame_buffer|q[4]~43_combout\,
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_frame_buffer|q[4]~46_combout\);

-- Location: M9K_X37_Y16_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y9_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y16_N26
\Inst_frame_buffer|q[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[4]~40_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_frame_buffer|q[4]~40_combout\);

-- Location: M9K_X64_Y20_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y10_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y16_N0
\Inst_frame_buffer|q[4]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[4]~41_combout\ = (\Inst_frame_buffer|q[4]~40_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\) # 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_frame_buffer|q[4]~40_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[4]~40_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_frame_buffer|q[4]~41_combout\);

-- Location: M9K_X64_Y38_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y7_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y15_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y15_N8
\Inst_frame_buffer|q[4]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[4]~47_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\)) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[4]~47_combout\);

-- Location: M9K_X51_Y38_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y15_N26
\Inst_frame_buffer|q[4]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[4]~48_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|q[4]~47_combout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\))) # (!\Inst_frame_buffer|q[4]~47_combout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\)))) 
-- # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|q[4]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\,
	datac => \Inst_frame_buffer|q[4]~47_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\,
	combout => \Inst_frame_buffer|q[4]~48_combout\);

-- Location: LCCOMB_X76_Y16_N20
\Inst_frame_buffer|q[4]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[4]~49_combout\ = (\Inst_frame_buffer|q[4]~46_combout\ & (((\Inst_frame_buffer|q[4]~48_combout\) # (!\Inst_Address_Generator|val\(16))))) # (!\Inst_frame_buffer|q[4]~46_combout\ & (\Inst_frame_buffer|q[4]~41_combout\ & 
-- ((\Inst_Address_Generator|val\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[4]~46_combout\,
	datab => \Inst_frame_buffer|q[4]~41_combout\,
	datac => \Inst_frame_buffer|q[4]~48_combout\,
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_frame_buffer|q[4]~49_combout\);

-- Location: LCCOMB_X70_Y25_N6
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~10_combout\ = (\Inst_frame_buffer|q[4]~49_combout\) # (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buffer|q[4]~49_combout\,
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\,
	combout => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~10_combout\);

-- Location: FF_X70_Y25_N7
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(4));

-- Location: LCCOMB_X63_Y25_N12
\Inst_RGB|G[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[0]~0_combout\ = (\Inst_VGA|activeArea~q\ & \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|activeArea~q\,
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(4),
	combout => \Inst_RGB|G[0]~0_combout\);

-- Location: IOIBUF_X109_Y0_N8
\ov7670_data[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(0),
	o => \ov7670_data[0]~input_o\);

-- Location: FF_X75_Y19_N19
\Inst_ov7670_capture|latched_d[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	asdata => \ov7670_data[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(0));

-- Location: LCCOMB_X75_Y19_N4
\Inst_ov7670_capture|d_latch[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[0]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|latched_d\(0),
	combout => \Inst_ov7670_capture|d_latch[0]~feeder_combout\);

-- Location: FF_X75_Y19_N5
\Inst_ov7670_capture|d_latch[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[0]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(0));

-- Location: LCCOMB_X75_Y19_N16
\Inst_ov7670_capture|d_latch[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[8]~feeder_combout\ = \Inst_ov7670_capture|d_latch\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|d_latch\(0),
	combout => \Inst_ov7670_capture|d_latch[8]~feeder_combout\);

-- Location: FF_X75_Y19_N17
\Inst_ov7670_capture|d_latch[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[8]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(8));

-- Location: M9K_X78_Y26_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y24_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y27_N30
\Inst_frame_buffer|q[5]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[5]~52_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\) # 
-- ((\Inst_Address_Generator|val\(16))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & 
-- !\Inst_Address_Generator|val\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\,
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_frame_buffer|q[5]~52_combout\);

-- Location: M9K_X78_Y22_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y42_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y27_N4
\Inst_frame_buffer|q[5]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[5]~53_combout\ = (\Inst_frame_buffer|q[5]~52_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\)) # (!\Inst_Address_Generator|val\(16)))) # 
-- (!\Inst_frame_buffer|q[5]~52_combout\ & (\Inst_Address_Generator|val\(16) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[5]~52_combout\,
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\,
	combout => \Inst_frame_buffer|q[5]~53_combout\);

-- Location: M9K_X104_Y31_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y29_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y29_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y31_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y27_N18
\Inst_frame_buffer|q[5]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[5]~54_combout\ = (\Inst_Address_Generator|val\(16) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\,
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\,
	combout => \Inst_frame_buffer|q[5]~54_combout\);

-- Location: LCCOMB_X77_Y27_N24
\Inst_frame_buffer|q[5]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[5]~55_combout\ = (\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|q[5]~54_combout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)) # 
-- (!\Inst_frame_buffer|q[5]~54_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\))))) # (!\Inst_Address_Generator|val\(16) & (((\Inst_frame_buffer|q[5]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\,
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\,
	datad => \Inst_frame_buffer|q[5]~54_combout\,
	combout => \Inst_frame_buffer|q[5]~55_combout\);

-- Location: LCCOMB_X77_Y27_N10
\Inst_frame_buffer|q[5]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[5]~56_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- ((\Inst_frame_buffer|q[5]~53_combout\)))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|q[5]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buffer|q[5]~53_combout\,
	datad => \Inst_frame_buffer|q[5]~55_combout\,
	combout => \Inst_frame_buffer|q[5]~56_combout\);

-- Location: M9K_X104_Y39_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y33_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y22_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y27_N16
\Inst_frame_buffer|q[5]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[5]~57_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\) # 
-- ((\Inst_Address_Generator|val\(16))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ & 
-- !\Inst_Address_Generator|val\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_frame_buffer|q[5]~57_combout\);

-- Location: M9K_X51_Y19_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y27_N6
\Inst_frame_buffer|q[5]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[5]~58_combout\ = (\Inst_frame_buffer|q[5]~57_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\) # ((!\Inst_Address_Generator|val\(16))))) # 
-- (!\Inst_frame_buffer|q[5]~57_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ & \Inst_Address_Generator|val\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\,
	datab => \Inst_frame_buffer|q[5]~57_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\,
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_frame_buffer|q[5]~58_combout\);

-- Location: M9K_X104_Y41_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y27_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y35_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y27_N22
\Inst_frame_buffer|q[5]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[5]~50_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_Address_Generator|val\(16))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_Address_Generator|val\(16) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\)) # 
-- (!\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\,
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_frame_buffer|q[5]~50_combout\);

-- Location: M9K_X78_Y43_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y27_N12
\Inst_frame_buffer|q[5]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[5]~51_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|q[5]~50_combout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\))) # (!\Inst_frame_buffer|q[5]~50_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\)))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|q[5]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buffer|q[5]~50_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\,
	combout => \Inst_frame_buffer|q[5]~51_combout\);

-- Location: LCCOMB_X77_Y27_N0
\Inst_frame_buffer|q[5]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[5]~59_combout\ = (\Inst_frame_buffer|q[5]~56_combout\ & ((\Inst_frame_buffer|q[5]~58_combout\) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\Inst_frame_buffer|q[5]~56_combout\ & (((\Inst_frame_buffer|q[5]~51_combout\ & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[5]~56_combout\,
	datab => \Inst_frame_buffer|q[5]~58_combout\,
	datac => \Inst_frame_buffer|q[5]~51_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_frame_buffer|q[5]~59_combout\);

-- Location: LCCOMB_X63_Y25_N18
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~11_combout\ = (\Inst_frame_buffer|q[5]~59_combout\) # (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buffer|q[5]~59_combout\,
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\,
	combout => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~11_combout\);

-- Location: FF_X63_Y25_N19
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(5));

-- Location: LCCOMB_X63_Y25_N4
\Inst_RGB|G[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[1]~1_combout\ = (\Inst_VGA|activeArea~q\ & \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|activeArea~q\,
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(5),
	combout => \Inst_RGB|G[1]~1_combout\);

-- Location: IOIBUF_X96_Y0_N22
\ov7670_data[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(1),
	o => \ov7670_data[1]~input_o\);

-- Location: FF_X75_Y19_N31
\Inst_ov7670_capture|latched_d[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	asdata => \ov7670_data[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(1));

-- Location: LCCOMB_X75_Y19_N2
\Inst_ov7670_capture|d_latch[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[1]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|latched_d\(1),
	combout => \Inst_ov7670_capture|d_latch[1]~feeder_combout\);

-- Location: FF_X75_Y19_N3
\Inst_ov7670_capture|d_latch[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[1]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(1));

-- Location: LCCOMB_X75_Y19_N6
\Inst_ov7670_capture|d_latch[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[9]~feeder_combout\ = \Inst_ov7670_capture|d_latch\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|d_latch\(1),
	combout => \Inst_ov7670_capture|d_latch[9]~feeder_combout\);

-- Location: FF_X75_Y19_N7
\Inst_ov7670_capture|d_latch[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[9]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(9));

-- Location: M9K_X37_Y23_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y19_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y26_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X67_Y21_N20
\Inst_frame_buffer|q[6]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[6]~62_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\)))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\,
	combout => \Inst_frame_buffer|q[6]~62_combout\);

-- Location: M9K_X37_Y21_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X67_Y21_N2
\Inst_frame_buffer|q[6]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[6]~63_combout\ = (\Inst_frame_buffer|q[6]~62_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_frame_buffer|q[6]~62_combout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\,
	datab => \Inst_frame_buffer|q[6]~62_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[6]~63_combout\);

-- Location: M9K_X51_Y22_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y35_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y28_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y28_N28
\Inst_frame_buffer|q[6]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[6]~64_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[6]~64_combout\);

-- Location: M9K_X64_Y24_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y28_N14
\Inst_frame_buffer|q[6]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[6]~65_combout\ = (\Inst_frame_buffer|q[6]~64_combout\ & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\) # 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_frame_buffer|q[6]~64_combout\ & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\,
	datab => \Inst_frame_buffer|q[6]~64_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[6]~65_combout\);

-- Location: LCCOMB_X63_Y28_N8
\Inst_frame_buffer|q[6]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[6]~66_combout\ = (\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|q[6]~63_combout\) # ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\Inst_Address_Generator|val\(16) & 
-- (((\Inst_frame_buffer|q[6]~65_combout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[6]~63_combout\,
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|q[6]~65_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \Inst_frame_buffer|q[6]~66_combout\);

-- Location: M9K_X78_Y42_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y42_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y32_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y28_N22
\Inst_frame_buffer|q[6]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[6]~67_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[6]~67_combout\);

-- Location: M9K_X51_Y36_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y28_N16
\Inst_frame_buffer|q[6]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[6]~68_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buffer|q[6]~67_combout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\))) # (!\Inst_frame_buffer|q[6]~67_combout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\)))) 
-- # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_frame_buffer|q[6]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buffer|q[6]~67_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\,
	combout => \Inst_frame_buffer|q[6]~68_combout\);

-- Location: M9K_X64_Y31_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y26_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y28_N24
\Inst_frame_buffer|q[6]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[6]~60_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\,
	combout => \Inst_frame_buffer|q[6]~60_combout\);

-- Location: M9K_X64_Y36_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y41_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y28_N30
\Inst_frame_buffer|q[6]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[6]~61_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|q[6]~60_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\)) # (!\Inst_frame_buffer|q[6]~60_combout\ & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|q[6]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buffer|q[6]~60_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\,
	combout => \Inst_frame_buffer|q[6]~61_combout\);

-- Location: LCCOMB_X63_Y28_N18
\Inst_frame_buffer|q[6]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[6]~69_combout\ = (\Inst_frame_buffer|q[6]~66_combout\ & ((\Inst_frame_buffer|q[6]~68_combout\) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\Inst_frame_buffer|q[6]~66_combout\ & (((\Inst_frame_buffer|q[6]~61_combout\ & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[6]~66_combout\,
	datab => \Inst_frame_buffer|q[6]~68_combout\,
	datac => \Inst_frame_buffer|q[6]~61_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \Inst_frame_buffer|q[6]~69_combout\);

-- Location: LCCOMB_X63_Y25_N30
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~12_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\) # (\Inst_frame_buffer|q[6]~69_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\,
	datad => \Inst_frame_buffer|q[6]~69_combout\,
	combout => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~12_combout\);

-- Location: FF_X63_Y25_N31
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(6));

-- Location: LCCOMB_X56_Y62_N26
\Inst_RGB|G[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[2]~2_combout\ = (\Inst_VGA|activeArea~q\ & \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|activeArea~q\,
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(6),
	combout => \Inst_RGB|G[2]~2_combout\);

-- Location: IOIBUF_X102_Y0_N22
\ov7670_data[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(2),
	o => \ov7670_data[2]~input_o\);

-- Location: LCCOMB_X75_Y19_N28
\Inst_ov7670_capture|latched_d[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[2]~feeder_combout\ = \ov7670_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_data[2]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[2]~feeder_combout\);

-- Location: FF_X75_Y19_N29
\Inst_ov7670_capture|latched_d[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_d[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(2));

-- Location: LCCOMB_X75_Y19_N20
\Inst_ov7670_capture|d_latch[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[2]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|latched_d\(2),
	combout => \Inst_ov7670_capture|d_latch[2]~feeder_combout\);

-- Location: FF_X75_Y19_N21
\Inst_ov7670_capture|d_latch[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[2]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(2));

-- Location: LCCOMB_X75_Y19_N0
\Inst_ov7670_capture|d_latch[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[10]~feeder_combout\ = \Inst_ov7670_capture|d_latch\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|d_latch\(2),
	combout => \Inst_ov7670_capture|d_latch[10]~feeder_combout\);

-- Location: FF_X75_Y19_N1
\Inst_ov7670_capture|d_latch[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[10]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(10));

-- Location: M9K_X64_Y32_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y40_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y36_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X75_Y32_N26
\Inst_frame_buffer|q[7]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[7]~70_combout\ = (\Inst_Address_Generator|val\(16) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\)) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(16),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\,
	combout => \Inst_frame_buffer|q[7]~70_combout\);

-- Location: M9K_X78_Y40_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X75_Y32_N20
\Inst_frame_buffer|q[7]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[7]~71_combout\ = (\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|q[7]~70_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\))) # 
-- (!\Inst_frame_buffer|q[7]~70_combout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\)))) # (!\Inst_Address_Generator|val\(16) & (((\Inst_frame_buffer|q[7]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(16),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\,
	datac => \Inst_frame_buffer|q[7]~70_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\,
	combout => \Inst_frame_buffer|q[7]~71_combout\);

-- Location: M9K_X78_Y25_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y23_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y24_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y27_N14
\Inst_frame_buffer|q[7]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[7]~72_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_Address_Generator|val\(16))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_Address_Generator|val\(16) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\)) # 
-- (!\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\,
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_frame_buffer|q[7]~72_combout\);

-- Location: M9K_X78_Y34_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y27_N28
\Inst_frame_buffer|q[7]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[7]~73_combout\ = (\Inst_frame_buffer|q[7]~72_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\Inst_frame_buffer|q[7]~72_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\,
	datab => \Inst_frame_buffer|q[7]~72_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\,
	combout => \Inst_frame_buffer|q[7]~73_combout\);

-- Location: M9K_X51_Y27_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y27_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y27_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y30_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y27_N2
\Inst_frame_buffer|q[7]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[7]~74_combout\ = (\Inst_Address_Generator|val\(16) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\,
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\,
	combout => \Inst_frame_buffer|q[7]~74_combout\);

-- Location: LCCOMB_X77_Y27_N8
\Inst_frame_buffer|q[7]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[7]~75_combout\ = (\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|q[7]~74_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\))) # 
-- (!\Inst_frame_buffer|q[7]~74_combout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\)))) # (!\Inst_Address_Generator|val\(16) & (((\Inst_frame_buffer|q[7]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\,
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\,
	datad => \Inst_frame_buffer|q[7]~74_combout\,
	combout => \Inst_frame_buffer|q[7]~75_combout\);

-- Location: LCCOMB_X77_Y27_N26
\Inst_frame_buffer|q[7]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[7]~76_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buffer|q[7]~73_combout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_frame_buffer|q[7]~75_combout\ & 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[7]~73_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buffer|q[7]~75_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_frame_buffer|q[7]~76_combout\);

-- Location: M9K_X104_Y36_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y20_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y20_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X67_Y20_N24
\Inst_frame_buffer|q[7]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[7]~77_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_Address_Generator|val\(16))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\))) # 
-- (!\Inst_Address_Generator|val\(16) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\,
	combout => \Inst_frame_buffer|q[7]~77_combout\);

-- Location: M9K_X78_Y39_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X75_Y32_N22
\Inst_frame_buffer|q[7]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[7]~78_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|q[7]~77_combout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\))) # (!\Inst_frame_buffer|q[7]~77_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\)))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|q[7]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buffer|q[7]~77_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\,
	combout => \Inst_frame_buffer|q[7]~78_combout\);

-- Location: LCCOMB_X76_Y28_N26
\Inst_frame_buffer|q[7]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[7]~79_combout\ = (\Inst_frame_buffer|q[7]~76_combout\ & (((\Inst_frame_buffer|q[7]~78_combout\) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\Inst_frame_buffer|q[7]~76_combout\ & (\Inst_frame_buffer|q[7]~71_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[7]~71_combout\,
	datab => \Inst_frame_buffer|q[7]~76_combout\,
	datac => \Inst_frame_buffer|q[7]~78_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_frame_buffer|q[7]~79_combout\);

-- Location: LCCOMB_X76_Y28_N28
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~13_combout\ = (\Inst_frame_buffer|q[7]~79_combout\) # (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_frame_buffer|q[7]~79_combout\,
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\,
	combout => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~13_combout\);

-- Location: FF_X76_Y28_N29
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(7));

-- Location: LCCOMB_X52_Y68_N4
\Inst_RGB|G[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[3]~3_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(7) & \Inst_VGA|activeArea~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(7),
	datac => \Inst_VGA|activeArea~q\,
	combout => \Inst_RGB|G[3]~3_combout\);

-- Location: M9K_X64_Y29_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y23_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X67_Y21_N10
\Inst_frame_buffer|q[0]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[0]~84_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\,
	combout => \Inst_frame_buffer|q[0]~84_combout\);

-- Location: M9K_X51_Y21_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y35_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X67_Y21_N12
\Inst_frame_buffer|q[0]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[0]~85_combout\ = (\Inst_frame_buffer|q[0]~84_combout\ & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\) # 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_frame_buffer|q[0]~84_combout\ & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[0]~84_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_frame_buffer|q[0]~85_combout\);

-- Location: M9K_X64_Y37_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y33_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y40_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y28_N20
\Inst_frame_buffer|q[0]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[0]~82_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\)))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\,
	combout => \Inst_frame_buffer|q[0]~82_combout\);

-- Location: M9K_X37_Y25_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y28_N2
\Inst_frame_buffer|q[0]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[0]~83_combout\ = (\Inst_frame_buffer|q[0]~82_combout\ & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\) # 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_frame_buffer|q[0]~82_combout\ & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\,
	datab => \Inst_frame_buffer|q[0]~82_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[0]~83_combout\);

-- Location: LCCOMB_X63_Y28_N12
\Inst_frame_buffer|q[0]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[0]~86_combout\ = (\Inst_Address_Generator|val\(16) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|q[0]~83_combout\))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|q[0]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[0]~85_combout\,
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|q[0]~83_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \Inst_frame_buffer|q[0]~86_combout\);

-- Location: M9K_X78_Y28_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y39_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y28_N10
\Inst_frame_buffer|q[0]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[0]~87_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\,
	combout => \Inst_frame_buffer|q[0]~87_combout\);

-- Location: M9K_X51_Y37_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y35_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y28_N0
\Inst_frame_buffer|q[0]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[0]~88_combout\ = (\Inst_frame_buffer|q[0]~87_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\) # 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_frame_buffer|q[0]~87_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[0]~87_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_frame_buffer|q[0]~88_combout\);

-- Location: M9K_X64_Y28_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y24_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y28_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y28_N4
\Inst_frame_buffer|q[0]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[0]~80_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\)) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	combout => \Inst_frame_buffer|q[0]~80_combout\);

-- Location: M9K_X37_Y22_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y28_N6
\Inst_frame_buffer|q[0]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[0]~81_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|q[0]~80_combout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\))) # (!\Inst_frame_buffer|q[0]~80_combout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\)))) 
-- # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|q[0]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\,
	datac => \Inst_frame_buffer|q[0]~80_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\,
	combout => \Inst_frame_buffer|q[0]~81_combout\);

-- Location: LCCOMB_X63_Y28_N26
\Inst_frame_buffer|q[0]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[0]~89_combout\ = (\Inst_frame_buffer|q[0]~86_combout\ & (((\Inst_frame_buffer|q[0]~88_combout\)) # (!\Inst_Address_Generator|val\(16)))) # (!\Inst_frame_buffer|q[0]~86_combout\ & (\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|q[0]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[0]~86_combout\,
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|q[0]~88_combout\,
	datad => \Inst_frame_buffer|q[0]~81_combout\,
	combout => \Inst_frame_buffer|q[0]~89_combout\);

-- Location: LCCOMB_X63_Y25_N0
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~14_combout\ = (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\ & \Inst_frame_buffer|q[0]~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\,
	datad => \Inst_frame_buffer|q[0]~89_combout\,
	combout => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~14_combout\);

-- Location: FF_X63_Y25_N1
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(0));

-- Location: LCCOMB_X56_Y62_N16
\Inst_RGB|B[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[0]~0_combout\ = (\Inst_VGA|activeArea~q\ & \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|activeArea~q\,
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(0),
	combout => \Inst_RGB|B[0]~0_combout\);

-- Location: M9K_X37_Y3_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y6_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y7_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y4_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y11_N24
\Inst_frame_buffer|q[1]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[1]~92_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\) # 
-- ((\Inst_Address_Generator|val\(16))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_Address_Generator|val\(16) & 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_Address_Generator|val\(16),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\,
	combout => \Inst_frame_buffer|q[1]~92_combout\);

-- Location: LCCOMB_X76_Y11_N26
\Inst_frame_buffer|q[1]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[1]~93_combout\ = (\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|q[1]~92_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\))) # 
-- (!\Inst_frame_buffer|q[1]~92_combout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\)))) # (!\Inst_Address_Generator|val\(16) & (((\Inst_frame_buffer|q[1]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\,
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\,
	datad => \Inst_frame_buffer|q[1]~92_combout\,
	combout => \Inst_frame_buffer|q[1]~93_combout\);

-- Location: M9K_X78_Y30_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y32_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y29_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y31_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X75_Y32_N0
\Inst_frame_buffer|q[1]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[1]~94_combout\ = (\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)))) # (!\Inst_Address_Generator|val\(16) & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(16),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	combout => \Inst_frame_buffer|q[1]~94_combout\);

-- Location: LCCOMB_X75_Y32_N10
\Inst_frame_buffer|q[1]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[1]~95_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|q[1]~94_combout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\))) # (!\Inst_frame_buffer|q[1]~94_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\)))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|q[1]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\,
	datad => \Inst_frame_buffer|q[1]~94_combout\,
	combout => \Inst_frame_buffer|q[1]~95_combout\);

-- Location: LCCOMB_X76_Y11_N0
\Inst_frame_buffer|q[1]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[1]~96_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- ((\Inst_frame_buffer|q[1]~93_combout\)))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|q[1]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buffer|q[1]~93_combout\,
	datad => \Inst_frame_buffer|q[1]~95_combout\,
	combout => \Inst_frame_buffer|q[1]~96_combout\);

-- Location: M9K_X104_Y12_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y13_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y6_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y15_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y11_N4
\Inst_frame_buffer|q[1]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[1]~90_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_Address_Generator|val\(16))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\))) # 
-- (!\Inst_Address_Generator|val\(16) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_Address_Generator|val\(16),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\,
	combout => \Inst_frame_buffer|q[1]~90_combout\);

-- Location: LCCOMB_X76_Y11_N2
\Inst_frame_buffer|q[1]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[1]~91_combout\ = (\Inst_frame_buffer|q[1]~90_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\Inst_frame_buffer|q[1]~90_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\,
	datac => \Inst_frame_buffer|q[1]~90_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \Inst_frame_buffer|q[1]~91_combout\);

-- Location: M9K_X78_Y3_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y9_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y11_N22
\Inst_frame_buffer|q[1]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[1]~97_combout\ = (\Inst_Address_Generator|val\(16) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\,
	datac => \Inst_Address_Generator|val\(16),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \Inst_frame_buffer|q[1]~97_combout\);

-- Location: M9K_X104_Y11_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y17_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y11_N16
\Inst_frame_buffer|q[1]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[1]~98_combout\ = (\Inst_frame_buffer|q[1]~97_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\)) # (!\Inst_Address_Generator|val\(16)))) # 
-- (!\Inst_frame_buffer|q[1]~97_combout\ & (\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[1]~97_combout\,
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\,
	combout => \Inst_frame_buffer|q[1]~98_combout\);

-- Location: LCCOMB_X76_Y11_N10
\Inst_frame_buffer|q[1]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[1]~99_combout\ = (\Inst_frame_buffer|q[1]~96_combout\ & (((\Inst_frame_buffer|q[1]~98_combout\)) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # 
-- (!\Inst_frame_buffer|q[1]~96_combout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|q[1]~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[1]~96_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buffer|q[1]~91_combout\,
	datad => \Inst_frame_buffer|q[1]~98_combout\,
	combout => \Inst_frame_buffer|q[1]~99_combout\);

-- Location: LCCOMB_X75_Y32_N24
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~15_combout\ = (\Inst_frame_buffer|q[1]~99_combout\ & !\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buffer|q[1]~99_combout\,
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\,
	combout => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~15_combout\);

-- Location: FF_X75_Y32_N25
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(1));

-- Location: LCCOMB_X52_Y68_N2
\Inst_RGB|B[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[1]~1_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(1) & \Inst_VGA|activeArea~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(1),
	datac => \Inst_VGA|activeArea~q\,
	combout => \Inst_RGB|B[1]~1_combout\);

-- Location: IOIBUF_X96_Y0_N15
\ov7670_data[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(3),
	o => \ov7670_data[3]~input_o\);

-- Location: LCCOMB_X75_Y19_N10
\Inst_ov7670_capture|latched_d[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[3]~feeder_combout\ = \ov7670_data[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_data[3]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[3]~feeder_combout\);

-- Location: FF_X75_Y19_N11
\Inst_ov7670_capture|latched_d[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_d[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(3));

-- Location: LCCOMB_X75_Y19_N14
\Inst_ov7670_capture|d_latch[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[3]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|latched_d\(3),
	combout => \Inst_ov7670_capture|d_latch[3]~feeder_combout\);

-- Location: FF_X75_Y19_N15
\Inst_ov7670_capture|d_latch[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[3]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(3));

-- Location: M9K_X104_Y21_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y23_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y26_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y24_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X67_Y21_N26
\Inst_frame_buffer|q[2]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[2]~100_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\,
	combout => \Inst_frame_buffer|q[2]~100_combout\);

-- Location: LCCOMB_X67_Y21_N4
\Inst_frame_buffer|q[2]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[2]~101_combout\ = (\Inst_frame_buffer|q[2]~100_combout\ & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_frame_buffer|q[2]~100_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\,
	datac => \Inst_frame_buffer|q[2]~100_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_frame_buffer|q[2]~101_combout\);

-- Location: M9K_X51_Y13_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y18_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y26_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y25_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X67_Y21_N14
\Inst_frame_buffer|q[2]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[2]~107_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[2]~107_combout\);

-- Location: LCCOMB_X67_Y21_N28
\Inst_frame_buffer|q[2]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[2]~108_combout\ = (\Inst_frame_buffer|q[2]~107_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_frame_buffer|q[2]~107_combout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\,
	datac => \Inst_frame_buffer|q[2]~107_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[2]~108_combout\);

-- Location: M9K_X104_Y17_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y13_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y25_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X67_Y21_N0
\Inst_frame_buffer|q[2]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[2]~104_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[2]~104_combout\);

-- Location: M9K_X64_Y22_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X67_Y21_N18
\Inst_frame_buffer|q[2]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[2]~105_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buffer|q[2]~104_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\)) # (!\Inst_frame_buffer|q[2]~104_combout\ & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_frame_buffer|q[2]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buffer|q[2]~104_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\,
	combout => \Inst_frame_buffer|q[2]~105_combout\);

-- Location: M9K_X64_Y17_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y25_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X67_Y21_N30
\Inst_frame_buffer|q[2]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[2]~102_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[2]~102_combout\);

-- Location: M9K_X64_Y21_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y23_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X67_Y21_N16
\Inst_frame_buffer|q[2]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[2]~103_combout\ = (\Inst_frame_buffer|q[2]~102_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\) # 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_frame_buffer|q[2]~102_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[2]~102_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_frame_buffer|q[2]~103_combout\);

-- Location: LCCOMB_X67_Y21_N8
\Inst_frame_buffer|q[2]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[2]~106_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_Address_Generator|val\(16))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|q[2]~103_combout\))) # (!\Inst_Address_Generator|val\(16) & (\Inst_frame_buffer|q[2]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buffer|q[2]~105_combout\,
	datac => \Inst_frame_buffer|q[2]~103_combout\,
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_frame_buffer|q[2]~106_combout\);

-- Location: LCCOMB_X67_Y21_N22
\Inst_frame_buffer|q[2]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[2]~109_combout\ = (\Inst_frame_buffer|q[2]~106_combout\ & (((\Inst_frame_buffer|q[2]~108_combout\) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\Inst_frame_buffer|q[2]~106_combout\ & (\Inst_frame_buffer|q[2]~101_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[2]~101_combout\,
	datab => \Inst_frame_buffer|q[2]~108_combout\,
	datac => \Inst_frame_buffer|q[2]~106_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \Inst_frame_buffer|q[2]~109_combout\);

-- Location: LCCOMB_X75_Y32_N2
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~16_combout\ = (\Inst_frame_buffer|q[2]~109_combout\ & !\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buffer|q[2]~109_combout\,
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\,
	combout => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~16_combout\);

-- Location: FF_X75_Y32_N3
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(2));

-- Location: LCCOMB_X52_Y68_N12
\Inst_RGB|B[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[2]~2_combout\ = (\Inst_VGA|activeArea~q\ & \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|activeArea~q\,
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(2),
	combout => \Inst_RGB|B[2]~2_combout\);

-- Location: M9K_X51_Y11_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y9_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y4_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y2_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y11_N18
\Inst_frame_buffer|q[3]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[3]~117_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_Address_Generator|val\(16))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_Address_Generator|val\(16) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\)) # 
-- (!\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_Address_Generator|val\(16),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\,
	combout => \Inst_frame_buffer|q[3]~117_combout\);

-- Location: LCCOMB_X76_Y11_N20
\Inst_frame_buffer|q[3]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[3]~118_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|q[3]~117_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\)) # (!\Inst_frame_buffer|q[3]~117_combout\ & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|q[3]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\,
	datad => \Inst_frame_buffer|q[3]~117_combout\,
	combout => \Inst_frame_buffer|q[3]~118_combout\);

-- Location: M9K_X78_Y4_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y11_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y11_N12
\Inst_frame_buffer|q[3]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[3]~110_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_Address_Generator|val\(16)) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\)))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ & (!\Inst_Address_Generator|val\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_Address_Generator|val\(16),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\,
	combout => \Inst_frame_buffer|q[3]~110_combout\);

-- Location: M9K_X78_Y12_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y5_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y11_N6
\Inst_frame_buffer|q[3]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[3]~111_combout\ = (\Inst_frame_buffer|q[3]~110_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\)) # (!\Inst_Address_Generator|val\(16)))) # 
-- (!\Inst_frame_buffer|q[3]~110_combout\ & (\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[3]~110_combout\,
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\,
	combout => \Inst_frame_buffer|q[3]~111_combout\);

-- Location: M9K_X78_Y19_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y18_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y18_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X70_Y18_N18
\Inst_frame_buffer|q[3]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[3]~114_combout\ = (\Inst_Address_Generator|val\(16) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(16),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\,
	combout => \Inst_frame_buffer|q[3]~114_combout\);

-- Location: M9K_X37_Y18_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X70_Y18_N0
\Inst_frame_buffer|q[3]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[3]~115_combout\ = (\Inst_frame_buffer|q[3]~114_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\) # ((!\Inst_Address_Generator|val\(16))))) # 
-- (!\Inst_frame_buffer|q[3]~114_combout\ & (((\Inst_Address_Generator|val\(16) & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\,
	datab => \Inst_frame_buffer|q[3]~114_combout\,
	datac => \Inst_Address_Generator|val\(16),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\,
	combout => \Inst_frame_buffer|q[3]~115_combout\);

-- Location: M9K_X104_Y7_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y5_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y1_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y1_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y11_N8
\Inst_frame_buffer|q[3]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[3]~112_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_Address_Generator|val\(16))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_Address_Generator|val\(16) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\)) # 
-- (!\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_Address_Generator|val\(16),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\,
	combout => \Inst_frame_buffer|q[3]~112_combout\);

-- Location: LCCOMB_X76_Y11_N14
\Inst_frame_buffer|q[3]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[3]~113_combout\ = (\Inst_frame_buffer|q[3]~112_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\) # 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\Inst_frame_buffer|q[3]~112_combout\ & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\,
	datac => \Inst_frame_buffer|q[3]~112_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \Inst_frame_buffer|q[3]~113_combout\);

-- Location: LCCOMB_X76_Y11_N28
\Inst_frame_buffer|q[3]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[3]~116_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- (\Inst_frame_buffer|q[3]~113_combout\)))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buffer|q[3]~115_combout\ & 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[3]~115_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|q[3]~113_combout\,
	combout => \Inst_frame_buffer|q[3]~116_combout\);

-- Location: LCCOMB_X76_Y11_N30
\Inst_frame_buffer|q[3]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|q[3]~119_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|q[3]~116_combout\ & (\Inst_frame_buffer|q[3]~118_combout\)) # (!\Inst_frame_buffer|q[3]~116_combout\ 
-- & ((\Inst_frame_buffer|q[3]~111_combout\))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|q[3]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[3]~118_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buffer|q[3]~111_combout\,
	datad => \Inst_frame_buffer|q[3]~116_combout\,
	combout => \Inst_frame_buffer|q[3]~119_combout\);

-- Location: LCCOMB_X75_Y32_N4
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~17_combout\ = (\Inst_frame_buffer|q[3]~119_combout\ & !\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|q[3]~119_combout\,
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~5_combout\,
	combout => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~17_combout\);

-- Location: FF_X75_Y32_N5
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(3));

-- Location: LCCOMB_X52_Y68_N10
\Inst_RGB|B[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[3]~3_combout\ = (\Inst_VGA|activeArea~q\ & \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|activeArea~q\,
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|pixel\(3),
	combout => \Inst_RGB|B[3]~3_combout\);

-- Location: LCCOMB_X56_Y62_N30
\Inst_VGA|Nblank~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Nblank~0_combout\ = (\Inst_VGA|Vcnt\(9) & (((!\Inst_VGA|Hcnt\(8) & !\Inst_VGA|Hcnt\(7))) # (!\Inst_VGA|Hcnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(8),
	datab => \Inst_VGA|Hcnt\(9),
	datac => \Inst_VGA|Vcnt\(9),
	datad => \Inst_VGA|Hcnt\(7),
	combout => \Inst_VGA|Nblank~0_combout\);

-- Location: LCCOMB_X56_Y62_N8
\Inst_VGA|Nblank~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Nblank~1_combout\ = (\Inst_VGA|Nblank~0_combout\ & ((!\Inst_VGA|Vcnt\(8)) # (!\Inst_VGA|process_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|process_2~0_combout\,
	datac => \Inst_VGA|Nblank~0_combout\,
	datad => \Inst_VGA|Vcnt\(8),
	combout => \Inst_VGA|Nblank~1_combout\);

-- Location: LCCOMB_X65_Y1_N28
\Inst_ov7670_controller|sys_clk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|sys_clk~0_combout\ = !\Inst_ov7670_controller|sys_clk~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|sys_clk~q\,
	combout => \Inst_ov7670_controller|sys_clk~0_combout\);

-- Location: FF_X65_Y1_N29
\Inst_ov7670_controller|sys_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|sys_clk~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|sys_clk~q\);

-- Location: LCCOMB_X81_Y41_N22
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1)) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\);

-- Location: LCCOMB_X81_Y41_N24
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1)) # ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0)) # ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\);

-- Location: LCCOMB_X81_Y41_N8
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & (((!\Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29))) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & (((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29)) # (\Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\);

-- Location: LCCOMB_X81_Y41_N26
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) $ 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\);

-- Location: LCCOMB_X81_Y41_N12
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~4_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) $ 
-- (\Inst_ov7670_controller|Inst_i2c_sender|divider\(6))))) # (!\Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(7)) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(6)) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(7),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|divider\(6),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~4_combout\);

-- Location: LCCOMB_X82_Y41_N8
\Inst_ov7670_controller|Inst_i2c_sender|sioc~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|sioc~feeder_combout\ = \Inst_ov7670_controller|Inst_i2c_sender|Mux2~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~4_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|sioc~feeder_combout\);

-- Location: FF_X82_Y41_N9
\Inst_ov7670_controller|Inst_i2c_sender|sioc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|sioc~feeder_combout\,
	asdata => VCC,
	sload => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|sioc~q\);

-- Location: LCCOMB_X79_Y20_N26
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~3_combout\ = (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(16) & (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(13) 
-- & (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(11) & \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(16),
	datab => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(13),
	datac => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(11),
	datad => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(8),
	combout => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~3_combout\);

-- Location: LCCOMB_X79_Y20_N24
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~2_combout\ = (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(7) & (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(9) & 
-- (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(10) & \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(7),
	datab => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(9),
	datac => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(10),
	datad => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(6),
	combout => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~2_combout\);

-- Location: LCCOMB_X79_Y20_N16
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~4_combout\ = (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(2) & (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(1) & 
-- (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(0) & \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(2),
	datab => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(1),
	datac => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(0),
	datad => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(3),
	combout => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~4_combout\);

-- Location: LCCOMB_X79_Y20_N30
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~1_combout\ = (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(4) & \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|temp_address\(4),
	datad => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~0_combout\,
	combout => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~1_combout\);

-- Location: LCCOMB_X80_Y20_N24
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~5_combout\ = (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~3_combout\ & (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~2_combout\ 
-- & (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~4_combout\ & \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~3_combout\,
	datab => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~2_combout\,
	datac => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~4_combout\,
	datad => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~1_combout\,
	combout => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~5_combout\);

-- Location: LCCOMB_X79_Y20_N4
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter[1]~1_combout\ = (\kleur_herkenning~q\ & ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter\(1)) # 
-- ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter\(0) & \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter\(0),
	datab => \kleur_herkenning~q\,
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter\(1),
	datad => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~5_combout\,
	combout => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter[1]~1_combout\);

-- Location: FF_X79_Y20_N5
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter\(1));

-- Location: LCCOMB_X79_Y20_N6
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter[0]~0_combout\ = (\kleur_herkenning~q\ & (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter\(0) $ 
-- (((!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter\(1) & \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kleur_herkenning~q\,
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter\(1),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter\(0),
	datad => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~5_combout\,
	combout => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter[0]~0_combout\);

-- Location: FF_X79_Y20_N7
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter\(0));

-- Location: LCCOMB_X79_Y20_N14
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]~0_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter\(0) & (\kleur_herkenning~q\ & 
-- (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter\(1) & \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter\(0),
	datab => \kleur_herkenning~q\,
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|frameCounter\(1),
	datad => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~4_combout\,
	combout => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]~0_combout\);

-- Location: LCCOMB_X79_Y20_N12
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]~1_combout\ = (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~3_combout\ & 
-- (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~2_combout\ & (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]~0_combout\ & 
-- \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~3_combout\,
	datab => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~2_combout\,
	datac => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]~0_combout\,
	datad => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|Equal0~1_combout\,
	combout => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]~1_combout\);

-- Location: FF_X75_Y32_N13
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_frame_buffer|q[0]~89_combout\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(0));

-- Location: FF_X75_Y32_N9
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_frame_buffer|q[3]~119_combout\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3));

-- Location: FF_X75_Y32_N15
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_frame_buffer|q[2]~109_combout\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(2));

-- Location: FF_X75_Y32_N19
\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_frame_buffer|q[1]~99_combout\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1));

-- Location: LCCOMB_X75_Y32_N6
\Inst_segment|hex1[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex1[0]~0_combout\ = (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(0) & (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(2) & 
-- (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3) $ (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1))))) # (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(0) & 
-- (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(2) & ((\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1)) # (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(0),
	datab => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3),
	datac => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(2),
	datad => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1),
	combout => \Inst_segment|hex1[0]~0_combout\);

-- Location: LCCOMB_X75_Y32_N28
\Inst_segment|hex1[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex1[1]~1_combout\ = (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(2) & ((\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(0) & 
-- (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3) $ (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1)))) # (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(0) & 
-- (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3) & \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(0),
	datab => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3),
	datac => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(2),
	datad => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1),
	combout => \Inst_segment|hex1[1]~1_combout\);

-- Location: LCCOMB_X75_Y32_N30
\Inst_segment|hex1[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex1[2]~2_combout\ = (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(0)) # ((\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3) & 
-- ((\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1)) # (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(2)))) # (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3) & 
-- ((\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(2)) # (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(0),
	datab => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3),
	datac => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(2),
	datad => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1),
	combout => \Inst_segment|hex1[2]~2_combout\);

-- Location: LCCOMB_X75_Y32_N16
\Inst_segment|hex1[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex1[3]~3_combout\ = (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(0) & (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(2) $ 
-- (((\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3)) # (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1)))))) # (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(0) & 
-- (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(2) & (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3) $ (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(0),
	datab => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3),
	datac => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(2),
	datad => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1),
	combout => \Inst_segment|hex1[3]~3_combout\);

-- Location: LCCOMB_X75_Y32_N18
\Inst_segment|hex1[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex1[4]~4_combout\ = (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(0)) # ((\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(2) & 
-- (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3) $ (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3),
	datab => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(2),
	datac => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1),
	datad => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(0),
	combout => \Inst_segment|hex1[4]~4_combout\);

-- Location: LCCOMB_X75_Y32_N8
\Inst_segment|hex1[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex1[5]~5_combout\ = (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(2) & ((\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3) & 
-- ((!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1)))) # (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3) & (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(0) & 
-- \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1))))) # (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(2) & ((\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(0) & 
-- ((\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1)) # (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3)))) # (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(0) & 
-- (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3) & \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(0),
	datab => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(2),
	datac => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3),
	datad => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1),
	combout => \Inst_segment|hex1[5]~5_combout\);

-- Location: LCCOMB_X75_Y32_N12
\Inst_segment|hex1[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex1[6]~6_combout\ = (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(2) & ((\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3)) # 
-- ((!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1)) # (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(0))))) # (!\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(2) & 
-- (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3) $ (((\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3),
	datab => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(2),
	datac => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(0),
	datad => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1),
	combout => \Inst_segment|hex1[6]~6_combout\);

-- Location: LCCOMB_X75_Y32_N14
\Inst_segment|hex2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex2~0_combout\ = (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3) & ((\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(2)) # 
-- (\Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(3),
	datac => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(2),
	datad => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour\(1),
	combout => \Inst_segment|hex2~0_combout\);

-- Location: FF_X79_Y16_N9
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_frame_buffer|q[6]~69_combout\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6));

-- Location: LCCOMB_X79_Y16_N6
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour[7]~feeder_combout\ = \Inst_frame_buffer|q[7]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_frame_buffer|q[7]~79_combout\,
	combout => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour[7]~feeder_combout\);

-- Location: FF_X79_Y16_N7
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour[7]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7));

-- Location: FF_X79_Y16_N27
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_frame_buffer|q[4]~49_combout\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4));

-- Location: LCCOMB_X79_Y16_N20
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour[5]~feeder_combout\ = \Inst_frame_buffer|q[5]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_frame_buffer|q[5]~59_combout\,
	combout => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour[5]~feeder_combout\);

-- Location: FF_X79_Y16_N21
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour[5]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5));

-- Location: LCCOMB_X80_Y16_N28
\Inst_segment|hex3[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex3[0]~0_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6) & (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4) & 
-- ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5)) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7))))) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6) & 
-- (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4) & (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7) $ (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6),
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5),
	combout => \Inst_segment|hex3[0]~0_combout\);

-- Location: LCCOMB_X80_Y16_N2
\Inst_segment|hex3[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex3[1]~1_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6) & ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7) & 
-- (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4) & \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5))) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7) & 
-- (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4) $ (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6),
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5),
	combout => \Inst_segment|hex3[1]~1_combout\);

-- Location: LCCOMB_X80_Y16_N12
\Inst_segment|hex3[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex3[2]~2_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4)) # ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6) & 
-- ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5)) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7)))) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6) & 
-- ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7)) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6),
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5),
	combout => \Inst_segment|hex3[2]~2_combout\);

-- Location: LCCOMB_X80_Y16_N6
\Inst_segment|hex3[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex3[3]~3_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4) & (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6) $ 
-- (((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7)) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5)))))) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4) & 
-- (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6) & (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7) $ (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6),
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5),
	combout => \Inst_segment|hex3[3]~3_combout\);

-- Location: LCCOMB_X80_Y16_N16
\Inst_segment|hex3[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex3[4]~4_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4)) # ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6) & 
-- (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7) $ (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6),
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5),
	combout => \Inst_segment|hex3[4]~4_combout\);

-- Location: LCCOMB_X80_Y16_N10
\Inst_segment|hex3[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex3[5]~5_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6) & ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7) & 
-- ((!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5)))) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7) & (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4) & 
-- \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5))))) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6) & ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7) & 
-- (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4) & \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5))) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7) & 
-- ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4)) # (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6),
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5),
	combout => \Inst_segment|hex3[5]~5_combout\);

-- Location: LCCOMB_X80_Y16_N0
\Inst_segment|hex3[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex3[6]~6_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6) & ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7)) # 
-- ((!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5)) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4))))) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6) & 
-- (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7) $ (((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6),
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5),
	combout => \Inst_segment|hex3[6]~6_combout\);

-- Location: LCCOMB_X80_Y16_N14
\Inst_segment|hex4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex4~0_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7) & ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6)) # 
-- (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5),
	combout => \Inst_segment|hex4~0_combout\);

-- Location: FF_X79_Y16_N13
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_frame_buffer|q[9]~19_combout\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9));

-- Location: FF_X79_Y16_N15
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_frame_buffer|q[8]~9_combout\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8));

-- Location: FF_X79_Y16_N31
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_frame_buffer|q[11]~39_combout\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11));

-- Location: FF_X79_Y16_N5
\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_frame_buffer|q[10]~29_combout\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|gen:49:Inst_Colour_Recognition|colour[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10));

-- Location: LCCOMB_X79_Y16_N16
\Inst_segment|hex5[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex5[0]~0_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8) & (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10) & 
-- (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9) $ (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11))))) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8) & 
-- (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10) & ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9)) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9),
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10),
	combout => \Inst_segment|hex5[0]~0_combout\);

-- Location: LCCOMB_X80_Y16_N8
\Inst_segment|hex5[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex5[1]~1_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10) & ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9) & 
-- (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11) $ (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8)))) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9) & 
-- (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11) & \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9),
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8),
	combout => \Inst_segment|hex5[1]~1_combout\);

-- Location: LCCOMB_X79_Y16_N22
\Inst_segment|hex5[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex5[2]~2_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8)) # ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9) & 
-- ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11)) # (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10)))) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9) & 
-- ((!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10)) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9),
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10),
	combout => \Inst_segment|hex5[2]~2_combout\);

-- Location: LCCOMB_X79_Y16_N28
\Inst_segment|hex5[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex5[3]~3_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8) & (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10) $ 
-- (((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11)) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9)))))) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8) & 
-- (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10) & (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9) $ (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9),
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10),
	combout => \Inst_segment|hex5[3]~3_combout\);

-- Location: LCCOMB_X79_Y16_N18
\Inst_segment|hex5[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex5[4]~4_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8)) # ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10) & 
-- (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9) $ (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9),
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10),
	combout => \Inst_segment|hex5[4]~4_combout\);

-- Location: LCCOMB_X79_Y16_N24
\Inst_segment|hex5[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex5[5]~5_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9) & ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8) & 
-- ((!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10)) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11)))) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8) & 
-- (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11) & !\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10))))) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9) & 
-- ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11) & ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10)))) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11) & 
-- (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8) & !\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9),
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10),
	combout => \Inst_segment|hex5[5]~5_combout\);

-- Location: LCCOMB_X79_Y16_N10
\Inst_segment|hex5[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex5[6]~6_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10) & (((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11)) # 
-- (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8))) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9)))) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10) & 
-- (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9) $ (((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9),
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10),
	combout => \Inst_segment|hex5[6]~6_combout\);

-- Location: LCCOMB_X79_Y16_N4
\Inst_segment|hex6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_segment|hex6~0_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11) & ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10)) # 
-- (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9),
	combout => \Inst_segment|hex6~0_combout\);

-- Location: LCCOMB_X79_Y16_N14
\Inst_Colour_Recognition_register|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|LessThan3~0_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11)) # ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10) & 
-- (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8) & \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11),
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9),
	combout => \Inst_Colour_Recognition_register|LessThan3~0_combout\);

-- Location: LCCOMB_X79_Y16_N8
\Inst_Colour_Recognition_register|vakInhoud_main~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vakInhoud_main~0_combout\ = (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7) & (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6) & 
-- (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4) $ (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7),
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5),
	combout => \Inst_Colour_Recognition_register|vakInhoud_main~0_combout\);

-- Location: LCCOMB_X80_Y16_N30
\Inst_Colour_Recognition_register|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|process_0~1_combout\ = (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6) & (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7) & 
-- (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10) & !\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6),
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11),
	combout => \Inst_Colour_Recognition_register|process_0~1_combout\);

-- Location: LCCOMB_X80_Y16_N24
\Inst_Colour_Recognition_register|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|process_0~0_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4) & (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5) & 
-- ((!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8)) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9))))) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4) & 
-- (((!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8)) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4),
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8),
	combout => \Inst_Colour_Recognition_register|process_0~0_combout\);

-- Location: LCCOMB_X80_Y16_N22
\Inst_Colour_Recognition_register|vakInhoud_main~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vakInhoud_main~1_combout\ = (\Inst_Colour_Recognition_register|LessThan3~0_combout\ & (\Inst_Colour_Recognition_register|vakInhoud_main~0_combout\ & ((!\Inst_Colour_Recognition_register|process_0~0_combout\) # 
-- (!\Inst_Colour_Recognition_register|process_0~1_combout\)))) # (!\Inst_Colour_Recognition_register|LessThan3~0_combout\ & (((!\Inst_Colour_Recognition_register|process_0~0_combout\) # (!\Inst_Colour_Recognition_register|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|LessThan3~0_combout\,
	datab => \Inst_Colour_Recognition_register|vakInhoud_main~0_combout\,
	datac => \Inst_Colour_Recognition_register|process_0~1_combout\,
	datad => \Inst_Colour_Recognition_register|process_0~0_combout\,
	combout => \Inst_Colour_Recognition_register|vakInhoud_main~1_combout\);

-- Location: FF_X80_Y16_N23
\Inst_Colour_Recognition_register|vakInhoud_main[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vakInhoud_main~1_combout\,
	ena => \kleur_herkenning~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\);

-- Location: LCCOMB_X75_Y69_N8
\Inst_Colour_Recognition_register|vak_1[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_1[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_1[2]~feeder_combout\);

-- Location: LCCOMB_X114_Y34_N20
\Inst_Colour_Recognition_register|activeSend~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|activeSend~0_combout\ = (\kleur_herkenning~q\) # (\Inst_Colour_Recognition_register|activeSend~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \kleur_herkenning~q\,
	datac => \Inst_Colour_Recognition_register|activeSend~q\,
	combout => \Inst_Colour_Recognition_register|activeSend~0_combout\);

-- Location: FF_X114_Y34_N21
\Inst_Colour_Recognition_register|activeSend\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|activeSend~0_combout\,
	sclr => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|activeSend~q\);

-- Location: FF_X75_Y69_N9
\Inst_Colour_Recognition_register|vak_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_1[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_1\(2));

-- Location: LCCOMB_X79_Y16_N26
\Inst_Colour_Recognition_register|LessThan5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|LessThan5~0_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6) & \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5),
	combout => \Inst_Colour_Recognition_register|LessThan5~0_combout\);

-- Location: LCCOMB_X79_Y16_N12
\Inst_Colour_Recognition_register|vakInhoud_main~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vakInhoud_main~3_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9)) # ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8) & 
-- ((\Inst_Colour_Recognition_register|LessThan5~0_combout\) # (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|LessThan5~0_combout\,
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7),
	combout => \Inst_Colour_Recognition_register|vakInhoud_main~3_combout\);

-- Location: LCCOMB_X80_Y16_N20
\Inst_Colour_Recognition_register|vakInhoud_main~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vakInhoud_main~2_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6) & (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7) & 
-- (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4) & \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6),
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5),
	combout => \Inst_Colour_Recognition_register|vakInhoud_main~2_combout\);

-- Location: LCCOMB_X80_Y16_N4
\Inst_Colour_Recognition_register|vakInhoud_main~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vakInhoud_main~4_combout\ = (\Inst_Colour_Recognition_register|vakInhoud_main~2_combout\) # ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11)) # 
-- ((\Inst_Colour_Recognition_register|vakInhoud_main~3_combout\ & \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|vakInhoud_main~3_combout\,
	datab => \Inst_Colour_Recognition_register|vakInhoud_main~2_combout\,
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11),
	combout => \Inst_Colour_Recognition_register|vakInhoud_main~4_combout\);

-- Location: FF_X80_Y16_N5
\Inst_Colour_Recognition_register|vakInhoud_main[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vakInhoud_main~4_combout\,
	ena => \kleur_herkenning~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\);

-- Location: FF_X62_Y69_N9
\Inst_Colour_Recognition_register|vak_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_1\(1));

-- Location: LCCOMB_X79_Y16_N30
\Inst_Colour_Recognition_register|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|process_0~3_combout\ = (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11) & (((!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9) & 
-- !\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8))) # (!\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(9),
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(8),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(11),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(10),
	combout => \Inst_Colour_Recognition_register|process_0~3_combout\);

-- Location: LCCOMB_X79_Y16_N2
\Inst_Colour_Recognition_register|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|process_0~4_combout\ = (\Inst_Colour_Recognition_register|process_0~3_combout\ & ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7)) # 
-- ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4) & \Inst_Colour_Recognition_register|LessThan5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|process_0~3_combout\,
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4),
	datac => \Inst_Colour_Recognition_register|LessThan5~0_combout\,
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7),
	combout => \Inst_Colour_Recognition_register|process_0~4_combout\);

-- Location: LCCOMB_X80_Y16_N18
\Inst_Colour_Recognition_register|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|process_0~2_combout\ = (\Inst_Colour_Recognition_register|process_0~1_combout\ & \Inst_Colour_Recognition_register|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Colour_Recognition_register|process_0~1_combout\,
	datad => \Inst_Colour_Recognition_register|process_0~0_combout\,
	combout => \Inst_Colour_Recognition_register|process_0~2_combout\);

-- Location: LCCOMB_X79_Y16_N0
\Inst_Colour_Recognition_register|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|LessThan2~0_combout\ = (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7)) # ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6) & 
-- ((\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4)) # (\Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(7),
	datab => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(4),
	datac => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(6),
	datad => \Inst_Colour_Recognition_register|gen:0:Inst_Colour_Recognition|colour\(5),
	combout => \Inst_Colour_Recognition_register|LessThan2~0_combout\);

-- Location: LCCOMB_X80_Y16_N26
\Inst_Colour_Recognition_register|vakInhoud_main~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vakInhoud_main~5_combout\ = (\Inst_Colour_Recognition_register|process_0~2_combout\) # ((\Inst_Colour_Recognition_register|LessThan3~0_combout\ & ((\Inst_Colour_Recognition_register|LessThan2~0_combout\))) # 
-- (!\Inst_Colour_Recognition_register|LessThan3~0_combout\ & (!\Inst_Colour_Recognition_register|process_0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Colour_Recognition_register|process_0~4_combout\,
	datab => \Inst_Colour_Recognition_register|process_0~2_combout\,
	datac => \Inst_Colour_Recognition_register|LessThan2~0_combout\,
	datad => \Inst_Colour_Recognition_register|LessThan3~0_combout\,
	combout => \Inst_Colour_Recognition_register|vakInhoud_main~5_combout\);

-- Location: FF_X80_Y16_N27
\Inst_Colour_Recognition_register|vakInhoud_main[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vakInhoud_main~5_combout\,
	ena => \kleur_herkenning~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\);

-- Location: LCCOMB_X53_Y1_N16
\Inst_Colour_Recognition_register|vak_1[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_1[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_1[0]~feeder_combout\);

-- Location: FF_X53_Y1_N17
\Inst_Colour_Recognition_register|vak_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_1[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_1\(0));

-- Location: LCCOMB_X114_Y55_N4
\Inst_Colour_Recognition_register|vak_2[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_2[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_2[0]~feeder_combout\);

-- Location: FF_X114_Y55_N5
\Inst_Colour_Recognition_register|vak_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_2[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_2\(0));

-- Location: FF_X114_Y24_N9
\Inst_Colour_Recognition_register|vak_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_2\(1));

-- Location: LCCOMB_X75_Y69_N2
\Inst_Colour_Recognition_register|vak_2[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_2[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_2[2]~feeder_combout\);

-- Location: FF_X75_Y69_N3
\Inst_Colour_Recognition_register|vak_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_2[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_2\(2));

-- Location: LCCOMB_X53_Y1_N22
\Inst_Colour_Recognition_register|vak_3[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_3[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_3[0]~feeder_combout\);

-- Location: FF_X53_Y1_N23
\Inst_Colour_Recognition_register|vak_3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_3[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_3\(0));

-- Location: LCCOMB_X114_Y45_N0
\Inst_Colour_Recognition_register|vak_3[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_3[1]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	combout => \Inst_Colour_Recognition_register|vak_3[1]~feeder_combout\);

-- Location: FF_X114_Y45_N1
\Inst_Colour_Recognition_register|vak_3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_3[1]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_3\(1));

-- Location: FF_X1_Y24_N5
\Inst_Colour_Recognition_register|vak_3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_3\(2));

-- Location: LCCOMB_X102_Y69_N16
\Inst_Colour_Recognition_register|vak_4[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_4[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_4[0]~feeder_combout\);

-- Location: FF_X102_Y69_N17
\Inst_Colour_Recognition_register|vak_4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_4[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_4\(0));

-- Location: FF_X114_Y24_N15
\Inst_Colour_Recognition_register|vak_4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_4\(1));

-- Location: LCCOMB_X87_Y69_N0
\Inst_Colour_Recognition_register|vak_4[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_4[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_4[2]~feeder_combout\);

-- Location: FF_X87_Y69_N1
\Inst_Colour_Recognition_register|vak_4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_4[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_4\(2));

-- Location: LCCOMB_X102_Y69_N6
\Inst_Colour_Recognition_register|vak_5[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_5[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_5[0]~feeder_combout\);

-- Location: FF_X102_Y69_N7
\Inst_Colour_Recognition_register|vak_5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_5[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_5\(0));

-- Location: FF_X62_Y69_N15
\Inst_Colour_Recognition_register|vak_5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_5\(1));

-- Location: LCCOMB_X87_Y69_N10
\Inst_Colour_Recognition_register|vak_5[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_5[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_5[2]~feeder_combout\);

-- Location: FF_X87_Y69_N11
\Inst_Colour_Recognition_register|vak_5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_5[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_5\(2));

-- Location: LCCOMB_X53_Y1_N12
\Inst_Colour_Recognition_register|vak_6[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_6[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_6[0]~feeder_combout\);

-- Location: FF_X53_Y1_N13
\Inst_Colour_Recognition_register|vak_6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_6[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_6\(0));

-- Location: LCCOMB_X114_Y45_N2
\Inst_Colour_Recognition_register|vak_6[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_6[1]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	combout => \Inst_Colour_Recognition_register|vak_6[1]~feeder_combout\);

-- Location: FF_X114_Y45_N3
\Inst_Colour_Recognition_register|vak_6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_6[1]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_6\(1));

-- Location: FF_X1_Y24_N23
\Inst_Colour_Recognition_register|vak_6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_6\(2));

-- Location: LCCOMB_X114_Y55_N2
\Inst_Colour_Recognition_register|vak_7[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_7[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_7[0]~feeder_combout\);

-- Location: FF_X114_Y55_N3
\Inst_Colour_Recognition_register|vak_7[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_7[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_7\(0));

-- Location: LCCOMB_X114_Y45_N8
\Inst_Colour_Recognition_register|vak_7[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_7[1]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	combout => \Inst_Colour_Recognition_register|vak_7[1]~feeder_combout\);

-- Location: FF_X114_Y45_N9
\Inst_Colour_Recognition_register|vak_7[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_7[1]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_7\(1));

-- Location: LCCOMB_X75_Y69_N20
\Inst_Colour_Recognition_register|vak_7[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_7[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_7[2]~feeder_combout\);

-- Location: FF_X75_Y69_N21
\Inst_Colour_Recognition_register|vak_7[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_7[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_7\(2));

-- Location: LCCOMB_X102_Y69_N8
\Inst_Colour_Recognition_register|vak_8[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_8[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_8[0]~feeder_combout\);

-- Location: FF_X102_Y69_N9
\Inst_Colour_Recognition_register|vak_8[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_8[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_8\(0));

-- Location: FF_X114_Y24_N1
\Inst_Colour_Recognition_register|vak_8[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_8\(1));

-- Location: LCCOMB_X87_Y69_N28
\Inst_Colour_Recognition_register|vak_8[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_8[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_8[2]~feeder_combout\);

-- Location: FF_X87_Y69_N29
\Inst_Colour_Recognition_register|vak_8[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_8[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_8\(2));

-- Location: LCCOMB_X102_Y69_N2
\Inst_Colour_Recognition_register|vak_9[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_9[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_9[0]~feeder_combout\);

-- Location: FF_X102_Y69_N3
\Inst_Colour_Recognition_register|vak_9[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_9[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_9\(0));

-- Location: LCCOMB_X114_Y45_N6
\Inst_Colour_Recognition_register|vak_9[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_9[1]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	combout => \Inst_Colour_Recognition_register|vak_9[1]~feeder_combout\);

-- Location: FF_X114_Y45_N7
\Inst_Colour_Recognition_register|vak_9[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_9[1]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_9\(1));

-- Location: FF_X1_Y24_N29
\Inst_Colour_Recognition_register|vak_9[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_9\(2));

-- Location: LCCOMB_X53_Y1_N2
\Inst_Colour_Recognition_register|vak_10[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_10[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_10[0]~feeder_combout\);

-- Location: FF_X53_Y1_N3
\Inst_Colour_Recognition_register|vak_10[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_10[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_10\(0));

-- Location: FF_X114_Y24_N3
\Inst_Colour_Recognition_register|vak_10[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_10\(1));

-- Location: LCCOMB_X87_Y69_N2
\Inst_Colour_Recognition_register|vak_10[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_10[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_10[2]~feeder_combout\);

-- Location: FF_X87_Y69_N3
\Inst_Colour_Recognition_register|vak_10[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_10[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_10\(2));

-- Location: LCCOMB_X114_Y55_N20
\Inst_Colour_Recognition_register|vak_11[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_11[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_11[0]~feeder_combout\);

-- Location: FF_X114_Y55_N21
\Inst_Colour_Recognition_register|vak_11[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_11[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_11\(0));

-- Location: FF_X62_Y69_N21
\Inst_Colour_Recognition_register|vak_11[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_11\(1));

-- Location: FF_X1_Y24_N27
\Inst_Colour_Recognition_register|vak_11[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_11\(2));

-- Location: LCCOMB_X114_Y55_N26
\Inst_Colour_Recognition_register|vak_12[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_12[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_12[0]~feeder_combout\);

-- Location: FF_X114_Y55_N27
\Inst_Colour_Recognition_register|vak_12[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_12[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_12\(0));

-- Location: LCCOMB_X114_Y34_N30
\Inst_Colour_Recognition_register|vak_12[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_12[1]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	combout => \Inst_Colour_Recognition_register|vak_12[1]~feeder_combout\);

-- Location: FF_X114_Y34_N31
\Inst_Colour_Recognition_register|vak_12[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_12[1]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_12\(1));

-- Location: FF_X1_Y24_N17
\Inst_Colour_Recognition_register|vak_12[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_12\(2));

-- Location: LCCOMB_X53_Y1_N4
\Inst_Colour_Recognition_register|vak_13[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_13[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_13[0]~feeder_combout\);

-- Location: FF_X53_Y1_N5
\Inst_Colour_Recognition_register|vak_13[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_13[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_13\(0));

-- Location: FF_X62_Y69_N19
\Inst_Colour_Recognition_register|vak_13[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_13\(1));

-- Location: LCCOMB_X75_Y69_N6
\Inst_Colour_Recognition_register|vak_13[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_13[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_13[2]~feeder_combout\);

-- Location: FF_X75_Y69_N7
\Inst_Colour_Recognition_register|vak_13[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_13[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_13\(2));

-- Location: LCCOMB_X102_Y69_N4
\Inst_Colour_Recognition_register|vak_14[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_14[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_14[0]~feeder_combout\);

-- Location: FF_X102_Y69_N5
\Inst_Colour_Recognition_register|vak_14[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_14[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_14\(0));

-- Location: FF_X62_Y69_N25
\Inst_Colour_Recognition_register|vak_14[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_14\(1));

-- Location: FF_X1_Y24_N3
\Inst_Colour_Recognition_register|vak_14[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_14\(2));

-- Location: LCCOMB_X53_Y1_N6
\Inst_Colour_Recognition_register|vak_15[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_15[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_15[0]~feeder_combout\);

-- Location: FF_X53_Y1_N7
\Inst_Colour_Recognition_register|vak_15[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_15[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_15\(0));

-- Location: FF_X62_Y69_N11
\Inst_Colour_Recognition_register|vak_15[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_15\(1));

-- Location: LCCOMB_X87_Y69_N24
\Inst_Colour_Recognition_register|vak_15[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_15[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_15[2]~feeder_combout\);

-- Location: FF_X87_Y69_N25
\Inst_Colour_Recognition_register|vak_15[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_15[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_15\(2));

-- Location: LCCOMB_X102_Y69_N22
\Inst_Colour_Recognition_register|vak_16[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_16[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_16[0]~feeder_combout\);

-- Location: FF_X102_Y69_N23
\Inst_Colour_Recognition_register|vak_16[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_16[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_16\(0));

-- Location: LCCOMB_X114_Y45_N28
\Inst_Colour_Recognition_register|vak_16[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_16[1]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	combout => \Inst_Colour_Recognition_register|vak_16[1]~feeder_combout\);

-- Location: FF_X114_Y45_N29
\Inst_Colour_Recognition_register|vak_16[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_16[1]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_16\(1));

-- Location: LCCOMB_X87_Y69_N26
\Inst_Colour_Recognition_register|vak_16[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_16[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_16[2]~feeder_combout\);

-- Location: FF_X87_Y69_N27
\Inst_Colour_Recognition_register|vak_16[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_16[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_16\(2));

-- Location: LCCOMB_X114_Y55_N28
\Inst_Colour_Recognition_register|vak_17[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_17[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_17[0]~feeder_combout\);

-- Location: FF_X114_Y55_N29
\Inst_Colour_Recognition_register|vak_17[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_17[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_17\(0));

-- Location: FF_X62_Y69_N13
\Inst_Colour_Recognition_register|vak_17[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_17\(1));

-- Location: FF_X1_Y24_N9
\Inst_Colour_Recognition_register|vak_17[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_17\(2));

-- Location: LCCOMB_X114_Y55_N18
\Inst_Colour_Recognition_register|vak_18[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_18[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_18[0]~feeder_combout\);

-- Location: FF_X114_Y55_N19
\Inst_Colour_Recognition_register|vak_18[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_18[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_18\(0));

-- Location: FF_X114_Y24_N5
\Inst_Colour_Recognition_register|vak_18[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_18\(1));

-- Location: LCCOMB_X87_Y69_N4
\Inst_Colour_Recognition_register|vak_18[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_18[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_18[2]~feeder_combout\);

-- Location: FF_X87_Y69_N5
\Inst_Colour_Recognition_register|vak_18[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_18[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_18\(2));

-- Location: LCCOMB_X102_Y69_N20
\Inst_Colour_Recognition_register|vak_19[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_19[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_19[0]~feeder_combout\);

-- Location: FF_X102_Y69_N21
\Inst_Colour_Recognition_register|vak_19[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_19[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_19\(0));

-- Location: FF_X114_Y24_N19
\Inst_Colour_Recognition_register|vak_19[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_19\(1));

-- Location: LCCOMB_X87_Y69_N22
\Inst_Colour_Recognition_register|vak_19[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_19[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_19[2]~feeder_combout\);

-- Location: FF_X87_Y69_N23
\Inst_Colour_Recognition_register|vak_19[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_19[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_19\(2));

-- Location: LCCOMB_X53_Y1_N28
\Inst_Colour_Recognition_register|vak_20[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_20[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_20[0]~feeder_combout\);

-- Location: FF_X53_Y1_N29
\Inst_Colour_Recognition_register|vak_20[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_20[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_20\(0));

-- Location: FF_X114_Y24_N17
\Inst_Colour_Recognition_register|vak_20[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_20\(1));

-- Location: LCCOMB_X87_Y69_N16
\Inst_Colour_Recognition_register|vak_20[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_20[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_20[2]~feeder_combout\);

-- Location: FF_X87_Y69_N17
\Inst_Colour_Recognition_register|vak_20[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_20[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_20\(2));

-- Location: LCCOMB_X102_Y69_N30
\Inst_Colour_Recognition_register|vak_21[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_21[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_21[0]~feeder_combout\);

-- Location: FF_X102_Y69_N31
\Inst_Colour_Recognition_register|vak_21[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_21[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_21\(0));

-- Location: FF_X114_Y24_N7
\Inst_Colour_Recognition_register|vak_21[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_21\(1));

-- Location: LCCOMB_X114_Y34_N4
\Inst_Colour_Recognition_register|vak_21[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_21[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_21[2]~feeder_combout\);

-- Location: FF_X114_Y34_N5
\Inst_Colour_Recognition_register|vak_21[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_21[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_21\(2));

-- Location: LCCOMB_X102_Y69_N0
\Inst_Colour_Recognition_register|vak_22[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_22[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_22[0]~feeder_combout\);

-- Location: FF_X102_Y69_N1
\Inst_Colour_Recognition_register|vak_22[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_22[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_22\(0));

-- Location: FF_X62_Y69_N31
\Inst_Colour_Recognition_register|vak_22[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_22\(1));

-- Location: LCCOMB_X75_Y69_N28
\Inst_Colour_Recognition_register|vak_22[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_22[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_22[2]~feeder_combout\);

-- Location: FF_X75_Y69_N29
\Inst_Colour_Recognition_register|vak_22[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_22[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_22\(2));

-- Location: LCCOMB_X114_Y55_N16
\Inst_Colour_Recognition_register|vak_23[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_23[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_23[0]~feeder_combout\);

-- Location: FF_X114_Y55_N17
\Inst_Colour_Recognition_register|vak_23[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_23[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_23\(0));

-- Location: LCCOMB_X114_Y34_N2
\Inst_Colour_Recognition_register|vak_23[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_23[1]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	combout => \Inst_Colour_Recognition_register|vak_23[1]~feeder_combout\);

-- Location: FF_X114_Y34_N3
\Inst_Colour_Recognition_register|vak_23[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_23[1]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_23\(1));

-- Location: LCCOMB_X75_Y69_N30
\Inst_Colour_Recognition_register|vak_23[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_23[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_23[2]~feeder_combout\);

-- Location: FF_X75_Y69_N31
\Inst_Colour_Recognition_register|vak_23[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_23[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_23\(2));

-- Location: LCCOMB_X102_Y69_N26
\Inst_Colour_Recognition_register|vak_24[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_24[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_24[0]~feeder_combout\);

-- Location: FF_X102_Y69_N27
\Inst_Colour_Recognition_register|vak_24[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_24[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_24\(0));

-- Location: LCCOMB_X114_Y45_N10
\Inst_Colour_Recognition_register|vak_24[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_24[1]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	combout => \Inst_Colour_Recognition_register|vak_24[1]~feeder_combout\);

-- Location: FF_X114_Y45_N11
\Inst_Colour_Recognition_register|vak_24[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_24[1]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_24\(1));

-- Location: FF_X1_Y24_N19
\Inst_Colour_Recognition_register|vak_24[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_24\(2));

-- Location: LCCOMB_X53_Y1_N26
\Inst_Colour_Recognition_register|vak_25[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_25[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_25[0]~feeder_combout\);

-- Location: FF_X53_Y1_N27
\Inst_Colour_Recognition_register|vak_25[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_25[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_25\(0));

-- Location: FF_X114_Y24_N13
\Inst_Colour_Recognition_register|vak_25[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_25\(1));

-- Location: LCCOMB_X75_Y69_N12
\Inst_Colour_Recognition_register|vak_25[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_25[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_25[2]~feeder_combout\);

-- Location: FF_X75_Y69_N13
\Inst_Colour_Recognition_register|vak_25[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_25[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_25\(2));

-- Location: LCCOMB_X53_Y1_N20
\Inst_Colour_Recognition_register|vak_26[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_26[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_26[0]~feeder_combout\);

-- Location: FF_X53_Y1_N21
\Inst_Colour_Recognition_register|vak_26[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_26[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_26\(0));

-- Location: LCCOMB_X114_Y45_N24
\Inst_Colour_Recognition_register|vak_26[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_26[1]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	combout => \Inst_Colour_Recognition_register|vak_26[1]~feeder_combout\);

-- Location: FF_X114_Y45_N25
\Inst_Colour_Recognition_register|vak_26[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_26[1]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_26\(1));

-- Location: LCCOMB_X75_Y69_N14
\Inst_Colour_Recognition_register|vak_26[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_26[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_26[2]~feeder_combout\);

-- Location: FF_X75_Y69_N15
\Inst_Colour_Recognition_register|vak_26[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_26[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_26\(2));

-- Location: LCCOMB_X53_Y1_N18
\Inst_Colour_Recognition_register|vak_27[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_27[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_27[0]~feeder_combout\);

-- Location: FF_X53_Y1_N19
\Inst_Colour_Recognition_register|vak_27[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_27[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_27\(0));

-- Location: FF_X114_Y24_N23
\Inst_Colour_Recognition_register|vak_27[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_27\(1));

-- Location: LCCOMB_X75_Y69_N24
\Inst_Colour_Recognition_register|vak_27[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_27[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_27[2]~feeder_combout\);

-- Location: FF_X75_Y69_N25
\Inst_Colour_Recognition_register|vak_27[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_27[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_27\(2));

-- Location: LCCOMB_X114_Y55_N30
\Inst_Colour_Recognition_register|vak_28[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_28[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_28[0]~feeder_combout\);

-- Location: FF_X114_Y55_N31
\Inst_Colour_Recognition_register|vak_28[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_28[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_28\(0));

-- Location: FF_X62_Y69_N17
\Inst_Colour_Recognition_register|vak_28[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_28\(1));

-- Location: LCCOMB_X87_Y69_N18
\Inst_Colour_Recognition_register|vak_28[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_28[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_28[2]~feeder_combout\);

-- Location: FF_X87_Y69_N19
\Inst_Colour_Recognition_register|vak_28[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_28[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_28\(2));

-- Location: LCCOMB_X114_Y55_N8
\Inst_Colour_Recognition_register|vak_29[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_29[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_29[0]~feeder_combout\);

-- Location: FF_X114_Y55_N9
\Inst_Colour_Recognition_register|vak_29[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_29[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_29\(0));

-- Location: LCCOMB_X114_Y45_N30
\Inst_Colour_Recognition_register|vak_29[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_29[1]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	combout => \Inst_Colour_Recognition_register|vak_29[1]~feeder_combout\);

-- Location: FF_X114_Y45_N31
\Inst_Colour_Recognition_register|vak_29[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_29[1]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_29\(1));

-- Location: LCCOMB_X75_Y69_N22
\Inst_Colour_Recognition_register|vak_29[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_29[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_29[2]~feeder_combout\);

-- Location: FF_X75_Y69_N23
\Inst_Colour_Recognition_register|vak_29[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_29[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_29\(2));

-- Location: LCCOMB_X53_Y1_N0
\Inst_Colour_Recognition_register|vak_30[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_30[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_30[0]~feeder_combout\);

-- Location: FF_X53_Y1_N1
\Inst_Colour_Recognition_register|vak_30[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_30[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_30\(0));

-- Location: FF_X114_Y24_N29
\Inst_Colour_Recognition_register|vak_30[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_30\(1));

-- Location: LCCOMB_X87_Y69_N20
\Inst_Colour_Recognition_register|vak_30[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_30[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_30[2]~feeder_combout\);

-- Location: FF_X87_Y69_N21
\Inst_Colour_Recognition_register|vak_30[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_30[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_30\(2));

-- Location: LCCOMB_X53_Y1_N30
\Inst_Colour_Recognition_register|vak_31[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_31[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_31[0]~feeder_combout\);

-- Location: FF_X53_Y1_N31
\Inst_Colour_Recognition_register|vak_31[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_31[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_31\(0));

-- Location: LCCOMB_X114_Y45_N4
\Inst_Colour_Recognition_register|vak_31[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_31[1]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	combout => \Inst_Colour_Recognition_register|vak_31[1]~feeder_combout\);

-- Location: FF_X114_Y45_N5
\Inst_Colour_Recognition_register|vak_31[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_31[1]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_31\(1));

-- Location: FF_X1_Y24_N21
\Inst_Colour_Recognition_register|vak_31[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_31\(2));

-- Location: LCCOMB_X114_Y55_N14
\Inst_Colour_Recognition_register|vak_32[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_32[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_32[0]~feeder_combout\);

-- Location: FF_X114_Y55_N15
\Inst_Colour_Recognition_register|vak_32[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_32[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_32\(0));

-- Location: FF_X62_Y69_N23
\Inst_Colour_Recognition_register|vak_32[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_32\(1));

-- Location: FF_X1_Y24_N31
\Inst_Colour_Recognition_register|vak_32[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_32\(2));

-- Location: LCCOMB_X114_Y55_N12
\Inst_Colour_Recognition_register|vak_33[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_33[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_33[0]~feeder_combout\);

-- Location: FF_X114_Y55_N13
\Inst_Colour_Recognition_register|vak_33[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_33[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_33\(0));

-- Location: FF_X62_Y69_N1
\Inst_Colour_Recognition_register|vak_33[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_33\(1));

-- Location: FF_X1_Y24_N1
\Inst_Colour_Recognition_register|vak_33[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_33\(2));

-- Location: LCCOMB_X102_Y69_N24
\Inst_Colour_Recognition_register|vak_34[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_34[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_34[0]~feeder_combout\);

-- Location: FF_X102_Y69_N25
\Inst_Colour_Recognition_register|vak_34[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_34[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_34\(0));

-- Location: FF_X62_Y69_N7
\Inst_Colour_Recognition_register|vak_34[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_34\(1));

-- Location: LCCOMB_X75_Y69_N4
\Inst_Colour_Recognition_register|vak_34[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_34[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_34[2]~feeder_combout\);

-- Location: FF_X75_Y69_N5
\Inst_Colour_Recognition_register|vak_34[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_34[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_34\(2));

-- Location: LCCOMB_X114_Y55_N22
\Inst_Colour_Recognition_register|vak_35[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_35[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_35[0]~feeder_combout\);

-- Location: FF_X114_Y55_N23
\Inst_Colour_Recognition_register|vak_35[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_35[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_35\(0));

-- Location: LCCOMB_X114_Y45_N26
\Inst_Colour_Recognition_register|vak_35[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_35[1]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	combout => \Inst_Colour_Recognition_register|vak_35[1]~feeder_combout\);

-- Location: FF_X114_Y45_N27
\Inst_Colour_Recognition_register|vak_35[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_35[1]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_35\(1));

-- Location: FF_X1_Y24_N11
\Inst_Colour_Recognition_register|vak_35[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_35\(2));

-- Location: LCCOMB_X114_Y34_N0
\Inst_Colour_Recognition_register|vak_36[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_36[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_36[0]~feeder_combout\);

-- Location: FF_X114_Y34_N1
\Inst_Colour_Recognition_register|vak_36[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_36[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_36\(0));

-- Location: LCCOMB_X114_Y45_N16
\Inst_Colour_Recognition_register|vak_36[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_36[1]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	combout => \Inst_Colour_Recognition_register|vak_36[1]~feeder_combout\);

-- Location: FF_X114_Y45_N17
\Inst_Colour_Recognition_register|vak_36[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_36[1]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_36\(1));

-- Location: LCCOMB_X114_Y34_N14
\Inst_Colour_Recognition_register|vak_36[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_36[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_36[2]~feeder_combout\);

-- Location: FF_X114_Y34_N15
\Inst_Colour_Recognition_register|vak_36[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_36[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_36\(2));

-- Location: LCCOMB_X114_Y55_N24
\Inst_Colour_Recognition_register|vak_37[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_37[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_37[0]~feeder_combout\);

-- Location: FF_X114_Y55_N25
\Inst_Colour_Recognition_register|vak_37[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_37[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_37\(0));

-- Location: FF_X114_Y24_N31
\Inst_Colour_Recognition_register|vak_37[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_37\(1));

-- Location: LCCOMB_X75_Y69_N18
\Inst_Colour_Recognition_register|vak_37[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_37[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_37[2]~feeder_combout\);

-- Location: FF_X75_Y69_N19
\Inst_Colour_Recognition_register|vak_37[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_37[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_37\(2));

-- Location: LCCOMB_X114_Y55_N10
\Inst_Colour_Recognition_register|vak_38[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_38[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_38[0]~feeder_combout\);

-- Location: FF_X114_Y55_N11
\Inst_Colour_Recognition_register|vak_38[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_38[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_38\(0));

-- Location: LCCOMB_X114_Y45_N22
\Inst_Colour_Recognition_register|vak_38[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_38[1]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	combout => \Inst_Colour_Recognition_register|vak_38[1]~feeder_combout\);

-- Location: FF_X114_Y45_N23
\Inst_Colour_Recognition_register|vak_38[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_38[1]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_38\(1));

-- Location: LCCOMB_X87_Y69_N30
\Inst_Colour_Recognition_register|vak_38[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_38[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_38[2]~feeder_combout\);

-- Location: FF_X87_Y69_N31
\Inst_Colour_Recognition_register|vak_38[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_38[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_38\(2));

-- Location: LCCOMB_X102_Y69_N18
\Inst_Colour_Recognition_register|vak_39[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_39[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_39[0]~feeder_combout\);

-- Location: FF_X102_Y69_N19
\Inst_Colour_Recognition_register|vak_39[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_39[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_39\(0));

-- Location: LCCOMB_X114_Y34_N16
\Inst_Colour_Recognition_register|vak_39[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_39[1]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	combout => \Inst_Colour_Recognition_register|vak_39[1]~feeder_combout\);

-- Location: FF_X114_Y34_N17
\Inst_Colour_Recognition_register|vak_39[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_39[1]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_39\(1));

-- Location: FF_X1_Y24_N25
\Inst_Colour_Recognition_register|vak_39[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_39\(2));

-- Location: LCCOMB_X114_Y55_N0
\Inst_Colour_Recognition_register|vak_40[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_40[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_40[0]~feeder_combout\);

-- Location: FF_X114_Y55_N1
\Inst_Colour_Recognition_register|vak_40[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_40[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_40\(0));

-- Location: FF_X114_Y24_N21
\Inst_Colour_Recognition_register|vak_40[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_40\(1));

-- Location: LCCOMB_X75_Y69_N0
\Inst_Colour_Recognition_register|vak_40[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_40[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_40[2]~feeder_combout\);

-- Location: FF_X75_Y69_N1
\Inst_Colour_Recognition_register|vak_40[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_40[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_40\(2));

-- Location: LCCOMB_X102_Y69_N12
\Inst_Colour_Recognition_register|vak_41[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_41[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_41[0]~feeder_combout\);

-- Location: FF_X102_Y69_N13
\Inst_Colour_Recognition_register|vak_41[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_41[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_41\(0));

-- Location: FF_X114_Y24_N27
\Inst_Colour_Recognition_register|vak_41[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_41\(1));

-- Location: LCCOMB_X87_Y69_N12
\Inst_Colour_Recognition_register|vak_41[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_41[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_41[2]~feeder_combout\);

-- Location: FF_X87_Y69_N13
\Inst_Colour_Recognition_register|vak_41[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_41[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_41\(2));

-- Location: LCCOMB_X53_Y1_N8
\Inst_Colour_Recognition_register|vak_42[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_42[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_42[0]~feeder_combout\);

-- Location: FF_X53_Y1_N9
\Inst_Colour_Recognition_register|vak_42[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_42[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_42\(0));

-- Location: LCCOMB_X114_Y45_N12
\Inst_Colour_Recognition_register|vak_42[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_42[1]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	combout => \Inst_Colour_Recognition_register|vak_42[1]~feeder_combout\);

-- Location: FF_X114_Y45_N13
\Inst_Colour_Recognition_register|vak_42[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_42[1]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_42\(1));

-- Location: LCCOMB_X87_Y69_N14
\Inst_Colour_Recognition_register|vak_42[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_42[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_42[2]~feeder_combout\);

-- Location: FF_X87_Y69_N15
\Inst_Colour_Recognition_register|vak_42[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_42[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_42\(2));

-- Location: LCCOMB_X53_Y1_N10
\Inst_Colour_Recognition_register|vak_43[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_43[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_43[0]~feeder_combout\);

-- Location: FF_X53_Y1_N11
\Inst_Colour_Recognition_register|vak_43[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_43[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_43\(0));

-- Location: LCCOMB_X114_Y34_N10
\Inst_Colour_Recognition_register|vak_43[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_43[1]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	combout => \Inst_Colour_Recognition_register|vak_43[1]~feeder_combout\);

-- Location: FF_X114_Y34_N11
\Inst_Colour_Recognition_register|vak_43[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_43[1]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_43\(1));

-- Location: FF_X1_Y24_N7
\Inst_Colour_Recognition_register|vak_43[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_43\(2));

-- Location: LCCOMB_X102_Y69_N10
\Inst_Colour_Recognition_register|vak_44[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_44[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_44[0]~feeder_combout\);

-- Location: FF_X102_Y69_N11
\Inst_Colour_Recognition_register|vak_44[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_44[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_44\(0));

-- Location: FF_X114_Y24_N25
\Inst_Colour_Recognition_register|vak_44[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_44\(1));

-- Location: LCCOMB_X75_Y69_N10
\Inst_Colour_Recognition_register|vak_44[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_44[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_44[2]~feeder_combout\);

-- Location: FF_X75_Y69_N11
\Inst_Colour_Recognition_register|vak_44[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_44[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_44\(2));

-- Location: LCCOMB_X102_Y69_N28
\Inst_Colour_Recognition_register|vak_45[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_45[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_45[0]~feeder_combout\);

-- Location: FF_X102_Y69_N29
\Inst_Colour_Recognition_register|vak_45[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_45[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_45\(0));

-- Location: FF_X62_Y69_N5
\Inst_Colour_Recognition_register|vak_45[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_45\(1));

-- Location: FF_X1_Y24_N13
\Inst_Colour_Recognition_register|vak_45[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_45\(2));

-- Location: LCCOMB_X53_Y1_N24
\Inst_Colour_Recognition_register|vak_46[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_46[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_46[0]~feeder_combout\);

-- Location: FF_X53_Y1_N25
\Inst_Colour_Recognition_register|vak_46[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_46[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_46\(0));

-- Location: LCCOMB_X114_Y34_N12
\Inst_Colour_Recognition_register|vak_46[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_46[1]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	combout => \Inst_Colour_Recognition_register|vak_46[1]~feeder_combout\);

-- Location: FF_X114_Y34_N13
\Inst_Colour_Recognition_register|vak_46[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_46[1]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_46\(1));

-- Location: LCCOMB_X75_Y69_N16
\Inst_Colour_Recognition_register|vak_46[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_46[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_46[2]~feeder_combout\);

-- Location: FF_X75_Y69_N17
\Inst_Colour_Recognition_register|vak_46[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_46[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_46\(2));

-- Location: LCCOMB_X53_Y1_N14
\Inst_Colour_Recognition_register|vak_47[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_47[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_47[0]~feeder_combout\);

-- Location: FF_X53_Y1_N15
\Inst_Colour_Recognition_register|vak_47[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_47[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_47\(0));

-- Location: LCCOMB_X114_Y45_N18
\Inst_Colour_Recognition_register|vak_47[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_47[1]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	combout => \Inst_Colour_Recognition_register|vak_47[1]~feeder_combout\);

-- Location: FF_X114_Y45_N19
\Inst_Colour_Recognition_register|vak_47[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_47[1]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_47\(1));

-- Location: FF_X1_Y24_N15
\Inst_Colour_Recognition_register|vak_47[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_47\(2));

-- Location: LCCOMB_X114_Y34_N26
\Inst_Colour_Recognition_register|vak_48[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_48[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_48[0]~feeder_combout\);

-- Location: FF_X114_Y34_N27
\Inst_Colour_Recognition_register|vak_48[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_48[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_48\(0));

-- Location: FF_X62_Y69_N3
\Inst_Colour_Recognition_register|vak_48[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_48\(1));

-- Location: LCCOMB_X87_Y69_N8
\Inst_Colour_Recognition_register|vak_48[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_48[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_48[2]~feeder_combout\);

-- Location: FF_X87_Y69_N9
\Inst_Colour_Recognition_register|vak_48[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_48[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_48\(2));

-- Location: LCCOMB_X114_Y55_N6
\Inst_Colour_Recognition_register|vak_49[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_49[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_49[0]~feeder_combout\);

-- Location: FF_X114_Y55_N7
\Inst_Colour_Recognition_register|vak_49[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_49[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_49\(0));

-- Location: FF_X62_Y69_N29
\Inst_Colour_Recognition_register|vak_49[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_49\(1));

-- Location: LCCOMB_X87_Y69_N6
\Inst_Colour_Recognition_register|vak_49[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_49[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_49[2]~feeder_combout\);

-- Location: FF_X87_Y69_N7
\Inst_Colour_Recognition_register|vak_49[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_49[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_49\(2));

-- Location: LCCOMB_X102_Y69_N14
\Inst_Colour_Recognition_register|vak_50[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_50[0]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][0]~q\,
	combout => \Inst_Colour_Recognition_register|vak_50[0]~feeder_combout\);

-- Location: FF_X102_Y69_N15
\Inst_Colour_Recognition_register|vak_50[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_50[0]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_50\(0));

-- Location: FF_X62_Y69_N27
\Inst_Colour_Recognition_register|vak_50[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	asdata => \Inst_Colour_Recognition_register|vakInhoud_main[0][1]~q\,
	sload => VCC,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_50\(1));

-- Location: LCCOMB_X114_Y34_N24
\Inst_Colour_Recognition_register|vak_50[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Colour_Recognition_register|vak_50[2]~feeder_combout\ = \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Colour_Recognition_register|vakInhoud_main[0][2]~q\,
	combout => \Inst_Colour_Recognition_register|vak_50[2]~feeder_combout\);

-- Location: FF_X114_Y34_N25
\Inst_Colour_Recognition_register|vak_50[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_50~inputclkctrl_outclk\,
	d => \Inst_Colour_Recognition_register|vak_50[2]~feeder_combout\,
	ena => \Inst_Colour_Recognition_register|activeSend~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Colour_Recognition_register|vak_50\(2));

-- Location: IOIBUF_X83_Y0_N8
\ov7670_siod~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ov7670_siod,
	o => \ov7670_siod~input_o\);
END structure;


