Simple CPU in System Verilog
