<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab4Code.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab4Code.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab4Code.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab4Code.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab4Code.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab4Code.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab4Code.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab4Code.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab4Code_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab4Code_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab4Code_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab4Code_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab4Sim_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Lab4Sim_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Lab4Sim_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab4Sim_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1653575272" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1653575272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653599789" xil_pn:in_ck="1026325950905415594" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1653599789">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab4Code.vhd"/>
      <outfile xil_pn:name="Lab4Sim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1653575339" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3792302780541830494" xil_pn:start_ts="1653575339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653575339" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4429246585831643818" xil_pn:start_ts="1653575339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653575272" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8481758506622499352" xil_pn:start_ts="1653575272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653599793" xil_pn:in_ck="1026325950905415594" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1653599793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab4Code.vhd"/>
      <outfile xil_pn:name="Lab4Sim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1653599799" xil_pn:in_ck="1026325950905415594" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7974668319044593246" xil_pn:start_ts="1653599793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab4Sim_beh.prj"/>
      <outfile xil_pn:name="Lab4Sim_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1653599799" xil_pn:in_ck="3218307460621232635" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8286729745690588913" xil_pn:start_ts="1653599799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab4Sim_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1653575205" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1653575205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653575205" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2441909949126350857" xil_pn:start_ts="1653575205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653575205" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8481758506622499352" xil_pn:start_ts="1653575205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653575205" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1653575205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653575205" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6269021360097279263" xil_pn:start_ts="1653575205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653575205" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1430049303118697548" xil_pn:start_ts="1653575205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653575205" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5750521345748878130" xil_pn:start_ts="1653575205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653599624" xil_pn:in_ck="3994387718157156046" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3561201923404165103" xil_pn:start_ts="1653599612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab4Code.lso"/>
      <outfile xil_pn:name="Lab4Code.ngc"/>
      <outfile xil_pn:name="Lab4Code.ngr"/>
      <outfile xil_pn:name="Lab4Code.prj"/>
      <outfile xil_pn:name="Lab4Code.stx"/>
      <outfile xil_pn:name="Lab4Code.syr"/>
      <outfile xil_pn:name="Lab4Code.xst"/>
      <outfile xil_pn:name="Lab4Code_vhdl.prj"/>
      <outfile xil_pn:name="Lab4Code_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
