
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
É
+Loading parts and site information from %s
36*device2?
+C:/Xilinx/Vivado/2013.3/data/parts/arch.xml2default:defaultZ21-36
ê
!Parsing RTL primitives file [%s]
14*netlist2U
AC:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
ô
*Finished parsing RTL primitives file [%s]
11*netlist2U
AC:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
k
Command: %s
53*	vivadotcl2C
/synth_design -top joystk2 -part xc7z020clg484-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ï
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-347
Ö
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-349
ñ
%s*synth2Ü
rStarting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 228.078 ; gain = 81.363
2default:default
Ò
synthesizing module '%s'638*oasys2
joystk22default:default2Ñ
nC:/Users/byim/Documents/ENSC_452/Milestone3/joystk2/joystk2/joystk2.srcs/sources_1/imports/Desktop/joystk2.vhd2default:default2
672default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
¸
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
spiCtrl2default:default2Ç
nC:/Users/byim/Documents/ENSC_452/Milestone3/joystk2/joystk2/joystk2.srcs/sources_1/imports/Desktop/spiCtrl.vhd2default:default2
312default:default2
SPI_Ctrl2default:default2
spiCtrl2default:default2Ñ
nC:/Users/byim/Documents/ENSC_452/Milestone3/joystk2/joystk2/joystk2.srcs/sources_1/imports/Desktop/joystk2.vhd2default:default2
1522default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys2
spiCtrl2default:default2Ñ
nC:/Users/byim/Documents/ENSC_452/Milestone3/joystk2/joystk2/joystk2.srcs/sources_1/imports/Desktop/spiCtrl.vhd2default:default2
442default:default8@Z8-638
¨
%done synthesizing module '%s' (%s#%s)256*oasys2
spiCtrl2default:default2
12default:default2
12default:default2Ñ
nC:/Users/byim/Documents/ENSC_452/Milestone3/joystk2/joystk2/joystk2.srcs/sources_1/imports/Desktop/spiCtrl.vhd2default:default2
442default:default8@Z8-256
˛
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
spiMode02default:default2É
oC:/Users/byim/Documents/ENSC_452/Milestone3/joystk2/joystk2/joystk2.srcs/sources_1/imports/Desktop/spiMode0.vhd2default:default2
432default:default2
SPI_Int2default:default2
spiMode02default:default2Ñ
nC:/Users/byim/Documents/ENSC_452/Milestone3/joystk2/joystk2/joystk2.srcs/sources_1/imports/Desktop/joystk2.vhd2default:default2
1652default:default8@Z8-3491
Û
synthesizing module '%s'638*oasys2
spiMode02default:default2Ö
oC:/Users/byim/Documents/ENSC_452/Milestone3/joystk2/joystk2/joystk2.srcs/sources_1/imports/Desktop/spiMode0.vhd2default:default2
552default:default8@Z8-638
Ÿ
default block is never used226*oasys2Ö
oC:/Users/byim/Documents/ENSC_452/Milestone3/joystk2/joystk2/joystk2.srcs/sources_1/imports/Desktop/spiMode0.vhd2default:default2
2192default:default8@Z8-226
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2
spiMode02default:default2
22default:default2
12default:default2Ö
oC:/Users/byim/Documents/ENSC_452/Milestone3/joystk2/joystk2/joystk2.srcs/sources_1/imports/Desktop/spiMode0.vhd2default:default2
552default:default8@Z8-256
ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2#
ClkDiv_66_67kHz2default:default2ä
vC:/Users/byim/Documents/ENSC_452/Milestone3/joystk2/joystk2/joystk2.srcs/sources_1/imports/Desktop/ClkDiv_66_67kHz.vhd2default:default2
242default:default2
SerialClock2default:default2#
ClkDiv_66_67kHz2default:default2Ñ
nC:/Users/byim/Documents/ENSC_452/Milestone3/joystk2/joystk2/joystk2.srcs/sources_1/imports/Desktop/joystk2.vhd2default:default2
1772default:default8@Z8-3491
Å
synthesizing module '%s'638*oasys2#
ClkDiv_66_67kHz2default:default2å
vC:/Users/byim/Documents/ENSC_452/Milestone3/joystk2/joystk2/joystk2.srcs/sources_1/imports/Desktop/ClkDiv_66_67kHz.vhd2default:default2
302default:default8@Z8-638
º
%done synthesizing module '%s' (%s#%s)256*oasys2#
ClkDiv_66_67kHz2default:default2
32default:default2
12default:default2å
vC:/Users/byim/Documents/ENSC_452/Milestone3/joystk2/joystk2/joystk2.srcs/sources_1/imports/Desktop/ClkDiv_66_67kHz.vhd2default:default2
302default:default8@Z8-256
Ü
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

ClkDiv_5Hz2default:default2Ö
qC:/Users/byim/Documents/ENSC_452/Milestone3/joystk2/joystk2/joystk2.srcs/sources_1/imports/Desktop/ClkDiv_5Hz.vhd2default:default2
242default:default2
	genSndRec2default:default2

ClkDiv_5Hz2default:default2Ñ
nC:/Users/byim/Documents/ENSC_452/Milestone3/joystk2/joystk2/joystk2.srcs/sources_1/imports/Desktop/joystk2.vhd2default:default2
1822default:default8@Z8-3491
˜
synthesizing module '%s'638*oasys2

ClkDiv_5Hz2default:default2á
qC:/Users/byim/Documents/ENSC_452/Milestone3/joystk2/joystk2/joystk2.srcs/sources_1/imports/Desktop/ClkDiv_5Hz.vhd2default:default2
302default:default8@Z8-638
≤
%done synthesizing module '%s' (%s#%s)256*oasys2

ClkDiv_5Hz2default:default2
42default:default2
12default:default2á
qC:/Users/byim/Documents/ENSC_452/Milestone3/joystk2/joystk2/joystk2.srcs/sources_1/imports/Desktop/ClkDiv_5Hz.vhd2default:default2
302default:default8@Z8-256
ÿ
default block is never used226*oasys2Ñ
nC:/Users/byim/Documents/ENSC_452/Milestone3/joystk2/joystk2/joystk2.srcs/sources_1/imports/Desktop/joystk2.vhd2default:default2
4132default:default8@Z8-226
¨
%done synthesizing module '%s' (%s#%s)256*oasys2
joystk22default:default2
52default:default2
12default:default2Ñ
nC:/Users/byim/Documents/ENSC_452/Milestone3/joystk2/joystk2/joystk2.srcs/sources_1/imports/Desktop/joystk2.vhd2default:default2
672default:default8@Z8-256
|
!design %s has unconnected port %s3331*oasys2
joystk22default:default2#
S_AXI_AWPROT[2]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2
joystk22default:default2#
S_AXI_AWPROT[1]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2
joystk22default:default2#
S_AXI_AWPROT[0]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2
joystk22default:default2#
S_AXI_ARPROT[2]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2
joystk22default:default2#
S_AXI_ARPROT[1]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2
joystk22default:default2#
S_AXI_ARPROT[0]2default:defaultZ8-3331
ó
%s*synth2á
sFinished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 261.250 ; gain = 114.535
2default:default
ö
%s*synth2ä
vStart RTL Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 261.250 ; gain = 114.535
2default:default
ù
%s*synth2ç
yFinished RTL Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 261.250 ; gain = 114.535
2default:default
Ü
3inferred FSM for state register '%s' in module '%s'802*oasys2
	STATE_reg2default:default2
spiCtrl2default:defaultZ8-802
π
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	STATE_reg2default:default2
one-hot2default:default2
spiCtrl2default:defaultZ8-3354
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
ñ
Loading clock regions from %s
13*device2_
KC:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
ó
Loading clock buffers from %s
11*device2`
LC:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
ó
&Loading clock placement rules from %s
318*place2W
CC:/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
ï
)Loading package pin functions from %s...
17*device2S
?C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
ì
Loading package from %s
16*device2b
NC:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
ä
Loading io standards from %s
15*device2T
@C:/Xilinx/Vivado/2013.3/data\./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
ã
%s*synth2|
hPart Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB8 0 RAMB16 0 RAMB18 60 RAMB36 30)
2default:default
±
%s*synth2°
åFinished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 553.398 ; gain = 406.684
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     24 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               24 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input     40 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     24 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 8     
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
3
%s*synth2$
Module joystk2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 7     
2default:default
3
%s*synth2$
Module spiCtrl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input     40 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 5     
2default:default
;
%s*synth2,
Module ClkDiv_66_67kHz 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 1     
2default:default
6
%s*synth2'
Module ClkDiv_5Hz 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     24 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               24 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     24 Bit        Muxes := 1     
2default:default
4
%s*synth2%
Module spiMode0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 4     
2default:default
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\SPI_Ctrl/DOUT_reg[31] 2default:default2
joystk22default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\SPI_Ctrl/DOUT_reg[30] 2default:default2
joystk22default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\SPI_Ctrl/DOUT_reg[29] 2default:default2
joystk22default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\SPI_Ctrl/DOUT_reg[28] 2default:default2
joystk22default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\SPI_Ctrl/DOUT_reg[27] 2default:default2
joystk22default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\SPI_Ctrl/DOUT_reg[26] 2default:default2
joystk22default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\SPI_Ctrl/DOUT_reg[15] 2default:default2
joystk22default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\SPI_Ctrl/DOUT_reg[14] 2default:default2
joystk22default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\SPI_Ctrl/DOUT_reg[13] 2default:default2
joystk22default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\SPI_Ctrl/DOUT_reg[12] 2default:default2
joystk22default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\SPI_Ctrl/DOUT_reg[11] 2default:default2
joystk22default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\SPI_Ctrl/DOUT_reg[10] 2default:default2
joystk22default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\SPI_Ctrl/DOUT_reg[7] 2default:default2
joystk22default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\SPI_Ctrl/DOUT_reg[6] 2default:default2
joystk22default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\SPI_Ctrl/DOUT_reg[5] 2default:default2
joystk22default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\SPI_Ctrl/DOUT_reg[4] 2default:default2
joystk22default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\SPI_Ctrl/DOUT_reg[3] 2default:default2
joystk22default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\SPI_Ctrl/DOUT_reg[2] 2default:default2
joystk22default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\SPI_Ctrl/DOUT_reg[1] 2default:default2
joystk22default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\SPI_Ctrl/DOUT_reg[0] 2default:default2
joystk22default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_araddr_reg[1] 2default:default2
joystk22default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_araddr_reg[0] 2default:default2
joystk22default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_awaddr_reg[1] 2default:default2
joystk22default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_awaddr_reg[0] 2default:default2
joystk22default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_awaddr_reg[1] 2default:default2
joystk22default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_awaddr_reg[0] 2default:default2
joystk22default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_araddr_reg[1] 2default:default2
joystk22default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_araddr_reg[0] 2default:default2
joystk22default:defaultZ8-3332
|
!design %s has unconnected port %s3331*oasys2
joystk22default:default2#
S_AXI_AWADDR[1]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2
joystk22default:default2#
S_AXI_AWADDR[0]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2
joystk22default:default2#
S_AXI_AWPROT[2]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2
joystk22default:default2#
S_AXI_AWPROT[1]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2
joystk22default:default2#
S_AXI_AWPROT[0]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2
joystk22default:default2#
S_AXI_ARADDR[1]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2
joystk22default:default2#
S_AXI_ARADDR[0]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2
joystk22default:default2#
S_AXI_ARPROT[2]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2
joystk22default:default2#
S_AXI_ARPROT[1]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2
joystk22default:default2#
S_AXI_ARPROT[0]2default:defaultZ8-3331
©
%s*synth2ô
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 553.523 ; gain = 406.809
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¢
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2:
&i_0/\SPI_Ctrl/FSM_onehot_STATE_reg[5] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2-
\SPI_Ctrl/sndData_reg[7] 2default:defaultZ8-3333
≥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys26
"\SPI_Ctrl/FSM_onehot_STATE_reg[5] 2default:default2
joystk22default:defaultZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\SPI_Ctrl/sndData_reg[7] 2default:default2
joystk22default:defaultZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\SPI_Ctrl/sndData_reg[6] 2default:default2
joystk22default:defaultZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\SPI_Ctrl/sndData_reg[5] 2default:default2
joystk22default:defaultZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\SPI_Ctrl/sndData_reg[4] 2default:default2
joystk22default:defaultZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\SPI_Ctrl/sndData_reg[3] 2default:default2
joystk22default:defaultZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\SPI_Ctrl/sndData_reg[2] 2default:default2
joystk22default:defaultZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\SPI_Ctrl/sndData_reg[1] 2default:default2
joystk22default:defaultZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
\SPI_Ctrl/sndData_reg[0] 2default:default2
joystk22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\SPI_Int/wSR_reg[7] 2default:default2
joystk22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\SPI_Int/wSR_reg[6] 2default:default2
joystk22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\SPI_Int/wSR_reg[5] 2default:default2
joystk22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\SPI_Int/wSR_reg[4] 2default:default2
joystk22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\SPI_Int/wSR_reg[3] 2default:default2
joystk22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\SPI_Int/wSR_reg[2] 2default:default2
joystk22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\SPI_Int/wSR_reg[1] 2default:default2
joystk22default:defaultZ8-3332
•
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\SPI_Int/wSR_reg[0] 2default:default2
joystk22default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\axi_bresp_reg[1] 2default:default2
joystk22default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\axi_bresp_reg[0] 2default:default2
joystk22default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\axi_rresp_reg[1] 2default:default2
joystk22default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\axi_rresp_reg[0] 2default:default2
joystk22default:defaultZ8-3332
û
%s*synth2é
zFinished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 584.844 ; gain = 438.129
2default:default
†
%s*synth2ê
|Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 584.844 ; gain = 438.129
2default:default
ü
%s*synth2è
{Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 584.844 ; gain = 438.129
2default:default
ô
%s*synth2â
uFinished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 584.844 ; gain = 438.129
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
™
%s*synth2ö
ÖFinished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 584.844 ; gain = 438.129
2default:default
ß
%s*synth2ó
ÇFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 584.844 ; gain = 438.129
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
;
%s*synth2,
|      |Cell   |Count |
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
;
%s*synth2,
|1     |BUFG   |     3|
2default:default
;
%s*synth2,
|2     |CARRY4 |     6|
2default:default
;
%s*synth2,
|3     |INV    |     2|
2default:default
;
%s*synth2,
|4     |LUT1   |    24|
2default:default
;
%s*synth2,
|5     |LUT2   |     6|
2default:default
;
%s*synth2,
|6     |LUT3   |    50|
2default:default
;
%s*synth2,
|7     |LUT4   |    48|
2default:default
;
%s*synth2,
|8     |LUT5   |    45|
2default:default
;
%s*synth2,
|9     |LUT6   |    50|
2default:default
;
%s*synth2,
|10    |FDCE   |   120|
2default:default
;
%s*synth2,
|11    |FDPE   |     2|
2default:default
;
%s*synth2,
|12    |FDRE   |    91|
2default:default
;
%s*synth2,
|13    |FDSE   |     2|
2default:default
;
%s*synth2,
|14    |IBUF   |    50|
2default:default
;
%s*synth2,
|15    |OBUF   |    44|
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
S
%s*synth2D
0+------+--------------+----------------+------+
2default:default
S
%s*synth2D
0|      |Instance      |Module          |Cells |
2default:default
S
%s*synth2D
0+------+--------------+----------------+------+
2default:default
S
%s*synth2D
0|1     |top           |                |   543|
2default:default
S
%s*synth2D
0|2     |  SPI_Int     |spiMode0        |    28|
2default:default
S
%s*synth2D
0|3     |  SerialClock |ClkDiv_66_67kHz |    26|
2default:default
S
%s*synth2D
0|4     |  SPI_Ctrl    |spiCtrl         |   126|
2default:default
S
%s*synth2D
0|5     |  genSndRec   |ClkDiv_5Hz      |    83|
2default:default
S
%s*synth2D
0+------+--------------+----------------+------+
2default:default
¶
%s*synth2ñ
ÅFinished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 584.844 ; gain = 438.129
2default:default
j
%s*synth2[
GSynthesis finished with 0 errors, 0 critical warnings and 65 warnings.
2default:default
£
%s*synth2ì
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 584.844 ; gain = 438.129
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
502default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
D
Pushed %s inverter(s).
98*opt2
782default:defaultZ31-138
_
 Attempting to get a license: %s
78*common2&
Internal_bitstream2default:defaultZ17-78
]
Failed to get a license: %s
295*common2&
Internal_bitstream2default:defaultZ17-301
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-143
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
æ
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
312default:default2
662default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
¸
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:272default:default2
00:00:282default:default2
875.9342default:default2
691.2892default:defaultZ17-268
<
%Done setting XDC timing constraints.
35*timingZ38-35

sreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 875.934 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Fri Mar 28 14:58:00 20142default:defaultZ17-206