

================================================================
== Vitis HLS Report for 'vel_der_Pipeline_add_constant_loop'
================================================================
* Date:           Mon Jun 26 11:08:26 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.10 us|  5.829 ns|    27.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.500 us|  0.500 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_constant_loop  |        3|        3|         1|          1|          1|     3|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    111|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     28|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|     262|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     262|    166|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_32_85_1_1_U11  |mux_32_85_1_1  |        0|   0|  0|  14|    0|
    |mux_32_85_1_1_U12  |mux_32_85_1_1  |        0|   0|  0|  14|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  28|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_133_p2    |         +|   0|  0|  10|           2|           1|
    |r_in_V_1_4_fu_171_p2  |         +|   0|  0|  93|          86|          86|
    |icmp_ln29_fu_127_p2   |      icmp|   0|  0|   8|           2|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 111|          90|          89|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3  |   9|          2|    2|          4|
    |i_fu_46               |   9|          2|    2|          4|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    5|         10|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |i_fu_46           |   2|   0|    2|          0|
    |r_in_V_1_1_fu_54  |  86|   0|   86|          0|
    |r_in_V_1_2_fu_58  |  86|   0|   86|          0|
    |r_in_V_1_fu_50    |  86|   0|   86|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 262|   0|  262|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  vel_der_Pipeline_add_constant_loop|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  vel_der_Pipeline_add_constant_loop|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  vel_der_Pipeline_add_constant_loop|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  vel_der_Pipeline_add_constant_loop|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  vel_der_Pipeline_add_constant_loop|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  vel_der_Pipeline_add_constant_loop|  return value|
|p_read                  |   in|   85|     ap_none|                              p_read|        scalar|
|p_read1                 |   in|   85|     ap_none|                             p_read1|        scalar|
|p_read2                 |   in|   85|     ap_none|                             p_read2|        scalar|
|p_read3                 |   in|   85|     ap_none|                             p_read3|        scalar|
|p_read4                 |   in|   85|     ap_none|                             p_read4|        scalar|
|p_read5                 |   in|   85|     ap_none|                             p_read5|        scalar|
|r_in_V_2_03_out         |  out|   86|      ap_vld|                     r_in_V_2_03_out|       pointer|
|r_in_V_2_03_out_ap_vld  |  out|    1|      ap_vld|                     r_in_V_2_03_out|       pointer|
|r_in_V_1_02_out         |  out|   86|      ap_vld|                     r_in_V_1_02_out|       pointer|
|r_in_V_1_02_out_ap_vld  |  out|    1|      ap_vld|                     r_in_V_1_02_out|       pointer|
|r_in_V_0_01_out         |  out|   86|      ap_vld|                     r_in_V_0_01_out|       pointer|
|r_in_V_0_01_out_ap_vld  |  out|    1|      ap_vld|                     r_in_V_0_01_out|       pointer|
+------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.82>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_in_V_1 = alloca i32 1"   --->   Operation 5 'alloca' 'r_in_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r_in_V_1_1 = alloca i32 1"   --->   Operation 6 'alloca' 'r_in_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_in_V_1_2 = alloca i32 1"   --->   Operation 7 'alloca' 'r_in_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_1 = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %p_read5"   --->   Operation 8 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_2 = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %p_read4"   --->   Operation 9 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_3 = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %p_read3"   --->   Operation 10 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_4 = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %p_read2"   --->   Operation 11 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_5 = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %p_read1"   --->   Operation 12 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_6 = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %p_read"   --->   Operation 13 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_3 = load i2 %i" [src/runge_kutta_45.cpp:29]   --->   Operation 16 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.95ns)   --->   "%icmp_ln29 = icmp_eq  i2 %i_3, i2 3" [src/runge_kutta_45.cpp:29]   --->   Operation 17 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.56ns)   --->   "%add_ln29 = add i2 %i_3, i2 1" [src/runge_kutta_45.cpp:29]   --->   Operation 19 'add' 'add_ln29' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.body.split, void %for.body12.preheader.exitStub" [src/runge_kutta_45.cpp:29]   --->   Operation 20 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [src/runge_kutta_45.cpp:30]   --->   Operation 21 'specpipeline' 'specpipeline_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/runge_kutta_45.cpp:29]   --->   Operation 22 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.70ns)   --->   "%lhs = mux i85 @_ssdm_op_Mux.ap_auto.3i85.i2, i85 %p_read_6, i85 %p_read_5, i85 %p_read_4, i2 %i_3"   --->   Operation 23 'mux' 'lhs' <Predicate = (!icmp_ln29)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i85 %lhs"   --->   Operation 24 'sext' 'sext_ln859' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.70ns)   --->   "%rhs = mux i85 @_ssdm_op_Mux.ap_auto.3i85.i2, i85 %p_read_3, i85 %p_read_2, i85 %p_read_1, i2 %i_3"   --->   Operation 25 'mux' 'rhs' <Predicate = (!icmp_ln29)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln859_1 = sext i85 %rhs"   --->   Operation 26 'sext' 'sext_ln859_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (4.12ns)   --->   "%r_in_V_1_4 = add i86 %sext_ln859_1, i86 %sext_ln859"   --->   Operation 27 'add' 'r_in_V_1_4' <Predicate = (!icmp_ln29)> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.95ns)   --->   "%switch_ln31 = switch i2 %i_3, void %branch2, i2 0, void %for.body.split.for.body.split9_crit_edge, i2 1, void %for.body.split.for.body.split9_crit_edge12" [src/runge_kutta_45.cpp:31]   --->   Operation 28 'switch' 'switch_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.95>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln31 = store i86 %r_in_V_1_4, i86 %r_in_V_1_1" [src/runge_kutta_45.cpp:31]   --->   Operation 29 'store' 'store_ln31' <Predicate = (!icmp_ln29 & i_3 == 1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body.split9" [src/runge_kutta_45.cpp:31]   --->   Operation 30 'br' 'br_ln31' <Predicate = (!icmp_ln29 & i_3 == 1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln31 = store i86 %r_in_V_1_4, i86 %r_in_V_1" [src/runge_kutta_45.cpp:31]   --->   Operation 31 'store' 'store_ln31' <Predicate = (!icmp_ln29 & i_3 == 0)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body.split9" [src/runge_kutta_45.cpp:31]   --->   Operation 32 'br' 'br_ln31' <Predicate = (!icmp_ln29 & i_3 == 0)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln31 = store i86 %r_in_V_1_4, i86 %r_in_V_1_2" [src/runge_kutta_45.cpp:31]   --->   Operation 33 'store' 'store_ln31' <Predicate = (!icmp_ln29 & i_3 != 0 & i_3 != 1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body.split9" [src/runge_kutta_45.cpp:31]   --->   Operation 34 'br' 'br_ln31' <Predicate = (!icmp_ln29 & i_3 != 0 & i_3 != 1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln29 = store i2 %add_ln29, i2 %i" [src/runge_kutta_45.cpp:29]   --->   Operation 35 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body" [src/runge_kutta_45.cpp:29]   --->   Operation 36 'br' 'br_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%r_in_V_1_load = load i86 %r_in_V_1"   --->   Operation 37 'load' 'r_in_V_1_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%r_in_V_1_1_load = load i86 %r_in_V_1_1"   --->   Operation 38 'load' 'r_in_V_1_1_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%r_in_V_1_2_load = load i86 %r_in_V_1_2"   --->   Operation 39 'load' 'r_in_V_1_2_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i86P0A, i86 %r_in_V_2_03_out, i86 %r_in_V_1_2_load"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i86P0A, i86 %r_in_V_1_02_out, i86 %r_in_V_1_1_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i86P0A, i86 %r_in_V_0_01_out, i86 %r_in_V_1_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_in_V_2_03_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ r_in_V_1_02_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ r_in_V_0_01_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01]
r_in_V_1              (alloca           ) [ 01]
r_in_V_1_1            (alloca           ) [ 01]
r_in_V_1_2            (alloca           ) [ 01]
p_read_1              (read             ) [ 00]
p_read_2              (read             ) [ 00]
p_read_3              (read             ) [ 00]
p_read_4              (read             ) [ 00]
p_read_5              (read             ) [ 00]
p_read_6              (read             ) [ 00]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
i_3                   (load             ) [ 01]
icmp_ln29             (icmp             ) [ 01]
speclooptripcount_ln0 (speclooptripcount) [ 00]
add_ln29              (add              ) [ 00]
br_ln29               (br               ) [ 00]
specpipeline_ln30     (specpipeline     ) [ 00]
specloopname_ln29     (specloopname     ) [ 00]
lhs                   (mux              ) [ 00]
sext_ln859            (sext             ) [ 00]
rhs                   (mux              ) [ 00]
sext_ln859_1          (sext             ) [ 00]
r_in_V_1_4            (add              ) [ 00]
switch_ln31           (switch           ) [ 00]
store_ln31            (store            ) [ 00]
br_ln31               (br               ) [ 00]
store_ln31            (store            ) [ 00]
br_ln31               (br               ) [ 00]
store_ln31            (store            ) [ 00]
br_ln31               (br               ) [ 00]
store_ln29            (store            ) [ 00]
br_ln29               (br               ) [ 00]
r_in_V_1_load         (load             ) [ 00]
r_in_V_1_1_load       (load             ) [ 00]
r_in_V_1_2_load       (load             ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="r_in_V_2_03_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_2_03_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="r_in_V_1_02_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_1_02_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="r_in_V_0_01_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_0_01_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i85"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i85.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i86P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="r_in_V_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_in_V_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="r_in_V_1_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_in_V_1_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="r_in_V_1_2_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_in_V_1_2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_read_1_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="85" slack="0"/>
<pin id="64" dir="0" index="1" bw="85" slack="0"/>
<pin id="65" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_read_2_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="85" slack="0"/>
<pin id="70" dir="0" index="1" bw="85" slack="0"/>
<pin id="71" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_read_3_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="85" slack="0"/>
<pin id="76" dir="0" index="1" bw="85" slack="0"/>
<pin id="77" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_read_4_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="85" slack="0"/>
<pin id="82" dir="0" index="1" bw="85" slack="0"/>
<pin id="83" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read_5_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="85" slack="0"/>
<pin id="88" dir="0" index="1" bw="85" slack="0"/>
<pin id="89" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read_6_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="85" slack="0"/>
<pin id="94" dir="0" index="1" bw="85" slack="0"/>
<pin id="95" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln0_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="86" slack="0"/>
<pin id="101" dir="0" index="2" bw="86" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="write_ln0_write_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="86" slack="0"/>
<pin id="108" dir="0" index="2" bw="86" slack="0"/>
<pin id="109" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln0_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="86" slack="0"/>
<pin id="115" dir="0" index="2" bw="86" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln0_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="2" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_3_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2" slack="0"/>
<pin id="126" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln29_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="0"/>
<pin id="129" dir="0" index="1" bw="2" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln29_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="lhs_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="85" slack="0"/>
<pin id="141" dir="0" index="1" bw="85" slack="0"/>
<pin id="142" dir="0" index="2" bw="85" slack="0"/>
<pin id="143" dir="0" index="3" bw="85" slack="0"/>
<pin id="144" dir="0" index="4" bw="2" slack="0"/>
<pin id="145" dir="1" index="5" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sext_ln859_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="85" slack="0"/>
<pin id="153" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="rhs_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="85" slack="0"/>
<pin id="157" dir="0" index="1" bw="85" slack="0"/>
<pin id="158" dir="0" index="2" bw="85" slack="0"/>
<pin id="159" dir="0" index="3" bw="85" slack="0"/>
<pin id="160" dir="0" index="4" bw="2" slack="0"/>
<pin id="161" dir="1" index="5" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sext_ln859_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="85" slack="0"/>
<pin id="169" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859_1/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="r_in_V_1_4_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="85" slack="0"/>
<pin id="173" dir="0" index="1" bw="85" slack="0"/>
<pin id="174" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_in_V_1_4/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln31_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="86" slack="0"/>
<pin id="179" dir="0" index="1" bw="86" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln31_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="86" slack="0"/>
<pin id="184" dir="0" index="1" bw="86" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln31_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="86" slack="0"/>
<pin id="189" dir="0" index="1" bw="86" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln29_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="0" index="1" bw="2" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="r_in_V_1_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="86" slack="0"/>
<pin id="199" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_in_V_1_load/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="r_in_V_1_1_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="86" slack="0"/>
<pin id="203" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_in_V_1_1_load/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="r_in_V_1_2_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="86" slack="0"/>
<pin id="207" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_in_V_1_2_load/1 "/>
</bind>
</comp>

<comp id="209" class="1005" name="i_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="0"/>
<pin id="211" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="216" class="1005" name="r_in_V_1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="86" slack="0"/>
<pin id="218" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opset="r_in_V_1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="r_in_V_1_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="86" slack="0"/>
<pin id="224" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opset="r_in_V_1_1 "/>
</bind>
</comp>

<comp id="228" class="1005" name="r_in_V_1_2_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="86" slack="0"/>
<pin id="230" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opset="r_in_V_1_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="44" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="124" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="124" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="92" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="86" pin="2"/><net_sink comp="139" pin=2"/></net>

<net id="149"><net_src comp="80" pin="2"/><net_sink comp="139" pin=3"/></net>

<net id="150"><net_src comp="124" pin="1"/><net_sink comp="139" pin=4"/></net>

<net id="154"><net_src comp="139" pin="5"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="74" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="68" pin="2"/><net_sink comp="155" pin=2"/></net>

<net id="165"><net_src comp="62" pin="2"/><net_sink comp="155" pin=3"/></net>

<net id="166"><net_src comp="124" pin="1"/><net_sink comp="155" pin=4"/></net>

<net id="170"><net_src comp="155" pin="5"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="151" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="171" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="171" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="133" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="197" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="204"><net_src comp="201" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="212"><net_src comp="46" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="219"><net_src comp="50" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="225"><net_src comp="54" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="231"><net_src comp="58" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="205" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_in_V_2_03_out | {1 }
	Port: r_in_V_1_02_out | {1 }
	Port: r_in_V_0_01_out | {1 }
 - Input state : 
	Port: vel_der_Pipeline_add_constant_loop : p_read | {1 }
	Port: vel_der_Pipeline_add_constant_loop : p_read1 | {1 }
	Port: vel_der_Pipeline_add_constant_loop : p_read2 | {1 }
	Port: vel_der_Pipeline_add_constant_loop : p_read3 | {1 }
	Port: vel_der_Pipeline_add_constant_loop : p_read4 | {1 }
	Port: vel_der_Pipeline_add_constant_loop : p_read5 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln29 : 2
		add_ln29 : 2
		br_ln29 : 3
		lhs : 2
		sext_ln859 : 3
		rhs : 2
		sext_ln859_1 : 3
		r_in_V_1_4 : 4
		switch_ln31 : 2
		store_ln31 : 5
		store_ln31 : 5
		store_ln31 : 5
		store_ln29 : 3
		r_in_V_1_load : 1
		r_in_V_1_1_load : 1
		r_in_V_1_2_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |     add_ln29_fu_133    |    0    |    10   |
|          |    r_in_V_1_4_fu_171   |    0    |    92   |
|----------|------------------------|---------|---------|
|    mux   |       lhs_fu_139       |    0    |    14   |
|          |       rhs_fu_155       |    0    |    14   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln29_fu_127    |    0    |    8    |
|----------|------------------------|---------|---------|
|          |   p_read_1_read_fu_62  |    0    |    0    |
|          |   p_read_2_read_fu_68  |    0    |    0    |
|   read   |   p_read_3_read_fu_74  |    0    |    0    |
|          |   p_read_4_read_fu_80  |    0    |    0    |
|          |   p_read_5_read_fu_86  |    0    |    0    |
|          |   p_read_6_read_fu_92  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |  write_ln0_write_fu_98 |    0    |    0    |
|   write  | write_ln0_write_fu_105 |    0    |    0    |
|          | write_ln0_write_fu_112 |    0    |    0    |
|----------|------------------------|---------|---------|
|   sext   |    sext_ln859_fu_151   |    0    |    0    |
|          |   sext_ln859_1_fu_167  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   138   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_209    |    2   |
|r_in_V_1_1_reg_222|   86   |
|r_in_V_1_2_reg_228|   86   |
| r_in_V_1_reg_216 |   86   |
+------------------+--------+
|       Total      |   260  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   138  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   260  |    -   |
+-----------+--------+--------+
|   Total   |   260  |   138  |
+-----------+--------+--------+
