

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Tue Feb 16 19:25:39 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,delta=1
     9                           	psect	text1,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14  0000                     
    15                           ; Version 2.20
    16                           ; Generated 12/02/2020 GMT
    17                           ; 
    18                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49  0000                     _PORTBbits	set	3969
    50  0000                     _ADRESH	set	4036
    51  0000                     _ADCON0bits	set	4034
    52  0000                     _ADCON0	set	4034
    53  0000                     _ADCON1	set	4033
    54  0000                     _ADCON2	set	4032
    55  0000                     _CCP2CON	set	4026
    56  0000                     _T2CON	set	4042
    57  0000                     _TRISBbits	set	3987
    58  0000                     _CCPR2L	set	4027
    59  0000                     _PR2	set	4043
    60                           
    61                           ; #config settings
    62                           
    63                           	psect	cinit
    64  007F9C                     __pcinit:
    65                           	callstack 0
    66  007F9C                     start_initialization:
    67                           	callstack 0
    68  007F9C                     __initialization:
    69                           	callstack 0
    70                           
    71                           ; Clear objects allocated to COMRAM (2 bytes)
    72  007F9C  6A02               	clrf	(__pbssCOMRAM+1)& (0+255),c
    73  007F9E  6A01               	clrf	__pbssCOMRAM& (0+255),c
    74  007FA0                     end_of_initialization:
    75                           	callstack 0
    76  007FA0                     __end_of__initialization:
    77                           	callstack 0
    78  007FA0  0100               	movlb	0
    79  007FA2  EFE3  F03F         	goto	_main	;jump to C main() function
    80                           
    81                           	psect	bssCOMRAM
    82  000001                     __pbssCOMRAM:
    83                           	callstack 0
    84  000001                     _res_ad:
    85                           	callstack 0
    86  000001                     	ds	2
    87                           
    88                           	psect	cstackCOMRAM
    89  000000                     __pcstackCOMRAM:
    90                           	callstack 0
    91  000000                     
    92                           ; 1 bytes @ 0x0
    93 ;;
    94 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    95 ;;
    96 ;; *************** function _main *****************
    97 ;; Defined at:
    98 ;;		line 29 in file "maincode.c"
    99 ;; Parameters:    Size  Location     Type
   100 ;;		None
   101 ;; Auto vars:     Size  Location     Type
   102 ;;		None
   103 ;; Return value:  Size  Location     Type
   104 ;;                  1    wreg      void 
   105 ;; Registers used:
   106 ;;		wreg, status,2, cstack
   107 ;; Tracked objects:
   108 ;;		On entry : 0/0
   109 ;;		On exit  : 0/0
   110 ;;		Unchanged: 0/0
   111 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   112 ;;      Params:         0       0       0       0       0       0       0       0       0
   113 ;;      Locals:         0       0       0       0       0       0       0       0       0
   114 ;;      Temps:          0       0       0       0       0       0       0       0       0
   115 ;;      Totals:         0       0       0       0       0       0       0       0       0
   116 ;;Total ram usage:        0 bytes
   117 ;; Hardware stack levels required when called:    1
   118 ;; This function calls:
   119 ;;		_init_config
   120 ;; This function is called by:
   121 ;;		Startup code after reset
   122 ;; This function uses a non-reentrant model
   123 ;;
   124                           
   125                           	psect	text0
   126  007FC6                     __ptext0:
   127                           	callstack 0
   128  007FC6                     _main:
   129                           	callstack 30
   130  007FC6                     
   131                           ;maincode.c: 30:     init_config();
   132  007FC6  ECD3  F03F         	call	_init_config	;wreg free
   133  007FCA                     l722:
   134                           
   135                           ;maincode.c: 32:         ADCON0bits.GODONE = 1;
   136  007FCA  82C2               	bsf	194,1,c	;volatile
   137  007FCC                     l33:
   138  007FCC  B2C2               	btfsc	194,1,c	;volatile
   139  007FCE  EFEB  F03F         	goto	u11
   140  007FD2  EFED  F03F         	goto	u10
   141  007FD6                     u11:
   142  007FD6  EFE6  F03F         	goto	l33
   143  007FDA                     u10:
   144  007FDA                     
   145                           ;maincode.c: 34:         CCPR2L = ADRESH;
   146  007FDA  CFC4 FFBB          	movff	4036,4027	;volatile
   147                           
   148                           ;maincode.c: 35:         if(PORTBbits.RB0 == 1){
   149  007FDE  A081               	btfss	129,0,c	;volatile
   150  007FE0  EFF4  F03F         	goto	u21
   151  007FE4  EFF6  F03F         	goto	u20
   152  007FE8                     u21:
   153  007FE8  EFFA  F03F         	goto	l726
   154  007FEC                     u20:
   155  007FEC                     
   156                           ;maincode.c: 36:             CCP2CON = 0x0C;
   157  007FEC  0E0C               	movlw	12
   158  007FEE  6EBA               	movwf	186,c	;volatile
   159                           
   160                           ;maincode.c: 37:         }
   161  007FF0  EFE5  F03F         	goto	l722
   162  007FF4                     l726:
   163                           
   164                           ;maincode.c: 39:             CCP2CON = 0x00;
   165  007FF4  0E00               	movlw	0
   166  007FF6  6EBA               	movwf	186,c	;volatile
   167  007FF8  EFE5  F03F         	goto	l722
   168  007FFC  EF00  F000         	goto	start
   169  008000                     __end_of_main:
   170                           	callstack 0
   171                           
   172 ;; *************** function _init_config *****************
   173 ;; Defined at:
   174 ;;		line 17 in file "maincode.c"
   175 ;; Parameters:    Size  Location     Type
   176 ;;		None
   177 ;; Auto vars:     Size  Location     Type
   178 ;;		None
   179 ;; Return value:  Size  Location     Type
   180 ;;                  1    wreg      void 
   181 ;; Registers used:
   182 ;;		wreg, status,2
   183 ;; Tracked objects:
   184 ;;		On entry : 0/0
   185 ;;		On exit  : 0/0
   186 ;;		Unchanged: 0/0
   187 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   188 ;;      Params:         0       0       0       0       0       0       0       0       0
   189 ;;      Locals:         0       0       0       0       0       0       0       0       0
   190 ;;      Temps:          0       0       0       0       0       0       0       0       0
   191 ;;      Totals:         0       0       0       0       0       0       0       0       0
   192 ;;Total ram usage:        0 bytes
   193 ;; Hardware stack levels used:    1
   194 ;; This function calls:
   195 ;;		Nothing
   196 ;; This function is called by:
   197 ;;		_main
   198 ;; This function uses a non-reentrant model
   199 ;;
   200                           
   201                           	psect	text1
   202  007FA6                     __ptext1:
   203                           	callstack 0
   204  007FA6                     _init_config:
   205                           	callstack 30
   206  007FA6                     
   207                           ;maincode.c: 18:     PR2 = 249;
   208  007FA6  0EF9               	movlw	249
   209  007FA8  6ECB               	movwf	203,c	;volatile
   210                           
   211                           ;maincode.c: 19:     CCPR2L = 125;
   212  007FAA  0E7D               	movlw	125
   213  007FAC  6EBB               	movwf	187,c	;volatile
   214  007FAE                     
   215                           ;maincode.c: 21:     TRISBbits.RB3 = 0;
   216  007FAE  9693               	bcf	147,3,c	;volatile
   217                           
   218                           ;maincode.c: 22:     T2CON = 0x06;
   219  007FB0  0E06               	movlw	6
   220  007FB2  6ECA               	movwf	202,c	;volatile
   221                           
   222                           ;maincode.c: 23:     CCP2CON = 0x0C;
   223  007FB4  0E0C               	movlw	12
   224  007FB6  6EBA               	movwf	186,c	;volatile
   225                           
   226                           ;maincode.c: 24:     ADCON2 = 0x24;
   227  007FB8  0E24               	movlw	36
   228  007FBA  6EC0               	movwf	192,c	;volatile
   229                           
   230                           ;maincode.c: 25:     ADCON1 = 0x0E;
   231  007FBC  0E0E               	movlw	14
   232  007FBE  6EC1               	movwf	193,c	;volatile
   233                           
   234                           ;maincode.c: 26:     ADCON0 = 0x01;
   235  007FC0  0E01               	movlw	1
   236  007FC2  6EC2               	movwf	194,c	;volatile
   237  007FC4  0012               	return		;funcret
   238  007FC6                     __end_of_init_config:
   239                           	callstack 0
   240  0000                     
   241                           	psect	rparam
   242  0000                     
   243                           	psect	idloc
   244                           
   245                           ;Config register IDLOC0 @ 0x200000
   246                           ;	unspecified, using default values
   247  200000                     	org	2097152
   248  200000  FF                 	db	255
   249                           
   250                           ;Config register IDLOC1 @ 0x200001
   251                           ;	unspecified, using default values
   252  200001                     	org	2097153
   253  200001  FF                 	db	255
   254                           
   255                           ;Config register IDLOC2 @ 0x200002
   256                           ;	unspecified, using default values
   257  200002                     	org	2097154
   258  200002  FF                 	db	255
   259                           
   260                           ;Config register IDLOC3 @ 0x200003
   261                           ;	unspecified, using default values
   262  200003                     	org	2097155
   263  200003  FF                 	db	255
   264                           
   265                           ;Config register IDLOC4 @ 0x200004
   266                           ;	unspecified, using default values
   267  200004                     	org	2097156
   268  200004  FF                 	db	255
   269                           
   270                           ;Config register IDLOC5 @ 0x200005
   271                           ;	unspecified, using default values
   272  200005                     	org	2097157
   273  200005  FF                 	db	255
   274                           
   275                           ;Config register IDLOC6 @ 0x200006
   276                           ;	unspecified, using default values
   277  200006                     	org	2097158
   278  200006  FF                 	db	255
   279                           
   280                           ;Config register IDLOC7 @ 0x200007
   281                           ;	unspecified, using default values
   282  200007                     	org	2097159
   283  200007  FF                 	db	255
   284                           
   285                           	psect	config
   286                           
   287                           ;Config register CONFIG1L @ 0x300000
   288                           ;	PLL Prescaler Selection bits
   289                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   290                           ;	System Clock Postscaler Selection bits
   291                           ;	CPUDIV = OSC4_PLL6, [Primary Oscillator Src: /4][96 MHz PLL Src: /6]
   292                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   293                           ;	USBDIV = 0x0, unprogrammed default
   294  300000                     	org	3145728
   295  300000  18                 	db	24
   296                           
   297                           ;Config register CONFIG1H @ 0x300001
   298                           ;	Oscillator Selection bits
   299                           ;	FOSC = XTPLL_XT, XT oscillator, PLL enabled (XTPLL)
   300                           ;	Fail-Safe Clock Monitor Enable bit
   301                           ;	FCMEN = 0x0, unprogrammed default
   302                           ;	Internal/External Oscillator Switchover bit
   303                           ;	IESO = 0x0, unprogrammed default
   304  300001                     	org	3145729
   305  300001  02                 	db	2
   306                           
   307                           ;Config register CONFIG2L @ 0x300002
   308                           ;	Power-up Timer Enable bit
   309                           ;	PWRT = ON, PWRT enabled
   310                           ;	Brown-out Reset Enable bits
   311                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   312                           ;	Brown-out Reset Voltage bits
   313                           ;	BORV = 0x3, unprogrammed default
   314                           ;	USB Voltage Regulator Enable bit
   315                           ;	VREGEN = 0x0, unprogrammed default
   316  300002                     	org	3145730
   317  300002  18                 	db	24
   318                           
   319                           ;Config register CONFIG2H @ 0x300003
   320                           ;	Watchdog Timer Enable bit
   321                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   322                           ;	Watchdog Timer Postscale Select bits
   323                           ;	WDTPS = 0xF, unprogrammed default
   324  300003                     	org	3145731
   325  300003  1E                 	db	30
   326                           
   327                           ; Padding undefined space
   328  300004                     	org	3145732
   329  300004  FF                 	db	255
   330                           
   331                           ;Config register CONFIG3H @ 0x300005
   332                           ;	CCP2 MUX bit
   333                           ;	CCP2MX = OFF, CCP2 input/output is multiplexed with RB3
   334                           ;	PORTB A/D Enable bit
   335                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   336                           ;	Low-Power Timer 1 Oscillator Enable bit
   337                           ;	LPT1OSC = 0x0, unprogrammed default
   338                           ;	MCLR Pin Enable bit
   339                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   340  300005                     	org	3145733
   341  300005  80                 	db	128
   342                           
   343                           ;Config register CONFIG4L @ 0x300006
   344                           ;	Stack Full/Underflow Reset Enable bit
   345                           ;	STVREN = 0x1, unprogrammed default
   346                           ;	Single-Supply ICSP Enable bit
   347                           ;	LVP = OFF, Single-Supply ICSP disabled
   348                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   349                           ;	ICPRT = 0x0, unprogrammed default
   350                           ;	Extended Instruction Set Enable bit
   351                           ;	XINST = 0x0, unprogrammed default
   352                           ;	Background Debugger Enable bit
   353                           ;	DEBUG = 0x1, unprogrammed default
   354  300006                     	org	3145734
   355  300006  81                 	db	129
   356                           
   357                           ; Padding undefined space
   358  300007                     	org	3145735
   359  300007  FF                 	db	255
   360                           
   361                           ;Config register CONFIG5L @ 0x300008
   362                           ;	unspecified, using default values
   363                           ;	Code Protection bit
   364                           ;	CP0 = 0x1, unprogrammed default
   365                           ;	Code Protection bit
   366                           ;	CP1 = 0x1, unprogrammed default
   367                           ;	Code Protection bit
   368                           ;	CP2 = 0x1, unprogrammed default
   369                           ;	Code Protection bit
   370                           ;	CP3 = 0x1, unprogrammed default
   371  300008                     	org	3145736
   372  300008  0F                 	db	15
   373                           
   374                           ;Config register CONFIG5H @ 0x300009
   375                           ;	unspecified, using default values
   376                           ;	Boot Block Code Protection bit
   377                           ;	CPB = 0x1, unprogrammed default
   378                           ;	Data EEPROM Code Protection bit
   379                           ;	CPD = 0x1, unprogrammed default
   380  300009                     	org	3145737
   381  300009  C0                 	db	192
   382                           
   383                           ;Config register CONFIG6L @ 0x30000A
   384                           ;	unspecified, using default values
   385                           ;	Write Protection bit
   386                           ;	WRT0 = 0x1, unprogrammed default
   387                           ;	Write Protection bit
   388                           ;	WRT1 = 0x1, unprogrammed default
   389                           ;	Write Protection bit
   390                           ;	WRT2 = 0x1, unprogrammed default
   391                           ;	Write Protection bit
   392                           ;	WRT3 = 0x1, unprogrammed default
   393  30000A                     	org	3145738
   394  30000A  0F                 	db	15
   395                           
   396                           ;Config register CONFIG6H @ 0x30000B
   397                           ;	unspecified, using default values
   398                           ;	Configuration Register Write Protection bit
   399                           ;	WRTC = 0x1, unprogrammed default
   400                           ;	Boot Block Write Protection bit
   401                           ;	WRTB = 0x1, unprogrammed default
   402                           ;	Data EEPROM Write Protection bit
   403                           ;	WRTD = 0x1, unprogrammed default
   404  30000B                     	org	3145739
   405  30000B  E0                 	db	224
   406                           
   407                           ;Config register CONFIG7L @ 0x30000C
   408                           ;	unspecified, using default values
   409                           ;	Table Read Protection bit
   410                           ;	EBTR0 = 0x1, unprogrammed default
   411                           ;	Table Read Protection bit
   412                           ;	EBTR1 = 0x1, unprogrammed default
   413                           ;	Table Read Protection bit
   414                           ;	EBTR2 = 0x1, unprogrammed default
   415                           ;	Table Read Protection bit
   416                           ;	EBTR3 = 0x1, unprogrammed default
   417  30000C                     	org	3145740
   418  30000C  0F                 	db	15
   419                           
   420                           ;Config register CONFIG7H @ 0x30000D
   421                           ;	unspecified, using default values
   422                           ;	Boot Block Table Read Protection bit
   423                           ;	EBTRB = 0x1, unprogrammed default
   424  30000D                     	org	3145741
   425  30000D  40                 	db	64
   426                           tosu	equ	0xFFF
   427                           tosh	equ	0xFFE
   428                           tosl	equ	0xFFD
   429                           stkptr	equ	0xFFC
   430                           pclatu	equ	0xFFB
   431                           pclath	equ	0xFFA
   432                           pcl	equ	0xFF9
   433                           tblptru	equ	0xFF8
   434                           tblptrh	equ	0xFF7
   435                           tblptrl	equ	0xFF6
   436                           tablat	equ	0xFF5
   437                           prodh	equ	0xFF4
   438                           prodl	equ	0xFF3
   439                           indf0	equ	0xFEF
   440                           postinc0	equ	0xFEE
   441                           postdec0	equ	0xFED
   442                           preinc0	equ	0xFEC
   443                           plusw0	equ	0xFEB
   444                           fsr0h	equ	0xFEA
   445                           fsr0l	equ	0xFE9
   446                           wreg	equ	0xFE8
   447                           indf1	equ	0xFE7
   448                           postinc1	equ	0xFE6
   449                           postdec1	equ	0xFE5
   450                           preinc1	equ	0xFE4
   451                           plusw1	equ	0xFE3
   452                           fsr1h	equ	0xFE2
   453                           fsr1l	equ	0xFE1
   454                           bsr	equ	0xFE0
   455                           indf2	equ	0xFDF
   456                           postinc2	equ	0xFDE
   457                           postdec2	equ	0xFDD
   458                           preinc2	equ	0xFDC
   459                           plusw2	equ	0xFDB
   460                           fsr2h	equ	0xFDA
   461                           fsr2l	equ	0xFD9
   462                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         2
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                        _init_config
 ---------------------------------------------------------------------------------
 (1) _init_config                                          0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _init_config

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             7FF      0       0      21        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      0       2       1        2.1%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0       2      20        0.0%
DATA                 0      0       2       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Tue Feb 16 19:25:39 2021

                     l33 7FCC                       l27 7FC4                       l35 7FDA  
                     u10 7FDA                       u11 7FD6                       u20 7FEC  
                     u21 7FE8                      l720 7FC6                      l722 7FCA  
                    l716 7FA6                      l724 7FEC                      l718 7FAE  
                    l726 7FF4                      _PR2 000FCB                     _main 7FC6  
                   start 0000             ___param_bank 000000                    ?_main 0000  
                  _T2CON 000FCA             ?_init_config 0000          __initialization 7F9C  
           __end_of_main 8000                   ??_main 0000            __activetblptr 000000  
                 _ADCON0 000FC2                   _ADCON1 000FC1                   _ADCON2 000FC0  
                 _ADRESH 000FC4                   _CCPR2L 000FBB                   _res_ad 0001  
             __accesstop 0060  __end_of__initialization 7FA0            ___rparam_used 000001  
         __pcstackCOMRAM 0000     __size_of_init_config 0020                  _CCP2CON 000FBA  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7F9C  
                __ramtop 0800                  __ptext0 7FC6                  __ptext1 7FA6  
   end_of_initialization 7FA0                _PORTBbits 000F81                _TRISBbits 000F93  
    start_initialization 7F9C            ??_init_config 0000              __pbssCOMRAM 0001  
    __end_of_init_config 7FC6               _ADCON0bits 000FC2                 __Hrparam 0000  
               __Lrparam 0000              _init_config 7FA6            __size_of_main 003A  
