{"1.0.0":{"info":{"author":"Hugh Jackson","author_email":"","bugtrack_url":null,"classifiers":["Development Status :: 5 - Production/Stable","Intended Audience :: Developers","License :: OSI Approved :: GNU General Public License v3 (GPLv3)","Operating System :: OS Independent","Programming Language :: Python","Programming Language :: Python :: 3","Programming Language :: Python :: 3 :: Only","Programming Language :: Python :: 3.5","Programming Language :: Python :: 3.6","Programming Language :: Python :: 3.7","Programming Language :: Python :: 3.8","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/SystemRDL/PeakRDL-verilog","keywords":"","license":"","maintainer":"","maintainer_email":"","name":"peakrdl-verilog","package_url":"https://pypi.org/project/peakrdl-verilog/","platform":null,"project_url":"https://pypi.org/project/peakrdl-verilog/","project_urls":{"Homepage":"https://github.com/SystemRDL/PeakRDL-verilog","Source":"https://github.com/SystemRDL/PeakRDL-verilog","Tracker":"https://github.com/SystemRDL/PeakRDL-verilog/issues"},"provides_extra":null,"release_url":"https://pypi.org/project/peakrdl-verilog/1.0.0/","requires_dist":null,"requires_python":"","summary":"Generate verilog register module from compiled SystemRDL input","version":"1.0.0","yanked":false,"yanked_reason":null},"last_serial":16053806,"urls":[{"comment_text":"","digests":{"blake2b_256":"27e82507043c5d2640b494c60c50d31ae0440d54316d8ed2ffe31ac9186033b7","md5":"f8d2de3b9b4f2c9e9f9a8560b2e21dd9","sha256":"2e7c5b8bf59b992062393fc1218a426b13db665a6d7cf354d29ffd3ea7c2b103"},"downloads":-1,"filename":"peakrdl_verilog-1.0.0-py3.10.egg","has_sig":false,"md5_digest":"f8d2de3b9b4f2c9e9f9a8560b2e21dd9","packagetype":"bdist_egg","python_version":"1.0.0","requires_python":null,"size":26788,"upload_time":"2022-12-09T22:40:42","upload_time_iso_8601":"2022-12-09T22:40:42.743735Z","url":"https://files.pythonhosted.org/packages/27/e8/2507043c5d2640b494c60c50d31ae0440d54316d8ed2ffe31ac9186033b7/peakrdl_verilog-1.0.0-py3.10.egg","yanked":false,"yanked_reason":null},{"comment_text":"","digests":{"blake2b_256":"4000e0108a2f02ef68eee577307fb233d8dcf9574b4151614e82636501283345","md5":"5791ed0bd9dddf89a08249a47eda4b2a","sha256":"255aa5154ba34156a93e2e065eaf98e5857f78207188f27bdea61284057d2959"},"downloads":-1,"filename":"peakrdl-verilog-1.0.0.tar.gz","has_sig":false,"md5_digest":"5791ed0bd9dddf89a08249a47eda4b2a","packagetype":"sdist","python_version":"source","requires_python":null,"size":28574,"upload_time":"2022-12-09T22:40:45","upload_time_iso_8601":"2022-12-09T22:40:45.041561Z","url":"https://files.pythonhosted.org/packages/40/00/e0108a2f02ef68eee577307fb233d8dcf9574b4151614e82636501283345/peakrdl-verilog-1.0.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]}}