/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [17:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [9:0] celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire [29:0] celloutsig_0_38z;
  reg [31:0] celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [14:0] celloutsig_0_56z;
  wire [16:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_27z = celloutsig_0_16z ? celloutsig_0_9z : celloutsig_0_22z;
  assign celloutsig_0_55z = celloutsig_0_5z[0] ? celloutsig_0_10z[3] : celloutsig_0_8z[0];
  assign celloutsig_1_3z = celloutsig_1_0z[1] ? celloutsig_1_0z[4] : in_data[175];
  assign celloutsig_0_45z = celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_3z[23];
  assign celloutsig_1_10z = celloutsig_1_5z ? in_data[118] : celloutsig_1_1z;
  assign celloutsig_0_11z = celloutsig_0_8z[0] ? celloutsig_0_7z : celloutsig_0_10z[1];
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[89] : in_data[84];
  assign celloutsig_0_16z = celloutsig_0_7z ? celloutsig_0_11z : celloutsig_0_8z[1];
  assign celloutsig_0_17z = celloutsig_0_1z ? celloutsig_0_8z[1] : celloutsig_0_8z[0];
  assign celloutsig_0_21z = celloutsig_0_14z ? celloutsig_0_19z : celloutsig_0_18z[7];
  assign celloutsig_1_7z = celloutsig_1_4z ^ celloutsig_1_5z;
  assign celloutsig_1_8z = celloutsig_1_0z[3] ^ celloutsig_1_2z;
  assign celloutsig_1_9z = celloutsig_1_7z ^ in_data[160];
  assign celloutsig_1_12z = celloutsig_1_8z ^ celloutsig_1_9z;
  assign celloutsig_0_7z = celloutsig_0_0z ^ celloutsig_0_3z[0];
  assign celloutsig_0_12z = celloutsig_0_45z ^ celloutsig_0_8z[2];
  assign celloutsig_0_14z = in_data[27] ^ in_data[68];
  assign celloutsig_0_19z = celloutsig_0_13z ^ in_data[72];
  assign celloutsig_0_20z = celloutsig_0_3z[6] ^ celloutsig_0_0z;
  assign celloutsig_0_25z = celloutsig_0_20z ^ celloutsig_0_17z;
  assign celloutsig_0_29z = { celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_14z } << { celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_33z = celloutsig_0_3z[15:6] << { celloutsig_0_22z, celloutsig_0_29z };
  assign celloutsig_0_34z = { celloutsig_0_33z[6], celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_16z } << { celloutsig_0_10z[3:1], celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_38z = { celloutsig_0_15z[3:0], celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_30z, celloutsig_0_26z, celloutsig_0_33z, celloutsig_0_34z, celloutsig_0_11z } << celloutsig_0_3z[30:1];
  assign celloutsig_0_56z = celloutsig_0_38z[29:15] << { celloutsig_0_3z[25:12], celloutsig_0_20z };
  assign celloutsig_1_0z = in_data[150:146] << in_data[109:105];
  assign celloutsig_0_5z = { in_data[91:76], celloutsig_0_0z } << { in_data[26:11], celloutsig_0_0z };
  assign celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z } << { celloutsig_1_0z[3:0], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_8z = { celloutsig_0_5z[12:10], celloutsig_0_0z } << { celloutsig_0_3z[3:1], celloutsig_0_7z };
  assign celloutsig_0_10z = celloutsig_0_8z << celloutsig_0_8z;
  assign celloutsig_0_18z = { celloutsig_0_10z[1], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_16z } << { celloutsig_0_3z[30:15], celloutsig_0_12z, celloutsig_0_14z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_3z = 32'd0;
    else if (!clkin_data[0]) celloutsig_0_3z = { in_data[76:46], celloutsig_0_1z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_15z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_15z = in_data[87:83];
  assign celloutsig_0_0z = ~((in_data[67] & in_data[84]) | (in_data[0] & in_data[85]));
  assign celloutsig_0_26z = ~((celloutsig_0_0z & celloutsig_0_21z) | (celloutsig_0_13z & celloutsig_0_3z[18]));
  assign celloutsig_0_28z = ~((celloutsig_0_27z & celloutsig_0_7z) | (celloutsig_0_17z & celloutsig_0_0z));
  assign celloutsig_0_30z = ~((celloutsig_0_14z & celloutsig_0_29z[3]) | (celloutsig_0_22z & celloutsig_0_15z[2]));
  assign celloutsig_0_31z = ~((celloutsig_0_29z[0] & celloutsig_0_12z) | (celloutsig_0_30z & celloutsig_0_21z));
  assign celloutsig_0_4z = ~((celloutsig_0_3z[15] & in_data[92]) | (celloutsig_0_1z & celloutsig_0_1z));
  assign celloutsig_1_1z = ~((in_data[131] & in_data[115]) | (in_data[180] & in_data[117]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_1z) | (celloutsig_1_1z & celloutsig_1_0z[2]));
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_0z[2]) | (celloutsig_1_0z[3] & celloutsig_1_3z));
  assign celloutsig_1_5z = ~((in_data[112] & celloutsig_1_4z) | (celloutsig_1_0z[1] & celloutsig_1_3z));
  assign celloutsig_1_6z = ~((celloutsig_1_3z & celloutsig_1_1z) | (celloutsig_1_2z & celloutsig_1_1z));
  assign celloutsig_1_11z = ~((celloutsig_1_5z & celloutsig_1_2z) | (celloutsig_1_3z & celloutsig_1_4z));
  assign celloutsig_1_18z = ~((celloutsig_1_2z & celloutsig_1_11z) | (celloutsig_1_10z & celloutsig_1_6z));
  assign celloutsig_1_19z = ~((celloutsig_1_12z & in_data[107]) | (celloutsig_1_13z[1] & celloutsig_1_6z));
  assign celloutsig_0_9z = ~((celloutsig_0_0z & celloutsig_0_8z[0]) | (celloutsig_0_3z[0] & celloutsig_0_0z));
  assign celloutsig_0_13z = ~((celloutsig_0_4z & celloutsig_0_1z) | (celloutsig_0_4z & celloutsig_0_10z[3]));
  assign celloutsig_0_22z = ~((celloutsig_0_21z & in_data[67]) | (celloutsig_0_8z[1] & celloutsig_0_21z));
  assign { out_data[128], out_data[96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
