Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 4cf8582d5bde4f6d8a726dbc45002a02 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_TB_behav xil_defaultlib.Wrapper_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Frame_Buffer
Compiling module xil_defaultlib.CounterModule(Counter_Width=2,Co...
Compiling module xil_defaultlib.CounterModule(Counter_Width=10,C...
Compiling module xil_defaultlib.CounterModule(Counter_Width=10,C...
Compiling module xil_defaultlib.VGA_Sig_Gen
Compiling module xil_defaultlib.DSL_VGA
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MicroProcessor
Compiling module xil_defaultlib.Wrapper
Compiling module xil_defaultlib.Wrapper_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Wrapper_TB_behav
