 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FAS
Version: Q-2019.12
Date   : Sun Nov 22 17:38:27 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: ff0/f_Y_reg[7][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ff0/f_Y_reg[7][38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FAS                tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  ff0/f_Y_reg[7][2]/CK (DFFRX4)                           0.00 #     1.00 r
  ff0/f_Y_reg[7][2]/Q (DFFRX4)                            0.55       1.55 f
  ff0/U16869/Y (OAI21X1)                                  0.30       1.85 r
  ff0/U16871/Y (NAND2X2)                                  0.19       2.05 f
  ff0/U16923/Y (XNOR2X2)                                  0.48       2.52 r
  ff0/U1860/Y (INVX1)                                     0.57       3.10 f
  ff0/U11322/Y (OAI22X2)                                  0.36       3.46 r
  ff0/genblk1[7].fb/DP_OP_16J2_131_2707/U3295/CO (CMPR42X1)
                                                          0.70       4.16 r
  ff0/genblk1[7].fb/DP_OP_16J2_131_2707/U3282/CO (CMPR42X2)
                                                          0.76       4.92 f
  ff0/genblk1[7].fb/DP_OP_16J2_131_2707/U3270/ICO (CMPR42X2)
                                                          0.26       5.18 f
  ff0/genblk1[7].fb/DP_OP_16J2_131_2707/U3261/S (CMPR42X2)
                                                          0.58       5.76 r
  ff0/U11904/Y (NOR2X4)                                   0.09       5.85 f
  ff0/U1159/Y (INVX4)                                     0.11       5.96 r
  ff0/U11907/Y (NAND2X2)                                  0.16       6.12 f
  ff0/U11910/Y (NOR2X2)                                   0.20       6.32 r
  ff0/U11034/Y (AOI21X4)                                  0.15       6.47 f
  ff0/U11032/Y (OAI21X4)                                  0.28       6.75 r
  ff0/U11031/Y (INVX12)                                   0.21       6.95 f
  ff0/U14147/Y (OAI21X2)                                  0.22       7.17 r
  ff0/U11300/Y (XNOR2X4)                                  0.19       7.36 f
  ff0/U20221/Y (AOI222X1)                                 0.45       7.81 r
  ff0/U20220/Y (INVX2)                                    0.14       7.95 f
  ff0/f_Y_reg[7][38]/D (DFFRX4)                           0.00       7.95 f
  data arrival time                                                  7.95

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             1.00       9.00
  clock uncertainty                                      -1.00       8.00
  ff0/f_Y_reg[7][38]/CK (DFFRX4)                          0.00       8.00 r
  library setup time                                     -0.05       7.95
  data required time                                                 7.95
  --------------------------------------------------------------------------
  data required time                                                 7.95
  data arrival time                                                 -7.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
