
AVRASM ver. 2.2.7  C:\Users\Bejamin\Desktop\Microcontroller\BattleShip_uC\BattleShip\main.asm Thu May 10 19:08:20 2018

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m328pdef.inc'
C:\Users\Bejamin\Desktop\Microcontroller\BattleShip_uC\BattleShip\main.asm(11): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m328pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m328pdef.inc'
C:\Users\Bejamin\Desktop\Microcontroller\BattleShip_uC\BattleShip\main.asm(11): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m328pdef.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; TestBuffer MAIN.asm
                                 ;
                                 ; Created: 23-04-18 13:34:45
                                 ; Author : Laurent Storrer & Benjamin Wauthion
                                 ;
                                 
                                 ; ATTENTION POINTERS X,Y AND Z OCCUPIES THE REGISTERs 26-31 --> those registers cannot be used
                                 ; Register X: 26-27, Register Y: 28-29, Register Z:30-31
                                 
                                 .INCLUDE "m328pdef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 .ORG 0x0000
000000 c020                      RJMP init
                                 .ORG 0x0020 ; a mettre en dehors pour juste assigner le Timer0OverflowInterrupt a l'adresse 20
000020 c128                      RJMP Timer0OverflowInterrupt
                                 
                                 ;Program memory cannot be changed at runtime, while data memory can. So what we do is to define values at "initbuffer" label to which 
                                 
                                 init:
                                 .EQU NBRE_BOAT = 0x3
                                 .EQU MAX_TRIES = 0x5
                                 ;%%%% Init counters for boat hits and miss %%%%%
                                 ;number of boats
000021 e0e1                      LDI ZL, 0x01
000022 e0f6                      LDI ZH, 0x06
000023 e073                      LDI R23, NBRE_BOAT
000024 8370                      ST Z, R23
                                 ;initialize counter of hits of boats
000025 e0e2                      LDI ZL, 0x02
000026 e0f6                      LDI ZH, 0x06
000027 e070                      LDI R23, 0x0
000028 8370                      ST Z, R23
                                 ;initialize flag of hit
000029 e0e3                      LDI ZL, 0x03
00002a e0f6                      LDI ZH, 0x06
00002b e070                      LDI R23, 0x0
00002c 8370                      ST Z, R23
                                 ;max number of allowed tries
00002d e0e4                      LDI ZL, 0x04
00002e e0f6                      LDI ZH, 0x06
00002f e075                      LDI R23, MAX_TRIES
000030 8370                      ST Z, R23
                                 ;initialize counter of tries
000031 e0e5                      LDI ZL, 0x05
000032 e0f6                      LDI ZH, 0x06
000033 e070                      LDI R23, 0x0
000034 8370                      ST Z, R23
                                 ;initialize flag of miss
000035 e0e6                      LDI ZL, 0x06
000036 e0f6                      LDI ZH, 0x06
000037 e070                      LDI R23, 0x0
000038 8370                      ST Z, R23
                                 
                                 ;%%%% Set the click of the joystick as input %%%%%
000039 9822                      CBI DDRB,2;Pin PB2 is an input
00003a 9a2a                      SBI PORTB,2; Enable the pull-up resistor
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 ;%%%%% LEDS AS OUTPUT %%%%%%%%
00003b 9a3a                      SBI DDRC,2 ; pin PC2 is an output
00003c 9a42                      SBI PORTC,2 ; output Vcc => LED1 is turned off! (car la LED est active low, cf schema)
00003d 9a3b                      SBI DDRC,3 ; pin PC3 is an output
00003e 9a43                      SBI PORTC,3 ; output Vcc => LED1 is turned off! (car la LED est active low, cf schema)
                                 
                                 ;%%%%% JOYSTICK AS INPUT %%%%%%%%;
00003f 9839                      CBI DDRC,1 ;choose potentiometer along direction y
                                 ; joystick initialization
000040 ee07                      LDI R16, 0b11100111		; put ADC on, enables first conversion, enables auto trigger, put interrupt off, prescaler = 2
000041 9300 007a                 STS ADCSRA, R16
000043 e000                      LDI R16, 0b00000000    ; free running mode
000044 9300 007b                 STS ADCSRB, R16
000046 e601                      LDI R16, 0b01100001    ; selection ADC multiplexer and refernce voltage
000047 9300 007c                 STS ADMUX, R16
000049 e000                      LDI R16, 0b00000000
00004a 9300 0064                 STS PRR,R16
                                 ; result in ADCH
                                 
                                 ;%%%%%%%%%%%% PIN PB0 (switch) INITIALIZATION %%%%%%%%%%
00004c 9820                      CBI DDRB,0;Pin PB0 is an input
00004d 9a28                      SBI PORTB,0; Enable the pull-up resistor
                                 
                                 
                                 ;%%%%% KEYBOARD INITIALIZATION %%%%%%
00004e 9850                      CBI DDRD,0 ;set columns as inputs
00004f 9851                      CBI DDRD,1
000050 9852                      CBI DDRD,2
000051 9853                      CBI DDRD,3
                                 
000052 9a54                      SBI DDRD,4 ;set rows as outputs
000053 9a55                      SBI DDRD,5
000054 9a56                      SBI DDRD,6
000055 9a57                      SBI DDRD,7
                                 
000056 9a58                      SBI PORTD,0 ;enable pull-up resistors on inputs (cannot do it on inputs)
000057 9a59                      SBI PORTD,1
000058 9a5a                      SBI PORTD,2
000059 9a5b                      SBI PORTD,3
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%% POINTER FOR 1ST BUFFER: : LOADED STARTING AT DATA ADDRESS 0x0100 %%%%%%%%
00005a eae6                      LDI ZL,low(initbuffer<<1) ;pointer to values in the program memory
00005b e0f4                      LDI ZH,high(initbuffer<<1)
                                 ; ARE THE SHIFTS OK ? Yes
                                 
00005c e0a0                      LDI XL,0x00 ;pointer to values in the data memory
00005d e0b1                      LDI XH,0x01
                                 ;--> donc X=XH+XL=0x0100
                                 
                                 ;%%fill the data memory %%
00005e e800                      LDI R16,0x80;=128
                                 loop:
00005f 9145                      LPM R20,Z+
000060 934d                      ST X+,R20
000061 950a                      DEC R16
000062 f7e1                      BRNE loop
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%% SECOND BUFFER: LOADED STARTING AT DATA ADDRESS 0x0200 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
000063 e2e6                      LDI ZL,low(playerbuffer<<1) ;pointer to values in the program memory
000064 e0f5                      LDI ZH,high(playerbuffer<<1)
                                 ; ARE THE SHIFTS OK ? Yes
                                 
000065 e0a0                      LDI XL,0x00 ;pointer to values in the data memory
000066 e0b2                      LDI XH,0x02
                                 ;--> donc X=XH+XL=0x0200
                                 
                                 ;%%fill the data memory %%
000067 e800                      LDI R16,0x80;=128
                                 loop2:
000068 9145                      LPM R20,Z+
000069 934d                      ST X+,R20
00006a 950a                      DEC R16
00006b f7e1                      BRNE loop2
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 ;Screen as output
00006c 9a23                      SBI DDRB,3
00006d 9a24                      SBI DDRB,4
00006e 9a25                      SBI DDRB,5
                                 
                                 ;SBI PORTB,3
                                 
00006f b003                      IN R0,PINB ;do R0 = PINB
000070 fa00                      BST R0,0; copy PB0 (bit 0 of PINB) to the T flag (the T of BST refers to flag T)
                                 
000071 f41e                      BRTC ButtonLow2
                                 
                                 ButtonHigh2: ; TO DO ONLY AT THE BEGINNING OF THE GAME
000072 e0a0                      	LDI XL,0x00 ;pointer to values in the data memory
000073 e0b1                      	LDI XH,0x01
000074 c002                      	RJMP follow
                                 
                                 ButtonLow2:
000075 e0a0                      	LDI XL,0x00 ;pointer to values in the data memory
000076 e0b2                      	LDI XH,0x02
                                 
                                 follow:
                                 
000077 e017                      LDI R17,0x7 ;DON'T MODIFY R17 AFTER, it is the counter of the line
                                 
                                 ; because of the shift register, the first data that you input will be displayed the last, thus we begin by sending the last row of the data matrix
                                 ; and we decrement the counter
                                 ;ADIW X,0x40 ;=56
                                 
                                 ;%%% ADDITION OF 2*64 to X, need carry addition because ADIW doesn't work because 64 is too high %%%%%
000078 e840                      LDI R20,0x80;=2*64=2*(56+8) !!!!CHANGED!!!
000079 0fa4                      ADD XL,R20
00007a f410                      BRCC nocarry
00007b e041                      LDI R20,0x01
00007c 0fb4                      ADD XH,R20 ;if there is a carry
                                 nocarry:
                                 
                                 ;%%%%%%%%%%%% INITIALIZE INTERRUPTS %%%%%%%%%%%%%%%%%%%%%
00007d 9478                      SEI ; dedicated instruction for general interrupts
00007e e021                      LDI R18, 0b00000001 ; specific interrupt for timer0
00007f 9320 006e                 STS TIMSK0,R18
                                 ;%%%%%%%%%%%% INITIALIZE PRESCALER %%%%%%%%%%%%%%%%%%%%%%
                                 ; CBI TCCR0B,WGM02 ; 0b000 ;initialize timer --> no need car deja a zero
000081 e092                      LDI R25, 0b00000010
000082 bd95                      OUT TCCR0B, R25 ; prescaler = 64
                                 ;%%%%%%%%%%%% INITIALIZE TCNT %%%%%%%%%%%%%%%%%%%%%%%%%%%
000083 ef9f                      LDI R25,0xFF ; start value for TCNT
000084 bd96                      OUT TCNT0,R25 ; on utilise OUT car R0 est categorise comme un registre I/O
                                 
                                 main: 
                                 
                                 ;%%%%%%%%%%%%%%%%%%%% KEYBOARD LOOP %%%%%%%%%%%%%%%%%%%%%%%%%
000085 e070                      LDI R23,0x0 ;reinitialization of column position
                                 ;LDI R24,0x0 ;initialization of row position
                                 
                                 keyboard:
                                 	;take info from the joystick
000086 9130 0079                 	LDS R19, ADCH ; R19 [0,255]   8 bits in upper reg of 10 bit ADC, drop two lsb
                                 
                                 ;%%%%%% put all rows to 1 at the beginning %%%%%%%%%%
000088 9a2c                      	SBI PORTB,4
                                 
000089 9a5c                      	SBI PORTD,4 
00008a 9a5d                      	SBI PORTD,5 
00008b 9a5e                      	SBI PORTD,6 
00008c 9a5f                      	SBI PORTD,7 
                                 
00008d 985c                      	CBI PORTD,4 ;write a zero on the first row (starting from below)
00008e 0000                      	nop
00008f 9b48                      	SBIS PIND,0
000090 c05c                      	RJMP CPressed
000091 9b49                      	SBIS PIND,1
000092 c061                      	RJMP BPressed
000093 9b4a                      	SBIS PIND,2
000094 c066                      	RJMP Pressed0
000095 9b4b                      	SBIS PIND,3
000096 c06b                      	RJMP APressed
000097 9a5c                      	SBI PORTD,4 ;write a zero on the first row (starting from below)
                                 
000098 985d                      	CBI PORTD,5;write a zero on the second row
000099 0000                      	nop
00009a 9b48                      	SBIS PIND,0
00009b c06d                      	RJMP DPressed
00009c 9b49                      	SBIS PIND,1
00009d c072                      	RJMP Pressed3
00009e 9b4a                      	SBIS PIND,2
00009f c077                      	RJMP Pressed2
0000a0 9b4b                      	SBIS PIND,3
0000a1 c07c                      	RJMP Pressed1
0000a2 9a5d                      	SBI PORTD,5 ;write a zero on the first row (starting from below)
                                 
0000a3 985e                      	CBI PORTD,6;write a zero on the third row
0000a4 0000                      	nop
0000a5 9b48                      	SBIS PIND,0
0000a6 c07e                      	RJMP EPressed
0000a7 9b49                      	SBIS PIND,1
0000a8 c083                      	RJMP Pressed6
0000a9 9b4a                      	SBIS PIND,2
0000aa c088                      	RJMP Pressed5
0000ab 9b4b                      	SBIS PIND,3
0000ac c02b                      	RJMP Pressed4
0000ad 9a5e                      	SBI PORTD,6 ;write a zero on the first row (starting from below)
                                 
0000ae 985f                      	CBI PORTD,7;write a zero on the 4th row
0000af 0000                      	nop
0000b0 9b48                      	SBIS PIND,0
0000b1 c088                      	RJMP FPressed
0000b2 9b49                      	SBIS PIND,1
0000b3 c08d                      	RJMP Pressed9
0000b4 9b4a                      	SBIS PIND,2
0000b5 c029                      	RJMP Pressed8
0000b6 9b4b                      	SBIS PIND,3
0000b7 c02e                      	RJMP Pressed7
0000b8 9a5f                      	SBI PORTD,7 ;write a zero on the first row (starting from below)
                                 
                                 	;SBI PORTC,3
                                 	;SBI PORTC,2
                                 
                                 	;%%% erase the screen if no key is pressed %%%
                                 /*	LDI YL,0x00 ;pointer to values in the data memory
                                 	LDI YH,0x02
                                 	LDI R24,0x80;=128
                                 	loop3:
                                 	;LPM R20,Z+
                                 	LDI R25,0b00000000
                                 	ST Y+,R25
                                 	DEC R24
                                 	BRNE loop3*/
                                 	;%%%%%%%%%%%%%%%%
                                 
                                 	;%% Erase last bit LED when key released %%
0000b9 e0e0                      	LDI ZL,0x00
0000ba e0f4                      	LDI ZH,0x04 ;last bit stored at data memory 0x0400
0000bb 8170                      	LD R23,Z
0000bc e0e0                      	LDI ZL,0x00
0000bd e0f2                      	LDI ZH,0x02
                                 	
0000be 0fe7                      	ADD ZL,R23
0000bf f410                      	BRCC nocarry1000
0000c0 e071                      	LDI R23,0x01
0000c1 0ff7                      	ADD ZH,R23 ;if there is a carry
                                 	nocarry1000:
0000c2 e070                      	LDI R23, 0b00000000
0000c3 8370                      	ST Z,R23
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 	;%% Erase last middle bit LED when key released %%
0000c4 e0e0                      	LDI ZL,0x00
0000c5 e0f5                      	LDI ZH,0x05 ;last bit stored at data memory 0x0500
0000c6 8170                      	LD R23,Z
0000c7 e0e0                      	LDI ZL,0x00
0000c8 e0f2                      	LDI ZH,0x02
                                 	
0000c9 0fe7                      	ADD ZL,R23
0000ca f410                      	BRCC nocarry1001
0000cb e071                      	LDI R23,0x01
0000cc 0ff7                      	ADD ZH,R23 ;if there is a carry
                                 	nocarry1001:
0000cd e070                      	LDI R23, 0b00000000
0000ce 8370                      	ST Z,R23
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 	;%% Reinitialize the flag of hit counting if no key pressed %%%%%%%
0000cf e0e3                      	LDI ZL,0x03
0000d0 e0f6                      	LDI ZH,0x06
0000d1 e090                      	LDI R25,0x0
0000d2 8390                      	ST Z,R25
                                 	;%% Reinitialize the flag of miss counting if no key pressed %%%%%%%
0000d3 e0e6                      	LDI ZL,0x06
0000d4 e0f6                      	LDI ZH,0x06
0000d5 e090                      	LDI R25,0x0
0000d6 8390                      	ST Z,R25
                                 
                                 
0000d7 cfae                      	RJMP keyboard
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 ;%%%% when key is pressed %%%%%
                                 Pressed4:
0000d8 e17c                      LDI R23,0x1C ;(1+1+32-8)
0000d9 940e 0236                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
0000db e17c                      LDI R23,0x1C ;because writeMiddleBit changed R23
0000dc 940e 0181                 CALL actionKey
0000de cfa6                      RJMP main
                                 Pressed8:
0000df e578                      LDI R23,0x58 ;(11*8) put in hexa
0000e0 940e 0236                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
0000e2 e578                      LDI R23,0x58 ;because writeMiddleBit changed R23
0000e3 940e 0181                 CALL actionKey
0000e5 cf9f                      RJMP main
                                 Pressed7:
0000e6 e17f                      LDI R23,0x1F
0000e7 940e 0236                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
0000e9 e17f                      LDI R23,0x1F ;because writeMiddleBit changed R23
0000ea 940e 0181                 CALL actionKey
0000ec cf98                      RJMP main
                                 
                                 CPressed:  
0000ed e57c                      LDI R23,0x5C
0000ee 940e 0236                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
0000f0 e57c                      LDI R23,0x5C ;because writeMiddleBit changed R23
0000f1 940e 0181                 CALL actionKey
0000f3 cf91                      RJMP main
                                 BPressed:  
0000f4 e57b                      LDI R23,0x5B
0000f5 940e 0236                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
0000f7 e57b                      LDI R23,0x5B ;because writeMiddleBit changed R23
0000f8 940e 0181                 CALL actionKey
0000fa cf8a                      RJMP main
                                 Pressed0:  
0000fb e178                      LDI R23,0x18
0000fc 940e 0236                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
0000fe e178                      LDI R23,0x18 ;because writeMiddleBit changed R23
0000ff 940e 0181                 CALL actionKey
000101 cf83                      RJMP main
                                 APressed: 
000102 e57a                      LDI R23,0x5A
000103 940e 0236                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
000105 e57a                      LDI R23,0x5A ;because writeMiddleBit changed R23
000106 940e 0181                 CALL actionKey
000108 cf7c                      RJMP main
                                 DPressed:  
000109 e57d                      LDI R23,0x5D
00010a 940e 0236                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
00010c e57d                      LDI R23,0x5D ;because writeMiddleBit changed R23
00010d 940e 0181                 CALL actionKey
00010f cf75                      RJMP main
                                 Pressed3:
000110 e17b                      LDI R23,0x1B ;(1+1+32-8)
000111 940e 0236                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
000113 e17b                      LDI R23,0x1B ;because writeMiddleBit changed R23
000114 940e 0181                 CALL actionKey
000116 cf6e                      RJMP main
                                 Pressed2:
000117 e17a                      LDI R23,0x1A ;(1+1+32-8)
000118 940e 0236                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
00011a e17a                      LDI R23,0x1A ;because writeMiddleBit changed R23
00011b 940e 0181                 CALL actionKey
00011d cf67                      RJMP main
                                 
                                 Pressed1:
00011e e179                      LDI R23,0x19 ;(1+1+32-8)
00011f 940e 0236                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
000121 e179                      LDI R23,0x19 ;because writeMiddleBit changed R23
000122 940e 0181                 CALL actionKey
000124 cf60                      RJMP main
                                 
                                 EPressed:  
000125 e57e                      LDI R23,0x5E
000126 940e 0236                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
000128 e57e                      LDI R23,0x5E ;because writeMiddleBit changed R23
000129 940e 0181                 CALL actionKey
00012b cf59                      RJMP main
                                 Pressed6:
00012c e17e                      LDI R23,0x1E ;
00012d 940e 0236                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
00012f e17e                      LDI R23,0x1E ;because writeMiddleBit changed R23
000130 940e 0181                 CALL actionKey
000132 cf52                      RJMP main
                                 
                                 
                                 Pressed5: 
000133 e17d                      LDI R23,0x1D ;=(5+1+32-8) put in hexa, to select the middle of the case
000134 940e 0236                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
000136 e17d                      LDI R23,0x1D ;because writeMiddleBit changed R23
000137 940e 0181                 CALL actionKey
000139 cf4b                      RJMP main
                                 
                                 
                                 FPressed: 
00013a e57f                      LDI R23,0x5F
00013b 940e 0236                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
00013d e57f                      LDI R23,0x5F ;because writeMiddleBit changed R23
00013e 940e 0181                 CALL actionKey
000140 cf44                      RJMP main
                                 Pressed9:
000141 e579                      LDI R23,0x59 ;
000142 940e 0236                 CALL writeMiddleBit ;ATTENTION writeMiddleBit changes R23
000144 e579                      LDI R23,0x59 ;because writeMiddleBit changed R23
000145 940e 0181                 CALL actionKey
000147 cf3d                      RJMP main
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 /*noKeyboard: ;thus here X=0x200
                                 LDI YL,0x00 ;pointer to values in the data memory
                                 LDI YH,0x02
                                 ADD YL,R23 ;add the value of R23 to X to change at its position
                                 BRCC nocarry3
                                 LDI R23,0x01
                                 ADD YH,R23 ;if there is a carry
                                 nocarry3:
                                 LDI R23,0b00000100 ;reuse R23, no link with previous R23
                                 ST Y,R23*/
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
000148 cf3c                      RJMP main
                                 
                                 	Timer0OverflowInterrupt:
000149 930f                      		PUSH R16
00014a b70f                      		IN R16,SREG
00014b 930f                      		PUSH R16
                                 
                                 
00014c 9a2c                      		SBI PORTB,4
                                 
00014d 9718                      		SBIW X,0x8 ;substract immediate
                                 		;SBI PORTB,3
                                 
                                 		;%%%%%% COLUMNS %%%%%%%%%%%
                                 		;correspond to first line of blocks
00014e e008                      		LDI R16,0x8 ;compteur: 8  
                                 		;ADIW X,0x1 ; to counteract the first pre-decrement --> not sure !!!NEW!!! 
                                 		firstloop1:
00014f 915e                      			LD R21,-X ; attention PRE-decrement !!!NEW!!!
000150 940e 0248                 			CALL write5bits
000152 950a                      			DEC R16 ;decrement counter
000153 f7d9                      		BRNE firstloop1 ;branch if R16 is 0
                                 
                                 		;correspond to second line of blocks
000154 97d8                      		SBIW X,0x38	;56 in block term !!!NEW!!! : put SBIW and not ADIW
000155 e008                      		LDI R16,0x8 ;compteur: 8  
                                 		firstloop2:
000156 915e                      			LD R21,-X
000157 940e 0248                 			CALL write5bits
000159 950a                      			DEC R16 ;decrement counter
00015a f7d9                      		BRNE firstloop2 ;branch if R16 is 0
                                 
                                 
00015b e008                      		LDI R16,0x8
                                 		secondloop:
00015c 982b                      			CBI PORTB,3
00015d 1701                      			CP R16,R17
00015e f409                      			BRNE not_equal
                                 
00015f 9a2b                      			SBI PORTB,3
                                 
                                 			not_equal:
000160 9a2d                      			SBI PORTB,5
000161 982d                      			CBI PORTB,5
000162 950a                      			DEC R16
000163 f7c1                      			BRNE secondloop
                                 
000164 982c                      		CBI PORTB,4
000165 9a2c                      		SBI PORTB,4 ;
                                 		;WAIT FOR 100US
000166 ef2f                      		LDI R18,0xFF
                                 /*		waitloop:
                                 			NOP
                                 			NOP
                                 			NOP
                                 			NOP
                                 			NOP
                                 			DEC R18
                                 			BRNE waitloop*/
                                 
000167 982c                      		CBI PORTB,4  ;put in the beginning of next interrupt to avoid making the loop of nops
                                 
                                 		;%%% ADDITION OF 72 to X, car on fait +72 et -8 au dbut de l'itration suivante !!!NEW!!! %%%%%
000168 e448                      		LDI R20,0x48;=2*64=2*(56+8) !!!!CHANGED!!!
000169 0fa4                      		ADD XL,R20
00016a f410                      		BRCC nocarry2
00016b e041                      		LDI R20,0x01
00016c 0fb4                      		ADD XH,R20 ;if there is a carry
                                 		nocarry2:
                                 		;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
00016d 951a                      		DEC R17
00016e f471                      		BRNE dontinitR17
00016f e017                      		LDI R17,0x7
                                 
000170 b003                      		IN R0,PINB ;do R0 = PINB
000171 fa00                      		BST R0,0; copy PB0 (bit 0 of PINB) to the T flag (the T of BST refers to flag T)
000172 f41e                      		BRTC ButtonLow
                                 		ButtonHigh: ; TO DO ONLY AT THE BEGINNING OF THE GAME
000173 e0a0                      			LDI XL,0x00 ;pointer to values in the data memory
000174 e0b1                      			LDI XH,0x01
000175 c002                      			RJMP followinitR17
                                 		ButtonLow:
000176 e0a0                      			LDI XL,0x00 ;pointer to values in the data memory
000177 e0b2                      			LDI XH,0x02
                                 		followinitR17:
                                 		;%%% ADDITION OF 2*64 to X, need carry addition because ADIW doesn't work because 64 is too high %%%%%
000178 e840                      		LDI R20,0x80;=2*64=2*(56+8) !!!!CHANGED!!!
000179 0fa4                      		ADD XL,R20
00017a f410                      		BRCC dontinitR17
00017b e041                      		LDI R20,0x01
00017c 0fb4                      		ADD XH,R20 ;if there is a carry
                                 		dontinitR17:
                                 
00017d 910f                      		POP R16
00017e bf0f                      		OUT SREG,R16
00017f 910f                      		POP R16
000180 9518                      RETI
                                 
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%% FUNCTIONS %%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 actionKey: ;% ATTENTION REQUIRES R23 AS ARGUMENT, DIFFERENT FOR EACH KEY
                                 	;%% Stores middle bit for erasing when key released %%
000181 e0e0                      	LDI ZL,0x00
000182 e0f5                      	LDI ZH,0x05
000183 8370                      	ST Z,R23
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 	;take info from the joystick
000184 9130 0079                 	LDS R19, ADCH ; R19 [0,255]   8 bits in upper reg of 10 bit ADC, drop two lsb
                                 	; %%%%% init thresholds %%%%%%%%
000186 ec98                      	LDI R25,0xC8	;upper one 200 
000187 e48b                      	LDI R24,0x4B	;lower one 75
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
000188 1739                      	CP R19, R25
000189 f418                      	BRSH goTobiggerthanHthreshold
00018a 1783                      	CP R24, R19
00018b f480                      	BRSH goTolowerthanLthreshold
                                 
00018c c01d                      	RJMP goToNotwrite
                                 
                                 	goTobiggerthanHthreshold: 
00018d e180                      	LDI R24, 0x10
00018e 0f78                      	ADD R23, R24
00018f e0e0                      	LDI ZL,0x00
000190 e0f3                      	LDI ZH,0x03
000191 8370                      	ST Z,R23
000192 940e 0236                 	CALL writeMiddleBit
000194 8170                      	LD R23,Z
                                 	;%% Stores for erasing when key released %%
000195 e0e0                      	LDI ZL,0x00
000196 e0f4                      	LDI ZH,0x04
000197 8370                      	ST Z,R23
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 	;%% Erase other point if joystick goes in other direction %%
000198 5270                      	SUBI R23,0x20
000199 940e 023f                 	CALL write5zeros
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
00019b c00e                      	RJMP goToNotwrite
                                 
                                 	goTolowerthanLthreshold:
00019c 5170                      	SUBI R23, 0x10
00019d e0e0                      	LDI ZL,0x00
00019e e0f3                      	LDI ZH,0x03
00019f 8370                      	ST Z,R23
0001a0 940e 0236                 	CALL writeMiddleBit
0001a2 8170                      	LD R23,Z
                                 	;%% Stores for erasing when key released %%
0001a3 e0e0                      	LDI ZL,0x00
0001a4 e0f4                      	LDI ZH,0x04
0001a5 8370                      	ST Z,R23
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 	;%% Erase other point if joystick goes in other direction %%
0001a6 e280                      	LDI R24, 0x20
0001a7 0f78                      	ADD R23, R24
0001a8 940e 023f                 	CALL write5zeros
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 	goToNotwrite:
                                 	;get value of PINB and fire action (click of the joystick)
0001aa b003                      	IN R0,PINB ;do R0 = PINB, whre R0 is a register
0001ab fa02                      	BST R0,2; copy PB2 (bit 2 of PINB) to the T flag (the T of BST refers to flag T)
0001ac f40e                      	BRTC JoyPressed; BRTC = Branch if T flag is cleared
0001ad c03d                      	RJMP nothing
                                 
                                 	;%%%%%%%%%%%%%%%%% Check if a boat is hit %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 	JoyPressed:
                                 		;check in init buffer if a boat is present a the position
0001ae e0e0                      		LDI ZL,0x00
0001af e0f3                      		LDI ZH,0x03
0001b0 8170                      		LD R23,Z
0001b1 e0e0                      		LDI ZL, 0x00 ;we reuse Z here, it is different from previous line
0001b2 e0f1                      		LDI ZH, 0x01
0001b3 0fe7                      		ADD ZL,R23
0001b4 f410                      		BRCC nocarry2F
0001b5 e071                      		LDI R23,0x01
0001b6 0ff7                      		ADD ZH,R23 ;if there is a carry
                                 
                                 		nocarry2F:
0001b7 8170                      		LD R23,Z	;put what is stocked in the adress 100+R23 in R23
                                 		;look if the value is a 0b00011111 (prescence of a boat) or 0b00000000
0001b8 e18f                      		LDI R24, 0b00011111 ; signature of a boat
0001b9 1787                      		CP R24, R23
0001ba f009                      		BREQ boatdetected
0001bb c018                      		RJMP missed
                                 	;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 	boatdetected:
                                 		;CBI PORTC,3
0001bc 940e 0208                 		CALL writeHitBoat
                                 		;check if flag of hit counter is 0
0001be e0e3                      		LDI ZL,0x03
0001bf e0f6                      		LDI ZH,0x06
0001c0 8180                      		LD R24,Z
0001c1 e090                      		LDI R25,0x0
0001c2 1789                      		CP R24,R25
0001c3 f539                      		BRNE nothing ;if flag is not 0, don't increment the counter
                                 
                                 		;%% Put flag to 1 and Increment counter %%
0001c4 e0e3                      		LDI ZL,0x03
0001c5 e0f6                      		LDI ZH,0x06
0001c6 e091                      		LDI R25,0x1
0001c7 8390                      		ST Z,R25
0001c8 e0e2                      		LDI ZL,0x02
0001c9 e0f6                      		LDI ZH,0x06
0001ca 8180                      		LD R24,Z
0001cb e091                      		LDI R25,0x1
0001cc 0f89                      		ADD R24,R25
0001cd 8380                      		ST Z,R24
0001ce e0e1                      		LDI ZL,0x01
0001cf e0f6                      		LDI ZH,0x06
0001d0 8190                      		LD R25,Z
0001d1 1789                      		CP R24,R25
0001d2 f0c9                      		BREQ victory
                                 		
0001d3 c017                      		RJMP nothing
                                 	missed:	
0001d4 940e 0216                 		CALL writeMissedBoat
                                 		;check if flag of hit counter is 0
0001d6 e0e6                      		LDI ZL,0x06
0001d7 e0f6                      		LDI ZH,0x06
0001d8 8180                      		LD R24,Z
0001d9 e090                      		LDI R25,0x0
0001da 1789                      		CP R24,R25
0001db f479                      		BRNE nothing ;if flag is not 0, don't increment the counter
                                 
                                 		;%% Put flag to 1 and Increment counter %%
0001dc e0e6                      		LDI ZL,0x06
0001dd e0f6                      		LDI ZH,0x06
0001de e091                      		LDI R25,0x1
0001df 8390                      		ST Z,R25
0001e0 e0e5                      		LDI ZL,0x05
0001e1 e0f6                      		LDI ZH,0x06
0001e2 8180                      		LD R24,Z
0001e3 e091                      		LDI R25,0x1
0001e4 0f89                      		ADD R24,R25
0001e5 8380                      		ST Z,R24
0001e6 e0e4                      		LDI ZL,0x04
0001e7 e0f6                      		LDI ZH,0x06
0001e8 8190                      		LD R25,Z
0001e9 1789                      		CP R24,R25
0001ea f079                      		BREQ GameOver
                                 	nothing:
0001eb 9508                      RET
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%% Victory %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 victory:
                                 ;%%% LOADING VICOTRY PATTERN AT 0x0200
0001ec eae6                      LDI ZL,low(victorybuffer<<1) ;pointer to values in the program memory
0001ed e0f5                      LDI ZH,high(victorybuffer<<1)
                                 ; ARE THE SHIFTS OK ? Yes
                                 
0001ee e0c0                      LDI YL,0x00 ;pointer to values in the data memory
0001ef e0d2                      LDI YH,0x02
                                 ;--> donc X=XH+XL=0x0200
                                 
                                 ;%%fill the data memory %%
0001f0 e890                      LDI R25,0x80;=128
                                 loopvictory:
0001f1 9145                      LPM R20,Z+
0001f2 9349                      ST Y+,R20
0001f3 950a                      DEC R16
0001f4 f7e1                      BRNE loopvictory
                                 
                                 ;% check if reset of the game
                                 checkreset:
0001f5 b003                      IN R0,PINB ;do R0 = PINB
0001f6 fa00                      BST R0,0; copy PB0 (bit 0 of PINB) to the T flag (the T of BST refers to flag T)
                                 
0001f7 f47e                      BRTC ButtonLow3
                                 
                                 ButtonHigh4:
                                 /*	;%%% LOADING VICOTRY PATTERN AT 0x0200
                                 	LDI ZL,low(playerbuffer<<1) ;pointer to values in the program memory
                                 	LDI ZH,high(playerbuffer<<1)
                                 	; ARE THE SHIFTS OK ? Yes
                                 
                                 	LDI YL,0x00 ;pointer to values in the data memory
                                 	LDI YH,0x02
                                 	;--> donc X=XH+XL=0x0200
                                 
                                 	;%%fill the data memory %%
                                 	LDI R25,0x80;=128
                                 	loopvictoryreset:
                                 	LPM R20,Z+
                                 	ST Y+,R20
                                 	DEC R16
                                 	BRNE loopvictoryreset
                                 
                                 	;%% Reinitialize the hit counter %%%%%%%
                                 	LDI ZL,0x02
                                 	LDI ZH,0x06
                                 	LDI R25,0x0
                                 	ST Z,R25*/
0001f8 ce8c                      	RJMP main
                                 
                                 ButtonLow4:
0001f9 cffb                      	RJMP checkreset
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%% GameOver %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 GameOver:
                                 ;%%% LOADING VICOTRY PATTERN AT 0x0200
0001fa e2e6                      LDI ZL,low(gameoverbuffer<<1) ;pointer to values in the program memory
0001fb e0f6                      LDI ZH,high(gameoverbuffer<<1)
                                 ; ARE THE SHIFTS OK ? Yes
                                 
0001fc e0c0                      LDI YL,0x00 ;pointer to values in the data memory
0001fd e0d2                      LDI YH,0x02
                                 ;--> donc X=XH+XL=0x0200
                                 
                                 ;%%fill the data memory %%
0001fe e890                      LDI R25,0x80;=128
                                 loopGameOver:
0001ff 9145                      LPM R20,Z+
000200 9349                      ST Y+,R20
000201 950a                      DEC R16
000202 f7e1                      BRNE loopGameOver
                                 
                                 ;% check if reset of the game
                                 checkreset2:
000203 b003                      IN R0,PINB ;do R0 = PINB
000204 fa00                      BST R0,0; copy PB0 (bit 0 of PINB) to the T flag (the T of BST refers to flag T)
                                 
000205 f40e                      BRTC ButtonLow3
                                 
                                 ButtonHigh3: 
                                 /*	;%%% reloading starting pattern
                                 	LDI ZL,low(playerbuffer<<1) ;pointer to values in the program memory
                                 	LDI ZH,high(playerbuffer<<1)
                                 	; ARE THE SHIFTS OK ? Yes
                                 
                                 	LDI YL,0x00 ;pointer to values in the data memory
                                 	LDI YH,0x02
                                 	;--> donc X=XH+XL=0x0200
                                 
                                 	;%%fill the data memory %%
                                 	LDI R25,0x80;=128
                                 	loopgameoverreset:
                                 	LPM R20,Z+
                                 	ST Y+,R20
                                 	DEC R16
                                 	BRNE loopgameoverreset
                                 
                                 	;%% Reinitialize the miss counter %%%%%%%
                                 	LDI ZL,0x05
                                 	LDI ZH,0x06
                                 	LDI R25,0x0
                                 	ST Z,R25*/
                                 
000206 ce7e                      	RJMP main
                                 
                                 ButtonLow3:
000207 cffb                      	RJMP checkreset2
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 
                                 writeHitBoat:
000208 e0e0                      	LDI ZL, 0x00
000209 e0f4                      	LDI ZH, 0x04
00020a 8170                      	LD R23, Z
00020b e098                      	LDI R25, 0x8
00020c 1b79                      	SUB R23, R25
00020d 937f                      	PUSH R23
00020e 940e 022d                 	CALL write5bitsR23
000210 917f                      	POP R23
000211 0f79                      	ADD R23, R25
000212 0f79                      	ADD R23, R25
000213 940e 022d                 	CALL write5bitsR23
000215 9508                      RET
                                 
                                 writeMissedBoat:
000216 e0e0                      	LDI ZL, 0x00
000217 e0f4                      	LDI ZH, 0x04
000218 8170                      	LD R23, Z
000219 e098                      	LDI R25, 0x8
00021a 1b79                      	SUB R23, R25
00021b 937f                      	PUSH R23
00021c 940e 0224                 	CALL writeMiss
00021e 917f                      	POP R23
00021f 0f79                      	ADD R23, R25
000220 0f79                      	ADD R23, R25
000221 940e 0224                 	CALL writeMiss
000223 9508                      RET
                                 
                                 writeMiss:
000224 e0c0                      	LDI YL,0x00 ;pointer to values in the data memory
000225 e0d2                      	LDI YH,0x02
000226 0fc7                      	ADD YL,R23 ;add the value of R23 to X to change at its position
000227 f410                      	BRCC nocarry55
000228 e071                      	LDI R23,0x01
000229 0fd7                      	ADD YH,R23 ;if there is a carry
                                 	nocarry55:
00022a e171                      	LDI R23,0b00010001 ;reuse R23, no link with previous R23
00022b 8378                      	ST Y,R23
00022c 9508                      RET
                                 
                                 write5bitsR23:
00022d e0c0                      	LDI YL,0x00 ;pointer to values in the data memory
00022e e0d2                      	LDI YH,0x02
00022f 0fc7                      	ADD YL,R23 ;add the value of R23 to X to change at its position
000230 f410                      	BRCC nocarry44
000231 e071                      	LDI R23,0x01
000232 0fd7                      	ADD YH,R23 ;if there is a carry
                                 	nocarry44:
000233 e17f                      	LDI R23,0b00011111 ;reuse R23, no link with previous R23
000234 8378                      	ST Y,R23
000235 9508                      RET
                                 
                                 writeMiddleBit:
000236 e0c0                      	LDI YL,0x00 ;pointer to values in the data memory
000237 e0d2                      	LDI YH,0x02
000238 0fc7                      	ADD YL,R23 ;add the value of R23 to X to change at its position
000239 f410                      	BRCC nocarry3
00023a e071                      	LDI R23,0x01
00023b 0fd7                      	ADD YH,R23 ;if there is a carry
                                 	nocarry3:
00023c e074                      	LDI R23,0b00000100 ;reuse R23, no link with previous R23
00023d 8378                      	ST Y,R23
00023e 9508                      RET
                                 
                                 write5zeros:
00023f e0c0                      	LDI YL,0x00 ;pointer to values in the data memory
000240 e0d2                      	LDI YH,0x02
000241 0fc7                      	ADD YL,R23 ;add the value of R23 to X to change at its position
000242 f410                      	BRCC nocarry4
000243 e071                      	LDI R23,0x01
000244 0fd7                      	ADD YH,R23 ;if there is a carry
                                 	nocarry4:
000245 e070                      	LDI R23,0b00000000 ;reuse R23, no link with previous R23
000246 8378                      	ST Y,R23
000247 9508                      RET
                                 
                                 write5bits:
000248 e065                      	LDI R22, 0x5
                                 	loop_write5:
000249 fb50                      	BST R21,0
00024a 982b                      	CBI PORTB,3
00024b f40e                      	BRTC write_0	;0 into the T flag
                                 	write_1:
00024c 9a2b                      		SBI PORTB,3
                                 	write_0:
00024d 9a2d                      	SBI PORTB,5
00024e 982d                      	CBI PORTB,5
                                 
00024f 9556                      	LSR R21 ; logical shift register R21 to the right !!!NEW!!! -->pas sur
                                 
000250 956a                      	DEC R22
000251 f7b9                      	BRNE loop_write5
000252 9508                      RET
                                 
                                 ;%%%%%%%%%%%%%%%%%% BUFFERS STORED IN THE PROGRAM MEMORY: CANNOT BE CHANGED AT RUNTIME %%%%%%%%%%%%%%%%%%%%%
                                 ;Attention only the 5 LSB of each compartment will be used for the 5 columns
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%%%%%%%% BUFFER TO STORE THE SHIPS %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
                                 initbuffer:
000253 1f00
000254 0000
000255 1f00
000256 0000                      .db 0b00000000, 0b00011111, 0b00000000, 0b00000000, 0b00000000, 0b00011111, 0b00000000, 0b00000000
000257 1f00
000258 0000
000259 1f00
00025a 0000                      .db 0b00000000, 0b00011111, 0b00000000, 0b00000000, 0b00000000, 0b00011111, 0b00000000, 0b00000000
00025b 1f00
00025c 0000
00025d 1f00
00025e 0000                      .db 0b00000000, 0b00011111, 0b00000000, 0b00000000, 0b00000000, 0b00011111, 0b00000000, 0b00000000
00025f 0000
000260 0000
000261 0000
000262 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
000263 0000
000264 0000
000265 0000
000266 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
000267 0000
000268 0000
000269 0000
00026a 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00026b 0000
00026c 0000
00026d 0000
00026e 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 
00026f 0000
000270 0000
000271 0000
000272 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 ; "fake column", not to display
                                 
000273 0000
000274 1f00
000275 0000
000276 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00011111, 0b00000000, 0b00000000, 0b00000000, 0b00000000
000277 0000
000278 1f00
000279 0000
00027a 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00011111, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00027b 0000
00027c 1f00
00027d 0000
00027e 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00011111, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00027f 0000
000280 0000
000281 0000
000282 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
000283 0000
000284 0000
000285 0000
000286 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
000287 0000
000288 0000
000289 0000
00028a 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00028b 0000
00028c 0000
00028d 0000
00028e 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 
00028f 0000
000290 0000
000291 0000
000292 1f00                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00011111 ; "fake column", not to display
                                 
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%% Second buffer for the players to try to shoot %%%%%%%%%%%%%%%%%%%%%%%%%
                                 playerbuffer:
000293 0000
000294 0000
000295 0000
000296 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
000297 0000
000298 0000
000299 0000
00029a 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
00029b 0000
00029c 0000
00029d 0000
00029e 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 
00029f 0000
0002a0 0000
0002a1 0000
0002a2 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002a3 0000
0002a4 0000
0002a5 0000
0002a6 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002a7 0000
0002a8 0000
0002a9 0000
0002aa 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002ab 0000
0002ac 0000
0002ad 0000
0002ae 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 
0002af 0000
0002b0 0000
0002b1 0000
0002b2 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 ; "fake column", not to display
                                 
0002b3 0000
0002b4 0000
0002b5 0000
0002b6 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002b7 0000
0002b8 0000
0002b9 0000
0002ba 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002bb 0000
0002bc 0000
0002bd 0000
0002be 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 
0002bf 0000
0002c0 0000
0002c1 0000
0002c2 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002c3 0000
0002c4 0000
0002c5 0000
0002c6 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002c7 0000
0002c8 0000
0002c9 0000
0002ca 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
0002cb 0000
0002cc 0000
0002cd 0000
0002ce 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 
0002cf 0000
0002d0 0000
0002d1 0000
0002d2 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 ; "fake column", not to display
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%% Victory Matrix %%%%%%%%%%%%%%%%%%%%%%%%%
                                 victorybuffer:
0002d3 1e00
0002d4 1f1f
0002d5 1f11
0002d6 0011                      .db 0b00000000, 0b00011110, 0b00011111, 0b00011111, 0b00010001, 0b00011111, 0b00010001, 0b00000000
0002d7 1100
0002d8 1110
0002d9 0411
0002da 0011                      .db 0b00000000, 0b00010001, 0b00010000, 0b00010001, 0b00010001, 0b00000100, 0b00010001, 0b00000000
0002db 1200
0002dc 1f10
0002dd 0411
0002de 0011                      .db 0b00000000, 0b00010010, 0b00010000, 0b00011111, 0b00010001, 0b00000100, 0b00010001, 0b00000000 
0002df 1e00
0002e0 111f
0002e1 0411
0002e2 001f                      .db 0b00000000, 0b00011110, 0b00011111, 0b00010001, 0b00010001, 0b00000100, 0b00011111, 0b00000000
0002e3 1200
0002e4 1110
0002e5 0411
0002e6 0004                      .db 0b00000000, 0b00010010, 0b00010000, 0b00010001, 0b00010001, 0b00000100, 0b00000100, 0b00000000
0002e7 1100
0002e8 1110
0002e9 0411
0002ea 0004                      .db 0b00000000, 0b00010001, 0b00010000, 0b00010001, 0b00010001, 0b00000100, 0b00000100, 0b00000000
0002eb 1e00
0002ec 111f
0002ed 041f
0002ee 0004                      .db 0b00000000, 0b00011110, 0b00011111, 0b00010001, 0b00011111, 0b00000100, 0b00000100, 0b00000000 
0002ef 0000
0002f0 0000
0002f1 0000
0002f2 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 ; "fake column", not to display
                                 
0002f3 1f00
0002f4 001f
0002f5 1100
0002f6 001f                      .db 0b00000000, 0b00011111, 0b00011111, 0b00000000, 0b00000000, 0b00010001, 0b00011111, 0b00000000
0002f7 1100
0002f8 0010
0002f9 1100
0002fa 0010                      .db 0b00000000, 0b00010001, 0b00010000, 0b00000000, 0b00000000, 0b00010001, 0b00010000, 0b00000000
0002fb 1100
0002fc 001f
0002fd 1100
0002fe 0010                      .db 0b00000000, 0b00010001, 0b00011111, 0b00000000, 0b00000000, 0b00010001, 0b00010000, 0b00000000
0002ff 1100
000300 0010
000301 1f00
000302 0010                      .db 0b00000000, 0b00010001, 0b00010000, 0b00000000, 0b00000000, 0b00011111, 0b00010000, 0b00000000
000303 1100
000304 0010
000305 1000
000306 0010                      .db 0b00000000, 0b00010001, 0b00010000, 0b00000000, 0b00000000, 0b00010000, 0b00010000, 0b00000000
000307 1100
000308 0010
000309 1000
00030a 0010                      .db 0b00000000, 0b00010001, 0b00010000, 0b00000000, 0b00000000, 0b00010000, 0b00010000, 0b00000000
00030b 1f00
00030c 0010
00030d 1000
00030e 001f                      .db 0b00000000, 0b00011111, 0b00010000, 0b00000000, 0b00000000, 0b00010000, 0b00011111, 0b00000000 
00030f 0000
000310 0000
000311 0000
000312 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 ; "fake column", not to display
                                 
                                 ;%%%%%%%%%%%%%%%%%%%%% Fail Matrix %%%%%%%%%%%%%%%%%%%%%%%%%
                                 gameoverbuffer:
000313 1f1f
000314 1e1b
000315 110f
000316 1e1e                      .db 0b00011111, 0b00011111, 0b00011011, 0b00011110, 0b00001111, 0b00010001, 0b00011110, 0b00011110
000317 1110
000318 1015
000319 1109
00031a 1210                      .db 0b00010000, 0b00010001, 0b00010101, 0b00010000, 0b00001001, 0b00010001, 0b00010000, 0b00010010
00031b 1f10
00031c 1015
00031d 1109
00031e 1e10                      .db 0b00010000, 0b00011111, 0b00010101, 0b00010000, 0b00001001, 0b00010001, 0b00010000, 0b00011110
00031f 1110
000320 1e11
000321 1109
000322 181e                      .db 0b00010000, 0b00010001, 0b00010001, 0b00011110, 0b00001001, 0b00010001, 0b00011110, 0b00011000
000323 1116
000324 1011
000325 1109
000326 1410                      .db 0b00010110, 0b00010001, 0b00010001, 0b00010000, 0b00001001, 0b00010001, 0b00010000, 0b00010100
000327 1112
000328 1011
000329 0a09
00032a 1210                      .db 0b00010010, 0b00010001, 0b00010001, 0b00010000, 0b00001001, 0b00001010, 0b00010000, 0b00010010
00032b 111e
00032c 1e11
00032d 040f
00032e 111e                      .db 0b00011110, 0b00010001, 0b00010001, 0b00011110, 0b00001111, 0b00000100, 0b00011110, 0b00010001 
00032f 0000
000330 0000
000331 0000
000332 0000                      .db 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000 ; "fake column", not to display
                                 
000333 0300
000334 001e
000335 0000
000336 0000                      .db 0b00000000, 0b00000011, 0b00011110, 0b00000000, 0b00000000, 0b00000000, 0b00000000, 0b00000000
000337 0400
000338 1f01
000339 1f1f
00033a 001e                      .db 0b00000000, 0b00000100, 0b00000001, 0b00011111, 0b00011111, 0b00011111, 0b00011110, 0b00000000
00033b 0400
00033c 0001
00033d 0400
00033e 0001                      .db 0b00000000, 0b00000100, 0b00000001, 0b00000000, 0b00000000, 0b00000100, 0b00000001, 0b00000000
00033f 0700
000340 001f
000341 0700
000342 001f                      .db 0b00000000, 0b00000111, 0b00011111, 0b00000000, 0b00000000, 0b00000111, 0b00011111, 0b00000000
000343 0400
000344 0001
000345 0400
000346 0001                      .db 0b00000000, 0b00000100, 0b00000001, 0b00000000, 0b00000000, 0b00000100, 0b00000001, 0b00000000
000347 0400
000348 1f01
000349 1f1f
00034a 001e                      .db 0b00000000, 0b00000100, 0b00000001, 0b00011111, 0b00011111, 0b00011111, 0b00011110, 0b00000000
00034b 0300
00034c 001e
00034d 0000


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   6 y  :   6 z  :  37 r0 :  10 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  27 r17:   4 r18:   3 r19:   4 r20:  20 
r21:   4 r22:   2 r23: 106 r24:  20 r25:  36 r26:   9 r27:   9 r28:  10 
r29:  10 r30:  36 r31:  36 
Registers used: 20 out of 35 (57.1%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :  28 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :  10 brcs  :   0 break :   0 breq  :   3 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  12 brpl  :   0 brsh  :   2 brtc  :   6 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   6 call  :  44 cbi   :  17 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   8 cpc   :   0 
cpi   :   0 cpse  :   0 dec   :   9 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   6 inc   :   0 jmp   :   0 
ld    :  16 ldd   :   0 ldi   : 181 lds   :   2 lpm   :   4 lsl   :   0 
lsr   :   1 mov   :   0 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   4 or    :   0 ori   :   0 out   :   3 pop   :   4 
push  :   4 rcall :   0 ret   :   8 reti  :   1 rjmp  :  47 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  32 sbic  :   0 sbis  :  16 
sbiw  :   2 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :  27 std   :   0 sts   :   5 
sub   :   2 subi  :   2 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 32 out of 113 (28.3%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00069e   1128    504   1632   32768   5.0%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
