#+title: Accumulator A
#+property: header-args :tangle Accumulator.v
#+auto-tangle: t
#+startup: showeverything


* DESCRPTION :
The accumulator (A) is a buffer register that stores intermediate answers during a computer run. The accumulator has two outputs. The two-state output goes directly to the adder-subtracter. The three-state output goes to the W bus. Therefore, the 8-bit accumulator word continuously drives the adder-subtracter; the same word appears on the W bus when E_a is high.
* LOGIC DIAGRAM :
* TRUTH TABLE :
* PIN CONFIGURATION :
* VERILOG CODE :
** Module :
#+begin_src verilog
module Accumulator(bus_input, L_A_bar, E_A, CLK, bus_output, add_sub_output);
    input  [7:0] bus_input;
    input  L_A_bar;
    input  E_A;
    input  CLK;
    output [7:0] bus_output;
    output [7:0] add_sub_output;
endmodule
#+end_src
** Testbench
#+begin_src verilog
module Accumulator_tb;
endmodule
#+end_src
