{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630885374107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630885374107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 05 17:42:54 2021 " "Processing started: Sun Sep 05 17:42:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630885374107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1630885374107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experimento-1 -c experimento-1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off experimento-1 -c experimento-1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1630885374107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1630885374438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1630885374438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_module " "Found entity 1: and_module" {  } { { "and_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/and_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630885380312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630885380312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_module " "Found entity 1: or_module" {  } { { "or_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/or_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630885380313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630885380313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_module_tb " "Found entity 1: and_module_tb" {  } { { "and_module_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/and_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630885380314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630885380314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_module " "Found entity 1: xor_module" {  } { { "xor_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/xor_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630885380315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630885380315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_module_tb " "Found entity 1: xor_module_tb" {  } { { "xor_module_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/xor_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630885380316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630885380316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_module_tb " "Found entity 1: or_module_tb" {  } { { "or_module_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/or_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630885380317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630885380317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file sll_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll_module " "Found entity 1: sll_module" {  } { { "sll_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/sll_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630885380318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630885380318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file srl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srl_module " "Found entity 1: srl_module" {  } { { "srl_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/srl_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630885380318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630885380318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srl_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file srl_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srl_module_tb " "Found entity 1: srl_module_tb" {  } { { "srl_module_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/srl_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630885380319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630885380319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sll_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll_module_tb " "Found entity 1: sll_module_tb" {  } { { "sll_module_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/sll_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630885380321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630885380321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file onebitfulladder_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullAdder_module " "Found entity 1: oneBitFullAdder_module" {  } { { "oneBitFullAdder_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/oneBitFullAdder_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630885380322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630885380322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitadder_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitadder_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nBitAdder_module " "Found entity 1: nBitAdder_module" {  } { { "nBitAdder_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/nBitAdder_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630885380323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630885380323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitadder_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitadder_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nBitAdder_module_tb " "Found entity 1: nBitAdder_module_tb" {  } { { "nBitAdder_module_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/nBitAdder_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630885380324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630885380324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfullsubstractor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file onebitfullsubstractor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullSubstractor_module " "Found entity 1: oneBitFullSubstractor_module" {  } { { "oneBitFullSubstractor_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/oneBitFullSubstractor_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630885380325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630885380325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitsubstractor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitsubstractor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nBitSubstractor_module " "Found entity 1: nBitSubstractor_module" {  } { { "nBitSubstractor_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/nBitSubstractor_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630885380326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630885380326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfullsubstractor_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file onebitfullsubstractor_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullSubstractor_module_tb " "Found entity 1: oneBitFullSubstractor_module_tb" {  } { { "oneBitFullSubstractor_module_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/oneBitFullSubstractor_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630885380327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630885380327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitsubstractor_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitsubstractor_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nBitSubstractor_module_tb " "Found entity 1: nBitSubstractor_module_tb" {  } { { "nBitSubstractor_module_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/nBitSubstractor_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630885380328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630885380328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_module " "Found entity 1: alu_module" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630885380330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630885380330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_module_tb " "Found entity 1: alu_module_tb" {  } { { "alu_module_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630885380331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630885380331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_module " "Found entity 1: decoder_module" {  } { { "decoder_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/decoder_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630885380332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630885380332 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp_flag_slr alu_module.sv(36) " "Verilog HDL Implicit Net warning at alu_module.sv(36): created implicit net for \"temp_flag_slr\"" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1630885380332 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_module_tb " "Elaborating entity \"alu_module_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1630885380356 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uc alu_module_tb.sv(5) " "Verilog HDL or VHDL warning at alu_module_tb.sv(5): object \"uc\" assigned a value but never read" {  } { { "alu_module_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module_tb.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1630885380357 "|alu_module_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Iniciando simulacion alu_module_tb.sv(11) " "Verilog HDL Display System Task info at alu_module_tb.sv(11): Iniciando simulacion" {  } { { "alu_module_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module_tb.sv" 11 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1630885380357 "|alu_module_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_module alu_module:modulo " "Elaborating entity \"alu_module\" for hierarchy \"alu_module:modulo\"" {  } { { "alu_module_tb.sv" "modulo" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module_tb.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630885380357 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result_add alu_module.sv(88) " "Verilog HDL Always Construct warning at alu_module.sv(88): variable \"temp_result_add\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630885380358 "|alu_module_tb|alu_module:modulo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_flag_add alu_module.sv(89) " "Verilog HDL Always Construct warning at alu_module.sv(89): variable \"temp_flag_add\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630885380358 "|alu_module_tb|alu_module:modulo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result_substract alu_module.sv(93) " "Verilog HDL Always Construct warning at alu_module.sv(93): variable \"temp_result_substract\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630885380358 "|alu_module_tb|alu_module:modulo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_flag_substract alu_module.sv(94) " "Verilog HDL Always Construct warning at alu_module.sv(94): variable \"temp_flag_substract\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630885380358 "|alu_module_tb|alu_module:modulo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result_and alu_module.sv(98) " "Verilog HDL Always Construct warning at alu_module.sv(98): variable \"temp_result_and\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630885380358 "|alu_module_tb|alu_module:modulo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_flag_and alu_module.sv(99) " "Verilog HDL Always Construct warning at alu_module.sv(99): variable \"temp_flag_and\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630885380358 "|alu_module_tb|alu_module:modulo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result_or alu_module.sv(103) " "Verilog HDL Always Construct warning at alu_module.sv(103): variable \"temp_result_or\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630885380358 "|alu_module_tb|alu_module:modulo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_flag_or alu_module.sv(104) " "Verilog HDL Always Construct warning at alu_module.sv(104): variable \"temp_flag_or\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630885380358 "|alu_module_tb|alu_module:modulo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result_xor alu_module.sv(108) " "Verilog HDL Always Construct warning at alu_module.sv(108): variable \"temp_result_xor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630885380359 "|alu_module_tb|alu_module:modulo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_flag_xor alu_module.sv(109) " "Verilog HDL Always Construct warning at alu_module.sv(109): variable \"temp_flag_xor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630885380359 "|alu_module_tb|alu_module:modulo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result_sll alu_module.sv(113) " "Verilog HDL Always Construct warning at alu_module.sv(113): variable \"temp_result_sll\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630885380359 "|alu_module_tb|alu_module:modulo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_flag_sll alu_module.sv(114) " "Verilog HDL Always Construct warning at alu_module.sv(114): variable \"temp_flag_sll\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630885380359 "|alu_module_tb|alu_module:modulo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result_srl alu_module.sv(118) " "Verilog HDL Always Construct warning at alu_module.sv(118): variable \"temp_result_srl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630885380359 "|alu_module_tb|alu_module:modulo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_flag_slr alu_module.sv(119) " "Verilog HDL Always Construct warning at alu_module.sv(119): variable \"temp_flag_slr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630885380359 "|alu_module_tb|alu_module:modulo"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_module.sv(86) " "Verilog HDL Case Statement warning at alu_module.sv(86): incomplete case statement has no default case item" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 86 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1630885380359 "|alu_module_tb|alu_module:modulo"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RESULT alu_module.sv(39) " "Verilog HDL Always Construct warning at alu_module.sv(39): inferring latch(es) for variable \"RESULT\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1630885380359 "|alu_module_tb|alu_module:modulo"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FLAGS alu_module.sv(39) " "Verilog HDL Always Construct warning at alu_module.sv(39): inferring latch(es) for variable \"FLAGS\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1630885380359 "|alu_module_tb|alu_module:modulo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGS\[0\] alu_module.sv(39) " "Inferred latch for \"FLAGS\[0\]\" at alu_module.sv(39)" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1630885380359 "|alu_module_tb|alu_module:modulo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGS\[1\] alu_module.sv(39) " "Inferred latch for \"FLAGS\[1\]\" at alu_module.sv(39)" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1630885380359 "|alu_module_tb|alu_module:modulo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGS\[2\] alu_module.sv(39) " "Inferred latch for \"FLAGS\[2\]\" at alu_module.sv(39)" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1630885380359 "|alu_module_tb|alu_module:modulo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGS\[3\] alu_module.sv(39) " "Inferred latch for \"FLAGS\[3\]\" at alu_module.sv(39)" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1630885380359 "|alu_module_tb|alu_module:modulo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[0\] alu_module.sv(39) " "Inferred latch for \"RESULT\[0\]\" at alu_module.sv(39)" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1630885380359 "|alu_module_tb|alu_module:modulo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[1\] alu_module.sv(39) " "Inferred latch for \"RESULT\[1\]\" at alu_module.sv(39)" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1630885380359 "|alu_module_tb|alu_module:modulo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[2\] alu_module.sv(39) " "Inferred latch for \"RESULT\[2\]\" at alu_module.sv(39)" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1630885380359 "|alu_module_tb|alu_module:modulo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[3\] alu_module.sv(39) " "Inferred latch for \"RESULT\[3\]\" at alu_module.sv(39)" {  } { { "alu_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1630885380359 "|alu_module_tb|alu_module:modulo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitAdder_module alu_module:modulo\|nBitAdder_module:adderMod " "Elaborating entity \"nBitAdder_module\" for hierarchy \"alu_module:modulo\|nBitAdder_module:adderMod\"" {  } { { "alu_module.sv" "adderMod" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630885380359 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c4 nBitAdder_module.sv(49) " "Verilog HDL Always Construct warning at nBitAdder_module.sv(49): variable \"c4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nBitAdder_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/nBitAdder_module.sv" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630885380360 "|alu_module_tb|alu_module:modulo|nBitAdder_module:adderMod"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c4 nBitAdder_module.sv(51) " "Verilog HDL Always Construct warning at nBitAdder_module.sv(51): variable \"c4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nBitAdder_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/nBitAdder_module.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630885380360 "|alu_module_tb|alu_module:modulo|nBitAdder_module:adderMod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitFullAdder_module alu_module:modulo\|nBitAdder_module:adderMod\|oneBitFullAdder_module:oba0 " "Elaborating entity \"oneBitFullAdder_module\" for hierarchy \"alu_module:modulo\|nBitAdder_module:adderMod\|oneBitFullAdder_module:oba0\"" {  } { { "nBitAdder_module.sv" "oba0" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/nBitAdder_module.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630885380360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitSubstractor_module alu_module:modulo\|nBitSubstractor_module:subsMod " "Elaborating entity \"nBitSubstractor_module\" for hierarchy \"alu_module:modulo\|nBitSubstractor_module:subsMod\"" {  } { { "alu_module.sv" "subsMod" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630885380362 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c4 nBitSubstractor_module.sv(49) " "Verilog HDL Always Construct warning at nBitSubstractor_module.sv(49): variable \"c4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nBitSubstractor_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/nBitSubstractor_module.sv" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630885380362 "|nBitSubstractor_module_tb|nBitSubstractor_module:modulo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c4 nBitSubstractor_module.sv(51) " "Verilog HDL Always Construct warning at nBitSubstractor_module.sv(51): variable \"c4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nBitSubstractor_module.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/nBitSubstractor_module.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1630885380362 "|nBitSubstractor_module_tb|nBitSubstractor_module:modulo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitFullSubstractor_module alu_module:modulo\|nBitSubstractor_module:subsMod\|oneBitFullSubstractor_module:obs0 " "Elaborating entity \"oneBitFullSubstractor_module\" for hierarchy \"alu_module:modulo\|nBitSubstractor_module:subsMod\|oneBitFullSubstractor_module:obs0\"" {  } { { "nBitSubstractor_module.sv" "obs0" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/nBitSubstractor_module.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630885380363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_module alu_module:modulo\|and_module:andMod " "Elaborating entity \"and_module\" for hierarchy \"alu_module:modulo\|and_module:andMod\"" {  } { { "alu_module.sv" "andMod" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630885380364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_module alu_module:modulo\|or_module:orMod " "Elaborating entity \"or_module\" for hierarchy \"alu_module:modulo\|or_module:orMod\"" {  } { { "alu_module.sv" "orMod" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630885380365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_module alu_module:modulo\|xor_module:xorMod " "Elaborating entity \"xor_module\" for hierarchy \"alu_module:modulo\|xor_module:xorMod\"" {  } { { "alu_module.sv" "xorMod" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630885380365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_module alu_module:modulo\|sll_module:sllMod " "Elaborating entity \"sll_module\" for hierarchy \"alu_module:modulo\|sll_module:sllMod\"" {  } { { "alu_module.sv" "sllMod" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630885380366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srl_module alu_module:modulo\|srl_module:srlMod " "Elaborating entity \"srl_module\" for hierarchy \"alu_module:modulo\|srl_module:srlMod\"" {  } { { "alu_module.sv" "srlMod" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630885380367 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1630885380406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630885380429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 05 17:43:00 2021 " "Processing ended: Sun Sep 05 17:43:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630885380429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630885380429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630885380429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1630885380429 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 25 s " "Quartus Prime Flow was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1630885381017 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630885381410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630885381410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 05 17:43:01 2021 " "Processing started: Sun Sep 05 17:43:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630885381410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1630885381410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim experimento-1 experimento-1 " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim experimento-1 experimento-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1630885381410 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim experimento-1 experimento-1 " "Quartus(args): --rtl_sim experimento-1 experimento-1" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1630885381410 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1630885381547 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1630885381624 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1630885381625 ""}
{ "Warning" "0" "" "Warning: File experimento-1_run_msim_rtl_verilog.do already exists - backing up current file as experimento-1_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File experimento-1_run_msim_rtl_verilog.do already exists - backing up current file as experimento-1_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1630885381685 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/simulation/modelsim/experimento-1_run_msim_rtl_verilog.do" {  } { { "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/simulation/modelsim/experimento-1_run_msim_rtl_verilog.do" "0" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/simulation/modelsim/experimento-1_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/simulation/modelsim/experimento-1_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1630885381702 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1630885381703 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1630885381704 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1630885381705 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/experimento-1_nativelink_simulation.rpt" {  } { { "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/experimento-1_nativelink_simulation.rpt" "0" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/experimento-1_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-3/experimento-1/experimento-1_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1630885381705 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1630885381705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630885381705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 05 17:43:01 2021 " "Processing ended: Sun Sep 05 17:43:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630885381705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630885381705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630885381705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1630885381705 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 26 s " "Quartus Prime Flow was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1630885393166 ""}
