

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Sun Oct 27 21:03:13 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        fir128_1_variable_bitwidth
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvf1517-3-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |             Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |             & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ fir                            |     -|  5.10|      134|  1.340e+03|         -|      135|     -|        no|  1 (~0%)|  1 (~0%)|  113 (~0%)|  230 (~0%)|    -|
    | + fir_Pipeline_VITIS_LOOP_45_1  |     -|  5.10|      132|  1.320e+03|         -|      132|     -|        no|        -|  1 (~0%)|  109 (~0%)|  122 (~0%)|    -|
    |  o VITIS_LOOP_45_1              |     -|  7.30|      130|  1.300e+03|         5|        1|   127|       yes|        -|        -|          -|          -|    -|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| x         | ap_none | 32       |
| y         | ap_vld  | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | out       | int*     |
| x        | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| y        | y            | port    |
| y        | y_ap_vld     | port    |
| x        | x            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+----------+-----+--------+---------+
| Name                              | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-----------------------------------+-----+--------+----------+-----+--------+---------+
| + fir                             | 1   |        |          |     |        |         |
|  + fir_Pipeline_VITIS_LOOP_45_1   | 1   |        |          |     |        |         |
|    add_ln45_fu_112_p2             | -   |        | add_ln45 | add | fabric | 0       |
|    mac_muladd_8s_5s_16s_16_4_1_U1 | 1   |        | ret_V    | mul | dsp48  | 3       |
|    mac_muladd_8s_5s_16s_16_4_1_U1 | 1   |        | acc_V_1  | add | dsp48  | 3       |
+-----------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------+------+------+--------+-------------+---------+------+---------+
| Name                            | BRAM | URAM | Pragma | Variable    | Storage | Impl | Latency |
+---------------------------------+------+------+--------+-------------+---------+------+---------+
| + fir                           | 1    | 0    |        |             |         |      |         |
|   shift_reg_V_U                 | 1    | -    |        | shift_reg_V | ram_s2p | auto | 1       |
|  + fir_Pipeline_VITIS_LOOP_45_1 | 0    | 0    |        |             |         |      |         |
|    c_U                          | -    | -    |        | c           | rom_1p  | auto | 1       |
+---------------------------------+------+------+--------+-------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

