

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity decoder is
    Port ( state_in : in STD_LOGIC_VECTOR (1 downto 0);
           TriLED1 : out STD_LOGIC_VECTOR (2 downto 0);
           TriLED2 : out STD_LOGIC_VECTOR (2 downto 0));
end decoder;

architecture Behavioral of decoder is

begin
    with state_in select TriLED1 <=
        "010" when "00",
        "110" when "01",
        "100" when "10",
        "100" when "11",
        "000" when others;

    with state_in select TriLED2 <=
        "100" when "00",
        "100" when "01",
        "010" when "10",
        "110" when "11",
        "000" when others;


end Behavioral;
