ARM GAS  /tmp/ccBLMlrZ.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/gpio.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_GPIO_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB65:
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccBLMlrZ.s 			page 2


  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  27              		.loc 1 43 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 24
  34              		.cfi_offset 4, -24
  35              		.cfi_offset 5, -20
  36              		.cfi_offset 6, -16
  37              		.cfi_offset 7, -12
  38              		.cfi_offset 8, -8
  39              		.cfi_offset 14, -4
  40 0004 88B0     		sub	sp, sp, #32
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 56
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 45 3 view .LVU1
  44              		.loc 1 45 20 is_stmt 0 view .LVU2
  45 0006 04AD     		add	r5, sp, #16
  46 0008 0024     		movs	r4, #0
  47 000a 0494     		str	r4, [sp, #16]
  48 000c 0594     		str	r4, [sp, #20]
  49 000e 0694     		str	r4, [sp, #24]
  50 0010 0794     		str	r4, [sp, #28]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  51              		.loc 1 48 3 is_stmt 1 view .LVU3
  52              	.LBB2:
  53              		.loc 1 48 3 view .LVU4
  54              		.loc 1 48 3 view .LVU5
  55 0012 2B4B     		ldr	r3, .L3
  56 0014 9A69     		ldr	r2, [r3, #24]
  57 0016 42F01002 		orr	r2, r2, #16
  58 001a 9A61     		str	r2, [r3, #24]
  59              		.loc 1 48 3 view .LVU6
  60 001c 9A69     		ldr	r2, [r3, #24]
  61 001e 02F01002 		and	r2, r2, #16
  62 0022 0092     		str	r2, [sp]
  63              		.loc 1 48 3 view .LVU7
  64 0024 009A     		ldr	r2, [sp]
  65              	.LBE2:
  66              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
ARM GAS  /tmp/ccBLMlrZ.s 			page 3


  67              		.loc 1 49 3 view .LVU9
  68              	.LBB3:
  69              		.loc 1 49 3 view .LVU10
  70              		.loc 1 49 3 view .LVU11
  71 0026 9A69     		ldr	r2, [r3, #24]
  72 0028 42F02002 		orr	r2, r2, #32
  73 002c 9A61     		str	r2, [r3, #24]
  74              		.loc 1 49 3 view .LVU12
  75 002e 9A69     		ldr	r2, [r3, #24]
  76 0030 02F02002 		and	r2, r2, #32
  77 0034 0192     		str	r2, [sp, #4]
  78              		.loc 1 49 3 view .LVU13
  79 0036 019A     		ldr	r2, [sp, #4]
  80              	.LBE3:
  81              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 50 3 view .LVU15
  83              	.LBB4:
  84              		.loc 1 50 3 view .LVU16
  85              		.loc 1 50 3 view .LVU17
  86 0038 9A69     		ldr	r2, [r3, #24]
  87 003a 42F00402 		orr	r2, r2, #4
  88 003e 9A61     		str	r2, [r3, #24]
  89              		.loc 1 50 3 view .LVU18
  90 0040 9A69     		ldr	r2, [r3, #24]
  91 0042 02F00402 		and	r2, r2, #4
  92 0046 0292     		str	r2, [sp, #8]
  93              		.loc 1 50 3 view .LVU19
  94 0048 029A     		ldr	r2, [sp, #8]
  95              	.LBE4:
  96              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  97              		.loc 1 51 3 view .LVU21
  98              	.LBB5:
  99              		.loc 1 51 3 view .LVU22
 100              		.loc 1 51 3 view .LVU23
 101 004a 9A69     		ldr	r2, [r3, #24]
 102 004c 42F00802 		orr	r2, r2, #8
 103 0050 9A61     		str	r2, [r3, #24]
 104              		.loc 1 51 3 view .LVU24
 105 0052 9B69     		ldr	r3, [r3, #24]
 106 0054 03F00803 		and	r3, r3, #8
 107 0058 0393     		str	r3, [sp, #12]
 108              		.loc 1 51 3 view .LVU25
 109 005a 039B     		ldr	r3, [sp, #12]
 110              	.LBE5:
 111              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c **** 
  53:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  54:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOA, NSS_Pin|LoRa_RST_Pin, GPIO_PIN_SET);
 112              		.loc 1 54 3 view .LVU27
 113 005c 194E     		ldr	r6, .L3+4
 114 005e 0122     		movs	r2, #1
 115 0060 4FF48871 		mov	r1, #272
 116 0064 3046     		mov	r0, r6
 117 0066 FFF7FEFF 		bl	HAL_GPIO_WritePin
 118              	.LVL0:
ARM GAS  /tmp/ccBLMlrZ.s 			page 4


  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pin : B1_Pin */
  57:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = B1_Pin;
 119              		.loc 1 57 3 view .LVU28
 120              		.loc 1 57 23 is_stmt 0 view .LVU29
 121 006a 4FF40053 		mov	r3, #8192
 122 006e 0493     		str	r3, [sp, #16]
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 123              		.loc 1 58 3 is_stmt 1 view .LVU30
 124              		.loc 1 58 24 is_stmt 0 view .LVU31
 125 0070 DFF85480 		ldr	r8, .L3+8
 126 0074 CDF81480 		str	r8, [sp, #20]
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 127              		.loc 1 59 3 is_stmt 1 view .LVU32
 128              		.loc 1 59 24 is_stmt 0 view .LVU33
 129 0078 0694     		str	r4, [sp, #24]
  60:Core/Src/gpio.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 130              		.loc 1 60 3 is_stmt 1 view .LVU34
 131 007a 2946     		mov	r1, r5
 132 007c 1348     		ldr	r0, .L3+12
 133 007e FFF7FEFF 		bl	HAL_GPIO_Init
 134              	.LVL1:
  61:Core/Src/gpio.c **** 
  62:Core/Src/gpio.c ****   /*Configure GPIO pin : DIO0_Pin */
  63:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = DIO0_Pin;
 135              		.loc 1 63 3 view .LVU35
 136              		.loc 1 63 23 is_stmt 0 view .LVU36
 137 0082 0127     		movs	r7, #1
 138 0084 0497     		str	r7, [sp, #16]
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 139              		.loc 1 64 3 is_stmt 1 view .LVU37
 140              		.loc 1 64 24 is_stmt 0 view .LVU38
 141 0086 CDF81480 		str	r8, [sp, #20]
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 142              		.loc 1 65 3 is_stmt 1 view .LVU39
 143              		.loc 1 65 24 is_stmt 0 view .LVU40
 144 008a 0694     		str	r4, [sp, #24]
  66:Core/Src/gpio.c ****   HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 145              		.loc 1 66 3 is_stmt 1 view .LVU41
 146 008c 2946     		mov	r1, r5
 147 008e 3046     		mov	r0, r6
 148 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 149              	.LVL2:
  67:Core/Src/gpio.c **** 
  68:Core/Src/gpio.c ****   /*Configure GPIO pins : NSS_Pin LoRa_RST_Pin */
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = NSS_Pin|LoRa_RST_Pin;
 150              		.loc 1 69 3 view .LVU42
 151              		.loc 1 69 23 is_stmt 0 view .LVU43
 152 0094 4FF48873 		mov	r3, #272
 153 0098 0493     		str	r3, [sp, #16]
  70:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 154              		.loc 1 70 3 is_stmt 1 view .LVU44
 155              		.loc 1 70 24 is_stmt 0 view .LVU45
 156 009a 0597     		str	r7, [sp, #20]
  71:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 157              		.loc 1 71 3 is_stmt 1 view .LVU46
 158              		.loc 1 71 24 is_stmt 0 view .LVU47
ARM GAS  /tmp/ccBLMlrZ.s 			page 5


 159 009c 0694     		str	r4, [sp, #24]
  72:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 160              		.loc 1 72 3 is_stmt 1 view .LVU48
 161              		.loc 1 72 25 is_stmt 0 view .LVU49
 162 009e 0223     		movs	r3, #2
 163 00a0 0793     		str	r3, [sp, #28]
  73:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 164              		.loc 1 73 3 is_stmt 1 view .LVU50
 165 00a2 2946     		mov	r1, r5
 166 00a4 3046     		mov	r0, r6
 167 00a6 FFF7FEFF 		bl	HAL_GPIO_Init
 168              	.LVL3:
  74:Core/Src/gpio.c **** 
  75:Core/Src/gpio.c ****   /* EXTI interrupt init*/
  76:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 169              		.loc 1 76 3 view .LVU51
 170 00aa 2246     		mov	r2, r4
 171 00ac 2146     		mov	r1, r4
 172 00ae 2820     		movs	r0, #40
 173 00b0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 174              	.LVL4:
  77:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 175              		.loc 1 77 3 view .LVU52
 176 00b4 2820     		movs	r0, #40
 177 00b6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 178              	.LVL5:
  78:Core/Src/gpio.c **** 
  79:Core/Src/gpio.c **** }
 179              		.loc 1 79 1 is_stmt 0 view .LVU53
 180 00ba 08B0     		add	sp, sp, #32
 181              	.LCFI2:
 182              		.cfi_def_cfa_offset 24
 183              		@ sp needed
 184 00bc BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 185              	.L4:
 186              		.align	2
 187              	.L3:
 188 00c0 00100240 		.word	1073876992
 189 00c4 00080140 		.word	1073809408
 190 00c8 00001110 		.word	269549568
 191 00cc 00100140 		.word	1073811456
 192              		.cfi_endproc
 193              	.LFE65:
 195              		.text
 196              	.Letext0:
 197              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 198              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 199              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 200              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 201              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccBLMlrZ.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
     /tmp/ccBLMlrZ.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccBLMlrZ.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccBLMlrZ.s:188    .text.MX_GPIO_Init:000000c0 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
