{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510184848922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510184848925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 17:47:28 2017 " "Processing started: Wed Nov 08 17:47:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510184848925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510184848925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7_task3 -c lab7_task3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7_task3 -c lab7_task3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510184848926 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510184849468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510184849468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toggle_reg_nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toggle_reg_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toggle_reg_nbit-behavior " "Found design unit 1: toggle_reg_nbit-behavior" {  } { { "toggle_reg_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 7/TASK 3/toggle_reg_nbit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510184860217 ""} { "Info" "ISGN_ENTITY_NAME" "1 toggle_reg_nbit " "Found entity 1: toggle_reg_nbit" {  } { { "toggle_reg_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 7/TASK 3/toggle_reg_nbit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510184860217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510184860217 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toggle_reg_nbit " "Elaborating entity \"toggle_reg_nbit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510184860269 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Q toggle_reg_nbit.vhd(15) " "VHDL Signal Declaration warning at toggle_reg_nbit.vhd(15): used implicit default value for signal \"Q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "toggle_reg_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 7/TASK 3/toggle_reg_nbit.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510184860270 "|toggle_reg_nbit"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[0\] GND " "Pin \"Q\[0\]\" is stuck at GND" {  } { { "toggle_reg_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 7/TASK 3/toggle_reg_nbit.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510184860919 "|toggle_reg_nbit|Q[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[1\] GND " "Pin \"Q\[1\]\" is stuck at GND" {  } { { "toggle_reg_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 7/TASK 3/toggle_reg_nbit.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510184860919 "|toggle_reg_nbit|Q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[2\] GND " "Pin \"Q\[2\]\" is stuck at GND" {  } { { "toggle_reg_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 7/TASK 3/toggle_reg_nbit.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510184860919 "|toggle_reg_nbit|Q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[3\] GND " "Pin \"Q\[3\]\" is stuck at GND" {  } { { "toggle_reg_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 7/TASK 3/toggle_reg_nbit.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510184860919 "|toggle_reg_nbit|Q[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1510184860919 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510184861402 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510184861402 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "toggle_reg_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 7/TASK 3/toggle_reg_nbit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510184861621 "|toggle_reg_nbit|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SET " "No output dependent on input pin \"SET\"" {  } { { "toggle_reg_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 7/TASK 3/toggle_reg_nbit.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510184861621 "|toggle_reg_nbit|SET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T " "No output dependent on input pin \"T\"" {  } { { "toggle_reg_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 7/TASK 3/toggle_reg_nbit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510184861621 "|toggle_reg_nbit|T"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LD " "No output dependent on input pin \"LD\"" {  } { { "toggle_reg_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 7/TASK 3/toggle_reg_nbit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510184861621 "|toggle_reg_nbit|LD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[0\] " "No output dependent on input pin \"D\[0\]\"" {  } { { "toggle_reg_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 7/TASK 3/toggle_reg_nbit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510184861621 "|toggle_reg_nbit|D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[1\] " "No output dependent on input pin \"D\[1\]\"" {  } { { "toggle_reg_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 7/TASK 3/toggle_reg_nbit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510184861621 "|toggle_reg_nbit|D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[2\] " "No output dependent on input pin \"D\[2\]\"" {  } { { "toggle_reg_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 7/TASK 3/toggle_reg_nbit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510184861621 "|toggle_reg_nbit|D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[3\] " "No output dependent on input pin \"D\[3\]\"" {  } { { "toggle_reg_nbit.vhd" "" { Text "H:/ece 370/ece 370 github/lab 7/TASK 3/toggle_reg_nbit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510184861621 "|toggle_reg_nbit|D[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1510184861621 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510184861623 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510184861623 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510184861623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510184861723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 17:47:41 2017 " "Processing ended: Wed Nov 08 17:47:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510184861723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510184861723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510184861723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510184861723 ""}
