// Seed: 1955513028
`timescale 1ps / 1ps
module module_0 ();
  logic id_1;
  assign id_1 = 1 ? 1'b0 : 1;
  logic id_2;
  type_7(
      id_3, 1'b0 - id_4, 1
  );
endmodule
