

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Tue Apr  4 19:44:37 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul
* Solution:       matrixmul_1b
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     16.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  281|  281|  282|  282|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |  279|  279|        25|         17|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1861|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    473|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    236|
|Register         |        -|      -|    1057|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1405|   2570|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matrixmul_fadd_32bkb_U1  |matrixmul_fadd_32bkb  |        0|      2|  205|  205|
    |matrixmul_fmul_32cud_U2  |matrixmul_fmul_32cud  |        0|      3|  143|  140|
    |matrixmul_mux_42_dEe_U3  |matrixmul_mux_42_dEe  |        0|      0|    0|   32|
    |matrixmul_mux_42_dEe_U4  |matrixmul_mux_42_dEe  |        0|      0|    0|   32|
    |matrixmul_mux_42_dEe_U5  |matrixmul_mux_42_dEe  |        0|      0|    0|   32|
    |matrixmul_mux_42_dEe_U6  |matrixmul_mux_42_dEe  |        0|      0|    0|   32|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  348|  473|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_317_p2                  |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_311_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_1100_p2                 |     +    |      0|  0|   3|           1|           3|
    |tmp_18_fu_410_p2               |     +    |      0|  0|   5|           5|           5|
    |tmp_20_fu_596_p2               |     +    |      0|  0|   6|           5|           6|
    |tmp_21_fu_1121_p2              |     +    |      0|  0|   7|           7|           7|
    |exitcond_flatten_fu_305_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_323_p2             |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp2_fu_434_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_447_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_421_p2              |   icmp   |      0|  0|   2|           2|           3|
    |tmp1_fu_335_p2                 |   icmp   |      0|  0|   2|           3|           1|
    |tmp_5_fu_402_p2                |   icmp   |      0|  0|   2|           3|           1|
    |tmp_mid1_fu_329_p2             |   icmp   |      0|  0|   2|           3|           1|
    |tmp_13_fu_1028_p2              |    or    |      0|  0|   6|           5|           2|
    |tmp_15_fu_1055_p2              |    or    |      0|  0|   6|           5|           2|
    |tmp_8_fu_1011_p2               |    or    |      0|  0|   6|           5|           1|
    |a_row_load_1_fu_1042_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_2_fu_1082_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_3_fu_1075_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_fu_572_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_14_fu_492_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_15_fu_500_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_16_fu_515_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_17_fu_522_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_18_fu_529_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_2_fu_452_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_3_fu_508_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_4_fu_439_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_5_fu_460_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_6_fu_468_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_7_fu_476_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_9_fu_484_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_fu_426_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_14_fu_692_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_15_fu_699_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_16_fu_891_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_17_fu_898_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_18_fu_905_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_2_fu_657_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_3_fu_884_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_4_fu_650_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_5_fu_664_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_6_fu_671_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_7_fu_678_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_9_fu_685_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_fu_643_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_14_fu_752_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_15_fu_759_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_16_fu_863_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_17_fu_870_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_18_fu_877_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_2_fu_719_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_3_fu_856_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_4_fu_712_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_5_fu_726_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_6_fu_732_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_7_fu_739_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_9_fu_746_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_fu_706_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_14_fu_814_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_15_fu_821_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_16_fu_835_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_17_fu_842_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_18_fu_849_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_2_fu_779_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_3_fu_828_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_4_fu_772_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_5_fu_786_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_6_fu_793_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_7_fu_800_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_9_fu_807_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_fu_765_p3           |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_370_p3               |  select  |      0|  0|   3|           1|           1|
    |tmp_2_mid2_v_v_v_fu_349_p3     |  select  |      0|  0|   3|           1|           3|
    |tmp_mid2_fu_341_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1861|         121|        1845|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_Addr_A_orig                 |  64|         10|   32|        320|
    |a_WEN_A                       |   4|          2|    4|          8|
    |ap_NS_fsm                     |  18|         20|    1|         20|
    |grp_fu_278_p0                 |  32|          4|   32|        128|
    |grp_fu_278_p1                 |  32|          5|   32|        160|
    |grp_fu_285_p0                 |  32|          5|   32|        160|
    |grp_fu_285_p1                 |  32|          5|   32|        160|
    |i_phi_fu_259_p4               |   3|          2|    3|          6|
    |i_reg_255                     |   3|          2|    3|          6|
    |indvar_flatten_phi_fu_248_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_244        |   5|          2|    5|         10|
    |j_phi_fu_270_p4               |   3|          2|    3|          6|
    |j_reg_266                     |   3|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 236|         63|  187|       1000|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |a_row_load_3_reg_1445                                |  32|   0|   32|          0|
    |a_row_load_7_fu_100                                  |  32|   0|   32|          0|
    |a_row_load_8_fu_96                                   |  32|   0|   32|          0|
    |a_row_load_9_fu_92                                   |  32|   0|   32|          0|
    |a_row_load_s_fu_88                                   |  32|   0|   32|          0|
    |ap_CS_fsm                                            |  19|   0|   19|          0|
    |ap_enable_reg_pp0_iter0                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1252  |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_j_mid2_reg_1304            |   3|   0|    3|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_2_mid2_v_v_v_reg_1286  |   3|   0|    3|          0|
    |b_copy_0_3_11_fu_104                                 |  32|   0|   32|          0|
    |b_copy_0_3_12_fu_112                                 |  32|   0|   32|          0|
    |b_copy_0_3_1_fu_116                                  |  32|   0|   32|          0|
    |b_copy_0_3_8_fu_108                                  |  32|   0|   32|          0|
    |b_copy_1_3_11_fu_120                                 |  32|   0|   32|          0|
    |b_copy_1_3_12_fu_128                                 |  32|   0|   32|          0|
    |b_copy_1_3_1_fu_132                                  |  32|   0|   32|          0|
    |b_copy_1_3_8_fu_124                                  |  32|   0|   32|          0|
    |b_copy_2_3_11_fu_136                                 |  32|   0|   32|          0|
    |b_copy_2_3_12_fu_144                                 |  32|   0|   32|          0|
    |b_copy_2_3_19_reg_1402                               |  32|   0|   32|          0|
    |b_copy_2_3_1_fu_148                                  |  32|   0|   32|          0|
    |b_copy_2_3_8_fu_140                                  |  32|   0|   32|          0|
    |b_copy_3_3_11_fu_152                                 |  32|   0|   32|          0|
    |b_copy_3_3_12_fu_160                                 |  32|   0|   32|          0|
    |b_copy_3_3_1_fu_164                                  |  32|   0|   32|          0|
    |b_copy_3_3_8_fu_156                                  |  32|   0|   32|          0|
    |exitcond_flatten_reg_1252                            |   1|   0|    1|          0|
    |exitcond_reg_1261                                    |   1|   0|    1|          0|
    |i_reg_255                                            |   3|   0|    3|          0|
    |indvar_flatten_next_reg_1256                         |   5|   0|    5|          0|
    |indvar_flatten_reg_244                               |   5|   0|    5|          0|
    |j_1_reg_1465                                         |   3|   0|    3|          0|
    |j_mid2_reg_1304                                      |   3|   0|    3|          0|
    |j_reg_266                                            |   3|   0|    3|          0|
    |reg_290                                              |  32|   0|   32|          0|
    |reg_294                                              |  32|   0|   32|          0|
    |reg_300                                              |  32|   0|   32|          0|
    |sel_tmp2_reg_1353                                    |   1|   0|    1|          0|
    |sel_tmp4_reg_1366                                    |   1|   0|    1|          0|
    |sel_tmp_reg_1343                                     |   1|   0|    1|          0|
    |tmp_10_reg_1415                                      |  32|   0|   32|          0|
    |tmp_11_2_reg_1455                                    |  32|   0|   32|          0|
    |tmp_11_3_reg_1460                                    |  32|   0|   32|          0|
    |tmp_11_reg_1420                                      |  32|   0|   32|          0|
    |tmp_2_mid2_v_v_v_reg_1286                            |   3|   0|    3|          0|
    |tmp_3_reg_1292                                       |   3|   0|    5|          2|
    |tmp_5_reg_1330                                       |   1|   0|    1|          0|
    |tmp_6_reg_1382                                       |  32|   0|   32|          0|
    |tmp_9_reg_1410                                       |  32|   0|   32|          0|
    |tmp_mid2_reg_1266                                    |   1|   0|    1|          0|
    |tmp_reg_1319                                         |   2|   0|    2|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                |1057|   0| 1059|          2|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start  |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done   | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle   | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready  | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_Addr_A  | out |   32|    bram    |       a      |     array    |
|a_EN_A    | out |    1|    bram    |       a      |     array    |
|a_WEN_A   | out |    4|    bram    |       a      |     array    |
|a_Din_A   | out |   32|    bram    |       a      |     array    |
|a_Dout_A  |  in |   32|    bram    |       a      |     array    |
|a_Clk_A   | out |    1|    bram    |       a      |     array    |
|a_Rst_A   | out |    1|    bram    |       a      |     array    |
+----------+-----+-----+------------+--------------+--------------+

