[
    {
        "line": 5,
        "fullcodeline": "u32 val = 0;"
    },
    {
        "line": 6,
        "fullcodeline": "u32 count = 0;"
    },
    {
        "line": 10,
        "fullcodeline": "struct amdgpu_device *adev = (struct amdgpu_device *)handle;"
    },
    {
        "line": 12,
        "fullcodeline": "const struct amdgpu_ip_block *ip_block ="
    },
    {
        "line": 18,
        "fullcodeline": "r = amd_acp_hw_init(adev->acp.cgs_device,"
    },
    {
        "line": 31,
        "fullcodeline": "acp_base = adev->rmmio_base;"
    },
    {
        "line": 34,
        "fullcodeline": "adev->acp.acp_genpd = kzalloc(sizeof(struct acp_pm_domain), GFP_KERNEL);"
    },
    {
        "line": 39,
        "fullcodeline": "adev->acp.acp_genpd->gpd.power_off = acp_poweroff;"
    },
    {
        "line": 40,
        "fullcodeline": "adev->acp.acp_genpd->gpd.power_on = acp_poweron;"
    },
    {
        "line": 45,
        "fullcodeline": "pm_genpd_init(&adev->acp.acp_genpd->gpd, NULL, false);"
    },
    {
        "line": 47,
        "fullcodeline": "adev->acp.acp_cell = kcalloc(ACP_DEVS, sizeof(struct mfd_cell),"
    },
    {
        "line": 53,
        "fullcodeline": "adev->acp.acp_res = kcalloc(5, sizeof(struct resource), GFP_KERNEL);"
    },
    {
        "line": 59,
        "fullcodeline": "i2s_pdata = kcalloc(3, sizeof(struct i2s_platform_data), GFP_KERNEL);"
    },
    {
        "line": 74,
        "fullcodeline": "i2s_pdata[0].cap = DWC_I2S_PLAY;"
    },
    {
        "line": 75,
        "fullcodeline": "i2s_pdata[0].snd_rates = SNDRV_PCM_RATE_8000_96000;"
    },
    {
        "line": 76,
        "fullcodeline": "i2s_pdata[0].i2s_reg_comp1 = ACP_I2S_COMP1_PLAY_REG_OFFSET;"
    },
    {
        "line": 77,
        "fullcodeline": "i2s_pdata[0].i2s_reg_comp2 = ACP_I2S_COMP2_PLAY_REG_OFFSET;"
    },
    {
        "line": 89,
        "fullcodeline": "i2s_pdata[1].cap = DWC_I2S_RECORD;"
    },
    {
        "line": 90,
        "fullcodeline": "i2s_pdata[1].snd_rates = SNDRV_PCM_RATE_8000_96000;"
    },
    {
        "line": 91,
        "fullcodeline": "i2s_pdata[1].i2s_reg_comp1 = ACP_I2S_COMP1_CAP_REG_OFFSET;"
    },
    {
        "line": 92,
        "fullcodeline": "i2s_pdata[1].i2s_reg_comp2 = ACP_I2S_COMP2_CAP_REG_OFFSET;"
    },
    {
        "line": 94,
        "fullcodeline": "i2s_pdata[2].quirks = DW_I2S_QUIRK_COMP_REG_OFFSET;"
    },
    {
        "line": 103,
        "fullcodeline": "i2s_pdata[2].cap = DWC_I2S_PLAY | DWC_I2S_RECORD;"
    },
    {
        "line": 104,
        "fullcodeline": "i2s_pdata[2].snd_rates = SNDRV_PCM_RATE_8000_96000;"
    },
    {
        "line": 105,
        "fullcodeline": "i2s_pdata[2].i2s_reg_comp1 = ACP_BT_COMP1_REG_OFFSET;"
    },
    {
        "line": 106,
        "fullcodeline": "i2s_pdata[2].i2s_reg_comp2 = ACP_BT_COMP2_REG_OFFSET;"
    },
    {
        "line": 129,
        "fullcodeline": "adev->acp.acp_res[4].flags = IORESOURCE_IRQ;"
    },
    {
        "line": 130,
        "fullcodeline": "adev->acp.acp_res[4].start = amdgpu_irq_create_mapping(adev, 162);"
    },
    {
        "line": 157,
        "fullcodeline": "r = mfd_add_hotplug_devices(adev->acp.parent, adev->acp.acp_cell,"
    },
    {
        "line": 173,
        "fullcodeline": "val = cgs_read_register(adev->acp.cgs_device, mmACP_SOFT_RESET);"
    },
    {
        "line": 175,
        "fullcodeline": "val |= ACP_SOFT_RESET__SoftResetAud_MASK;"
    },
    {
        "line": 176,
        "fullcodeline": "cgs_write_register(adev->acp.cgs_device, mmACP_SOFT_RESET, val);"
    },
    {
        "line": 178,
        "fullcodeline": "count = ACP_SOFT_RESET_DONE_TIME_OUT_VALUE;"
    },
    {
        "line": 191,
        "fullcodeline": "val = cgs_read_register(adev->acp.cgs_device, mmACP_CONTROL);"
    },
    {
        "line": 192,
        "fullcodeline": "val = val | ACP_CONTROL__ClkEn_MASK;"
    },
    {
        "line": 193,
        "fullcodeline": "cgs_write_register(adev->acp.cgs_device, mmACP_CONTROL, val);"
    },
    {
        "line": 195,
        "fullcodeline": "count = ACP_CLOCK_EN_TIME_OUT_VALUE;"
    },
    {
        "line": 208,
        "fullcodeline": "val = cgs_read_register(adev->acp.cgs_device, mmACP_SOFT_RESET);"
    },
    {
        "line": 209,
        "fullcodeline": "val &= ~ACP_SOFT_RESET__SoftResetAud_MASK;"
    },
    {
        "line": 13,
        "fullcodeline": "amdgpu_device_ip_get_ip_block(adev, AMD_IP_BLOCK_TYPE_ACP);"
    },
    {
        "line": 15,
        "fullcodeline": "if (!ip_block)"
    },
    {
        "line": 21,
        "fullcodeline": "if (r == -ENODEV) {"
    },
    {
        "line": 35,
        "fullcodeline": "if (adev->acp.acp_genpd == NULL)"
    },
    {
        "line": 50,
        "fullcodeline": "if (adev->acp.acp_cell == NULL)"
    },
    {
        "line": 54,
        "fullcodeline": "if (adev->acp.acp_res == NULL) {"
    },
    {
        "line": 60,
        "fullcodeline": "if (i2s_pdata == NULL) {"
    },
    {
        "line": 111,
        "fullcodeline": "adev->acp.acp_res[0].end = acp_base + ACP_DMA_REGS_END;"
    },
    {
        "line": 115,
        "fullcodeline": "adev->acp.acp_res[1].start = acp_base + ACP_I2S_PLAY_REGS_START;"
    },
    {
        "line": 116,
        "fullcodeline": "adev->acp.acp_res[1].end = acp_base + ACP_I2S_PLAY_REGS_END;"
    },
    {
        "line": 120,
        "fullcodeline": "adev->acp.acp_res[2].start = acp_base + ACP_I2S_CAP_REGS_START;"
    },
    {
        "line": 121,
        "fullcodeline": "adev->acp.acp_res[2].end = acp_base + ACP_I2S_CAP_REGS_END;"
    },
    {
        "line": 125,
        "fullcodeline": "adev->acp.acp_res[3].start = acp_base + ACP_BT_PLAY_REGS_START;"
    },
    {
        "line": 126,
        "fullcodeline": "adev->acp.acp_res[3].end = acp_base + ACP_BT_PLAY_REGS_END;"
    },
    {
        "line": 162,
        "fullcodeline": "for (i = 0; i < ACP_DEVS ; i++) {"
    },
    {
        "line": 22,
        "fullcodeline": "amdgpu_dpm_set_powergating_by_smu(adev, AMD_IP_BLOCK_TYPE_ACP, true);"
    },
    {
        "line": 28,
        "fullcodeline": "if (adev->rmmio_size == 0 || adev->rmmio_size < 0x5289)"
    },
    {
        "line": 68,
        "fullcodeline": "i2s_pdata[0].quirks = DW_I2S_QUIRK_COMP_REG_OFFSET |"
    },
    {
        "line": 72,
        "fullcodeline": "i2s_pdata[0].quirks = DW_I2S_QUIRK_COMP_REG_OFFSET;"
    },
    {
        "line": 80,
        "fullcodeline": "i2s_pdata[1].quirks = DW_I2S_QUIRK_COMP_REG_OFFSET |"
    },
    {
        "line": 85,
        "fullcodeline": "i2s_pdata[1].quirks = DW_I2S_QUIRK_COMP_REG_OFFSET |"
    },
    {
        "line": 97,
        "fullcodeline": "i2s_pdata[2].quirks |= DW_I2S_QUIRK_16BIT_IDX_OVERRIDE;"
    },
    {
        "line": 163,
        "fullcodeline": "dev = get_mfd_cell_dev(adev->acp.acp_cell[i].name, i);"
    },
    {
        "line": 164,
        "fullcodeline": "r = pm_genpd_add_device(&adev->acp.acp_genpd->gpd, dev);"
    },
    {
        "line": 180,
        "fullcodeline": "val = cgs_read_register(adev->acp.cgs_device, mmACP_SOFT_RESET);"
    },
    {
        "line": 198,
        "fullcodeline": "val = cgs_read_register(adev->acp.cgs_device, mmACP_STATUS);"
    },
    {
        "line": 16,
        "fullcodeline": "return -EINVAL;"
    },
    {
        "line": 29,
        "fullcodeline": "return -EINVAL;"
    },
    {
        "line": 36,
        "fullcodeline": "return -ENOMEM;"
    },
    {
        "line": 51,
        "fullcodeline": "return -ENOMEM;"
    },
    {
        "line": 56,
        "fullcodeline": "return -ENOMEM;"
    },
    {
        "line": 63,
        "fullcodeline": "return -ENOMEM;"
    },
    {
        "line": 181,
        "fullcodeline": "if (ACP_SOFT_RESET__SoftResetAudDone_MASK =="
    },
    {
        "line": 182,
        "fullcodeline": "(val & ACP_SOFT_RESET__SoftResetAudDone_MASK))"
    },
    {
        "line": 184,
        "fullcodeline": "if (--count == 0) {"
    },
    {
        "line": 201,
        "fullcodeline": "if (--count == 0) {"
    },
    {
        "line": 186,
        "fullcodeline": "return -ETIMEDOUT;"
    },
    {
        "line": 203,
        "fullcodeline": "return -ETIMEDOUT;"
    }
]