

================================================================
== Vivado HLS Report for 'yuv2rgb'
================================================================
* Date:           Wed Apr 20 15:46:15 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        yuv_filter.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.85|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40011|  2457611|  40011|  2457611|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |  40009|  2457609|        11|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      4|      -|      -|
|Expression       |        -|      0|    387|    401|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     84|
|Register         |        -|      -|    546|     96|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      4|    933|    581|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      5|      2|      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +----------------------------+----------------------+---------------------+
    |          Instance          |        Module        |      Expression     |
    +----------------------------+----------------------+---------------------+
    |yuv_filter_ama_adfYi_U25    |yuv_filter_ama_adfYi  | i0 + i1 * (i2 + i3) |
    |yuv_filter_mac_mug8j_U26    |yuv_filter_mac_mug8j  |     i0 + i1 * i2    |
    |yuv_filter_mac_muhbi_U27    |yuv_filter_mac_muhbi  |     i0 * i1 + i2    |
    |yuv_filter_mul_mubkb_x_U24  |yuv_filter_mul_mubkb  |       i0 * i1       |
    +----------------------------+----------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+-----+----+------------+------------+
    |         Variable Name         | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+-----+----+------------+------------+
    |tmp_14_fu_334_p2               |     *    |      0|    0|  89|           9|           8|
    |indvar_flatten_next_fu_240_p2  |     +    |      0|  101|  37|          32|           1|
    |tmp2_fu_357_p2                 |     +    |      0|   59|  23|          18|          18|
    |tmp_15_fu_383_p2               |     +    |      0|   59|  23|          18|          18|
    |tmp_18_fu_458_p2               |     +    |      0|   62|  24|          19|          19|
    |tmp_8_fu_304_p2                |     +    |      0|    0|  23|          23|          23|
    |tmp_s_fu_295_p2                |     +    |      0|    0|  23|          23|          23|
    |x_2_fu_246_p2                  |     +    |      0|   53|  21|           1|          16|
    |y_2_fu_310_p2                  |     +    |      0|   53|  21|           1|          16|
    |exitcond5_fu_252_p2            |   icmp   |      0|    0|   8|          16|          16|
    |exitcond_flatten_fu_235_p2     |   icmp   |      0|    0|  16|          32|          32|
    |icmp1_fu_398_p2                |   icmp   |      0|    0|   1|           2|           1|
    |icmp2_fu_474_p2                |   icmp   |      0|    0|   1|           3|           1|
    |icmp_fu_374_p2                 |   icmp   |      0|    0|   1|           2|           1|
    |tmp_3_fu_543_p2                |    or    |      0|    0|   2|           1|           1|
    |tmp_6_fu_430_p2                |    or    |      0|    0|   2|           1|           1|
    |tmp_9_fu_506_p2                |    or    |      0|    0|   2|           1|           1|
    |B_fu_512_p3                    |  select  |      0|    0|   8|           1|           8|
    |G_fu_436_p3                    |  select  |      0|    0|   8|           1|           8|
    |out_channels_ch1_d0            |  select  |      0|    0|   8|           1|           8|
    |p_phitmp2_fu_422_p3            |  select  |      0|    0|   2|           1|           2|
    |p_phitmp3_fu_498_p3            |  select  |      0|    0|   2|           1|           2|
    |p_phitmp_fu_536_p3             |  select  |      0|    0|   2|           1|           2|
    |tmp_mid2_v_fu_265_p3           |  select  |      0|    0|  16|           1|          16|
    |y_mid2_fu_257_p3               |  select  |      0|    0|  16|           1|           1|
    |D_fu_325_p2                    |    xor   |      0|    0|   9|           8|           9|
    |E_fu_319_p2                    |    xor   |      0|    0|   9|           8|           9|
    |ap_enable_pp0                  |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|    0|   2|           1|           2|
    +-------------------------------+----------+-------+-----+----+------------+------------+
    |Total                          |          |      0|  387| 401|         228|         265|
    +-------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10  |   9|          2|    1|          2|
    |indvar_flatten_reg_194    |   9|          2|   32|         64|
    |x_phi_fu_209_p4           |   9|          2|   16|         32|
    |x_reg_205                 |   9|          2|   16|         32|
    |y_phi_fu_220_p4           |   9|          2|   16|         32|
    |y_reg_216                 |   9|          2|   16|         32|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  84|         18|   99|        200|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |B_reg_735                   |   8|   0|    8|          0|
    |D_reg_690                   |   8|   0|    8|          0|
    |E_reg_679                   |   8|   0|    8|          0|
    |G_reg_730                   |   8|   0|    8|          0|
    |Y_reg_685                   |   8|   0|    8|          0|
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9     |   1|   0|    1|          0|
    |ap_reg_pp0_iter7_D_reg_690  |   8|   0|    8|          0|
    |bound_reg_610               |  32|   0|   32|          0|
    |exitcond_flatten_reg_615    |   1|   0|    1|          0|
    |icmp_reg_724                |   1|   0|    1|          0|
    |indvar_flatten_reg_194      |  32|   0|   32|          0|
    |tmp1_reg_708                |  17|   0|   17|          0|
    |tmp2_reg_713                |  18|   0|   18|          0|
    |tmp_10_reg_702              |  18|   0|   18|          0|
    |tmp_11_reg_718              |  18|   0|   18|          0|
    |tmp_14_reg_697              |  17|   0|   17|          0|
    |tmp_28_cast_reg_655         |  23|   0|   32|          9|
    |tmp_2_reg_640               |  15|   0|   15|          0|
    |tmp_8_reg_645               |  23|   0|   23|          0|
    |tmp_mid2_v_reg_630          |  16|   0|   16|          0|
    |tmp_reg_635                 |  13|   0|   13|          0|
    |x_reg_205                   |  16|   0|   16|          0|
    |y_mid2_reg_624              |  16|   0|   16|          0|
    |y_reg_216                   |  16|   0|   16|          0|
    |E_reg_679                   |  64|  32|    8|          0|
    |exitcond_flatten_reg_615    |  64|  32|    1|          0|
    |tmp_28_cast_reg_655         |  64|  32|   32|          9|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 546|  96|  404|         18|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_return_0                | out |   16| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_return_1                | out |   16| ap_ctrl_hs |      yuv2rgb     | return value |
|in_channels_ch1_address0   | out |   22|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_ce0        | out |    1|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_q0         |  in |    8|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch2_address0   | out |   22|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_ce0        | out |    1|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_q0         |  in |    8|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch3_address0   | out |   22|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_ce0        | out |    1|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_q0         |  in |    8|  ap_memory |  in_channels_ch3 |     array    |
|in_width_read              |  in |   16|   ap_none  |   in_width_read  |    scalar    |
|in_height_read             |  in |   16|   ap_none  |  in_height_read  |    scalar    |
|out_channels_ch1_address0  | out |   22|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory | out_channels_ch3 |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

