{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 08:17:52 2020 " "Info: Processing started: Fri Sep 11 08:17:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mini_projet1 -c mini_projet1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mini_projet1 -c mini_projet1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "tmp " "Info: Detected ripple clock \"tmp\" as buffer" {  } { { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register count\[0\] register count\[24\] 232.13 MHz 4.308 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 232.13 MHz between source register \"count\[0\]\" and destination register \"count\[24\]\" (period= 4.308 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.094 ns + Longest register register " "Info: + Longest register to register delay is 4.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG LCFF_X20_Y9_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y9_N1; Fanout = 3; REG Node = 'count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.414 ns) 1.142 ns Add0~1 2 COMB LCCOMB_X19_Y10_N0 2 " "Info: 2: + IC(0.728 ns) + CELL(0.414 ns) = 1.142 ns; Loc. = LCCOMB_X19_Y10_N0; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { count[0] Add0~1 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.213 ns Add0~3 3 COMB LCCOMB_X19_Y10_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.213 ns; Loc. = LCCOMB_X19_Y10_N2; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~1 Add0~3 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.284 ns Add0~5 4 COMB LCCOMB_X19_Y10_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.284 ns; Loc. = LCCOMB_X19_Y10_N4; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.355 ns Add0~7 5 COMB LCCOMB_X19_Y10_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.355 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.426 ns Add0~9 6 COMB LCCOMB_X19_Y10_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.426 ns; Loc. = LCCOMB_X19_Y10_N8; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.497 ns Add0~11 7 COMB LCCOMB_X19_Y10_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.497 ns; Loc. = LCCOMB_X19_Y10_N10; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~9 Add0~11 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.568 ns Add0~13 8 COMB LCCOMB_X19_Y10_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.568 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~11 Add0~13 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.727 ns Add0~15 9 COMB LCCOMB_X19_Y10_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.727 ns; Loc. = LCCOMB_X19_Y10_N14; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.798 ns Add0~17 10 COMB LCCOMB_X19_Y10_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.798 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.869 ns Add0~19 11 COMB LCCOMB_X19_Y10_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.869 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~17 Add0~19 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.940 ns Add0~21 12 COMB LCCOMB_X19_Y10_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.940 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~19 Add0~21 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.011 ns Add0~23 13 COMB LCCOMB_X19_Y10_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.011 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 2; COMB Node = 'Add0~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~21 Add0~23 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.082 ns Add0~25 14 COMB LCCOMB_X19_Y10_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.082 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; COMB Node = 'Add0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~23 Add0~25 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.153 ns Add0~27 15 COMB LCCOMB_X19_Y10_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.153 ns; Loc. = LCCOMB_X19_Y10_N26; Fanout = 2; COMB Node = 'Add0~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~25 Add0~27 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.224 ns Add0~29 16 COMB LCCOMB_X19_Y10_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.224 ns; Loc. = LCCOMB_X19_Y10_N28; Fanout = 2; COMB Node = 'Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~27 Add0~29 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.370 ns Add0~31 17 COMB LCCOMB_X19_Y10_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.370 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 2; COMB Node = 'Add0~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add0~29 Add0~31 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.441 ns Add0~33 18 COMB LCCOMB_X19_Y9_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.441 ns; Loc. = LCCOMB_X19_Y9_N0; Fanout = 2; COMB Node = 'Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~31 Add0~33 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.512 ns Add0~35 19 COMB LCCOMB_X19_Y9_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.512 ns; Loc. = LCCOMB_X19_Y9_N2; Fanout = 2; COMB Node = 'Add0~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~33 Add0~35 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.583 ns Add0~37 20 COMB LCCOMB_X19_Y9_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.583 ns; Loc. = LCCOMB_X19_Y9_N4; Fanout = 2; COMB Node = 'Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~35 Add0~37 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.654 ns Add0~39 21 COMB LCCOMB_X19_Y9_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.654 ns; Loc. = LCCOMB_X19_Y9_N6; Fanout = 2; COMB Node = 'Add0~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~37 Add0~39 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.725 ns Add0~41 22 COMB LCCOMB_X19_Y9_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.725 ns; Loc. = LCCOMB_X19_Y9_N8; Fanout = 2; COMB Node = 'Add0~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~39 Add0~41 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.796 ns Add0~43 23 COMB LCCOMB_X19_Y9_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.796 ns; Loc. = LCCOMB_X19_Y9_N10; Fanout = 2; COMB Node = 'Add0~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~41 Add0~43 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.867 ns Add0~45 24 COMB LCCOMB_X19_Y9_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.867 ns; Loc. = LCCOMB_X19_Y9_N12; Fanout = 2; COMB Node = 'Add0~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~43 Add0~45 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.026 ns Add0~47 25 COMB LCCOMB_X19_Y9_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 3.026 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 2; COMB Node = 'Add0~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~45 Add0~47 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.436 ns Add0~48 26 COMB LCCOMB_X19_Y9_N16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.436 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 1; COMB Node = 'Add0~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~47 Add0~48 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.150 ns) 4.010 ns count~32 27 COMB LCCOMB_X20_Y9_N30 1 " "Info: 27: + IC(0.424 ns) + CELL(0.150 ns) = 4.010 ns; Loc. = LCCOMB_X20_Y9_N30; Fanout = 1; COMB Node = 'count~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { Add0~48 count~32 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.094 ns count\[24\] 28 REG LCFF_X20_Y9_N31 3 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 4.094 ns; Loc. = LCFF_X20_Y9_N31; Fanout = 3; REG Node = 'count\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { count~32 count[24] } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.942 ns ( 71.86 % ) " "Info: Total cell delay = 2.942 ns ( 71.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 28.14 % ) " "Info: Total interconnect delay = 1.152 ns ( 28.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.094 ns" { count[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~43 Add0~45 Add0~47 Add0~48 count~32 count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.094 ns" { count[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~43 {} Add0~45 {} Add0~47 {} Add0~48 {} count~32 {} count[24] {} } { 0.000ns 0.728ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.424ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.659 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.659 ns count\[24\] 3 REG LCFF_X20_Y9_N31 3 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X20_Y9_N31; Fanout = 3; REG Node = 'count\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { Clk~clkctrl count[24] } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.77 % ) " "Info: Total cell delay = 1.536 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { Clk Clk~clkctrl count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { Clk {} Clk~combout {} Clk~clkctrl {} count[24] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.659 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.659 ns count\[0\] 3 REG LCFF_X20_Y9_N1 3 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X20_Y9_N1; Fanout = 3; REG Node = 'count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { Clk~clkctrl count[0] } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.77 % ) " "Info: Total cell delay = 1.536 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { Clk Clk~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { Clk {} Clk~combout {} Clk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { Clk Clk~clkctrl count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { Clk {} Clk~combout {} Clk~clkctrl {} count[24] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { Clk Clk~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { Clk {} Clk~combout {} Clk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.094 ns" { count[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~43 Add0~45 Add0~47 Add0~48 count~32 count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.094 ns" { count[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~43 {} Add0~45 {} Add0~47 {} Add0~48 {} count~32 {} count[24] {} } { 0.000ns 0.728ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.424ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { Clk Clk~clkctrl count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { Clk {} Clk~combout {} Clk~clkctrl {} count[24] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { Clk Clk~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { Clk {} Clk~combout {} Clk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.118ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk segment\[2\] temp\[1\] 11.735 ns register " "Info: tco from clock \"Clk\" to destination pin \"segment\[2\]\" through register \"temp\[1\]\" is 11.735 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 6.924 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 6.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.668 ns) + CELL(0.787 ns) 3.454 ns tmp 2 REG LCFF_X20_Y9_N17 2 " "Info: 2: + IC(1.668 ns) + CELL(0.787 ns) = 3.454 ns; Loc. = LCFF_X20_Y9_N17; Fanout = 2; REG Node = 'tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { Clk tmp } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(0.000 ns) 5.346 ns tmp~clkctrl 3 COMB CLKCTRL_G12 4 " "Info: 3: + IC(1.892 ns) + CELL(0.000 ns) = 5.346 ns; Loc. = CLKCTRL_G12; Fanout = 4; COMB Node = 'tmp~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { tmp tmp~clkctrl } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 6.924 ns temp\[1\] 4 REG LCFF_X28_Y1_N11 11 " "Info: 4: + IC(1.041 ns) + CELL(0.537 ns) = 6.924 ns; Loc. = LCFF_X28_Y1_N11; Fanout = 11; REG Node = 'temp\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { tmp~clkctrl temp[1] } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.55 % ) " "Info: Total cell delay = 2.323 ns ( 33.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.601 ns ( 66.45 % ) " "Info: Total interconnect delay = 4.601 ns ( 66.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.924 ns" { Clk tmp tmp~clkctrl temp[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.924 ns" { Clk {} Clk~combout {} tmp {} tmp~clkctrl {} temp[1] {} } { 0.000ns 0.000ns 1.668ns 1.892ns 1.041ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.561 ns + Longest register pin " "Info: + Longest register to pin delay is 4.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[1\] 1 REG LCFF_X28_Y1_N11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y1_N11; Fanout = 11; REG Node = 'temp\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[1] } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.548 ns) + CELL(0.416 ns) 0.964 ns Mux4~0 2 COMB LCCOMB_X28_Y1_N4 1 " "Info: 2: + IC(0.548 ns) + CELL(0.416 ns) = 0.964 ns; Loc. = LCCOMB_X28_Y1_N4; Fanout = 1; COMB Node = 'Mux4~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { temp[1] Mux4~0 } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(2.778 ns) 4.561 ns segment\[2\] 3 PIN PIN_AC12 0 " "Info: 3: + IC(0.819 ns) + CELL(2.778 ns) = 4.561 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'segment\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.597 ns" { Mux4~0 segment[2] } "NODE_NAME" } } { "mini_projet1.vhd" "" { Text "C:/Users/Etudiant/Desktop/tp_vhdl_quartus 9/mini_projet1/mini_projet1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.194 ns ( 70.03 % ) " "Info: Total cell delay = 3.194 ns ( 70.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.367 ns ( 29.97 % ) " "Info: Total interconnect delay = 1.367 ns ( 29.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.561 ns" { temp[1] Mux4~0 segment[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.561 ns" { temp[1] {} Mux4~0 {} segment[2] {} } { 0.000ns 0.548ns 0.819ns } { 0.000ns 0.416ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.924 ns" { Clk tmp tmp~clkctrl temp[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.924 ns" { Clk {} Clk~combout {} tmp {} tmp~clkctrl {} temp[1] {} } { 0.000ns 0.000ns 1.668ns 1.892ns 1.041ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.561 ns" { temp[1] Mux4~0 segment[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.561 ns" { temp[1] {} Mux4~0 {} segment[2] {} } { 0.000ns 0.548ns 0.819ns } { 0.000ns 0.416ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 08:17:53 2020 " "Info: Processing ended: Fri Sep 11 08:17:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
