--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ProgramFiles\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml labkit.twx labkit.ncd -o labkit.twr
labkit.pcf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn_down    |    4.631(R)|      SLOW  |   -1.394(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_enter   |    4.705(R)|      SLOW  |   -1.446(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_up      |    4.315(R)|      SLOW  |   -1.107(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<0>   |    3.779(R)|      SLOW  |   -1.564(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<1>   |    3.710(R)|      SLOW  |   -1.498(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<4>   |    6.474(R)|      SLOW  |   -2.222(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<5>   |    6.152(R)|      SLOW  |   -1.999(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<6>   |    6.648(R)|      SLOW  |   -2.426(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<7>   |    6.055(R)|      SLOW  |   -2.142(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_100mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
dig<0>      |         4.863(R)|      SLOW  |         2.934(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
dig<1>      |         4.708(R)|      SLOW  |         2.874(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
dig<2>      |         4.753(R)|      SLOW  |         2.888(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
dig<3>      |         4.850(R)|      SLOW  |         2.975(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
hsync       |         5.133(R)|      SLOW  |         3.136(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<0>      |         4.709(R)|      SLOW  |         2.875(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<1>      |         5.220(R)|      SLOW  |         3.162(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<2>      |         5.029(R)|      SLOW  |         3.052(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<3>      |         5.218(R)|      SLOW  |         3.189(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<4>      |         5.286(R)|      SLOW  |         3.233(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<5>      |         5.142(R)|      SLOW  |         3.107(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<6>      |         5.292(R)|      SLOW  |         3.262(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgablue<1>  |         5.942(R)|      SLOW  |         3.560(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgablue<2>  |         6.109(R)|      SLOW  |         3.689(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<0> |         5.941(R)|      SLOW  |         3.417(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<1> |         6.269(R)|      SLOW  |         3.664(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<2> |         6.184(R)|      SLOW  |         3.584(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<0>   |         6.650(R)|      SLOW  |         3.658(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<1>   |         7.587(R)|      SLOW  |         4.443(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<2>   |         6.893(R)|      SLOW  |         3.825(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vsync       |         4.748(R)|      SLOW  |         2.873(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |  222.137|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switch<0>      |led<0>         |    6.048|
switch<1>      |led<1>         |    7.076|
switch<2>      |led<2>         |    5.644|
switch<3>      |led<3>         |    6.255|
switch<4>      |led<4>         |    6.245|
switch<5>      |led<5>         |    6.324|
switch<6>      |led<6>         |    5.771|
switch<7>      |led<7>         |    6.743|
---------------+---------------+---------+


Analysis completed Sun Nov 04 16:23:13 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4580 MB



