(assume nst121.0 (not (not (and (= c_1 (f5 c_0)) (= c_1 (f6 c_0))))))
(assume nst121.1 (not (not (and (= c_1 (f5 c_0)) (= c_1 (f6 c_0))))))
(assume nst121.2 (not (= (f6 c_0) (f5 c_0))))
(assume t120 (or (= (f6 c_0) (f5 c_0)) (not (and (= c_1 (f5 c_0)) (= c_1 (f6 c_0)))) (not (and (= c_1 (f5 c_0)) (= c_1 (f6 c_0))))))
(step t120' (cl (= (f6 c_0) (f5 c_0)) (not (and (= c_1 (f5 c_0)) (= c_1 (f6 c_0)))) (not (and (= c_1 (f5 c_0)) (= c_1 (f6 c_0))))) :rule or :premises (t120))
(step st121 (cl (not (and (= c_1 (f5 c_0)) (= c_1 (f6 c_0)))) (not (and (= c_1 (f5 c_0)) (= c_1 (f6 c_0)))) (= (f6 c_0) (f5 c_0))) :rule reordering :premises (t120'))
(step t.end (cl) :rule resolution :premises (nst121.0 nst121.1 nst121.2 st121))
