# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Balls_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/GUC/Semester 5/CSEN 605/Project2/Project/Balls.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:35 on Dec 06,2019
# vcom -reportprogress 300 -93 -work work D:/GUC/Semester 5/CSEN 605/Project2/Project/Balls.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Balls
# -- Compiling architecture arc of Balls
# End time: 00:09:35 on Dec 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/GUC/Semester 5/CSEN 605/Project2/Project/thegame.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:35 on Dec 06,2019
# vcom -reportprogress 300 -93 -work work D:/GUC/Semester 5/CSEN 605/Project2/Project/thegame.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity thegame
# -- Compiling architecture arc2 of thegame
# End time: 00:09:35 on Dec 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/GUC/Semester 5/CSEN 605/Project2/Project/clk_generator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:35 on Dec 06,2019
# vcom -reportprogress 300 -93 -work work D:/GUC/Semester 5/CSEN 605/Project2/Project/clk_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_generator
# -- Compiling architecture arc of clk_generator
# End time: 00:09:35 on Dec 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/GUC/Semester 5/CSEN 605/Project2/Project/sixty_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:35 on Dec 06,2019
# vcom -reportprogress 300 -93 -work work D:/GUC/Semester 5/CSEN 605/Project2/Project/sixty_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sixty_counter
# -- Compiling architecture ar of sixty_counter
# End time: 00:09:35 on Dec 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/GUC/Semester 5/CSEN 605/Project2/Project/seven_seg_dec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:35 on Dec 06,2019
# vcom -reportprogress 300 -93 -work work D:/GUC/Semester 5/CSEN 605/Project2/Project/seven_seg_dec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg_dec
# -- Compiling architecture arc of seven_Seg_dec
# End time: 00:09:36 on Dec 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.thegame
# vsim work.thegame 
# Start time: 00:10:07 on Dec 06,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.thegame(arc2)
add wave -position insertpoint sim:/thegame/*
force -freeze sim:/thegame/p1 1 0
vsim work.balls
# End time: 00:11:26 on Dec 06,2019, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
# vsim work.balls 
# Start time: 00:11:26 on Dec 06,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.balls(arc)
# Loading work.clk_generator(arc)
# Loading ieee.numeric_std(body)
# Loading work.sixty_counter(ar)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.thegame(arc2)
# Loading work.seven_seg_dec(arc)
add wave -position insertpoint sim:/balls/*
force -freeze sim:/balls/p1 1 0
vsim work.thegame
# End time: 00:12:11 on Dec 06,2019, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
# vsim work.thegame 
# Start time: 00:12:12 on Dec 06,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.thegame(arc2)
add wave -position insertpoint sim:/thegame/*
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /thegame
force -freeze sim:/thegame/countl 0000 0
force -freeze sim:/thegame/countl 0000 0
force -freeze sim:/thegame/countm 0000 0
force -freeze sim:/thegame/countl 0000 0
# End time: 00:17:07 on Dec 06,2019, Elapsed time: 0:04:55
# Errors: 0, Warnings: 1
