# FPGA LINKS

- [while loop](https://vhdlwhiz.com/while-loop/)
- [functions overall visualization](https://fpgainsights.com/vhdl/functions-in-vhdl-a-comprehensive-guide/)
- [with statement](https://insights.sigasi.com/tech/signal-assignments-vhdl-withselect-whenelse-and-case/)
- [loop a logic vector](https://stackoverflow.com/questions/28366890/how-to-determine-if-more-than-one-bit-in-an-std-logic-vector-is-set-in-vhdl)
- [comparing bits in a vector](https://vhdlwhiz.com/how-to-check-if-a-vector-is-all-zeros-or-ones/)
- [functions and procedures](https://vhdlwhiz.com/function-and-procedure-call-overhead-in-vhdl/)
- []()
- []()
- []()
- []()
- []()
- []()
- []()
- []()

