TRACE::2022-07-13.14:21:19::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:19::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:19::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:19::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-13.14:21:22::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2022-07-13.14:21:22::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-07-13.14:21:22::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger"
		}]
}
TRACE::2022-07-13.14:21:22::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-07-13.14:21:22::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-13.14:21:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-13.14:21:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-13.14:21:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:22::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-07-13.14:21:22::SCWPlatform::Generating the sources  .
TRACE::2022-07-13.14:21:22::SCWBDomain::Generating boot domain sources.
TRACE::2022-07-13.14:21:22::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-07-13.14:21:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-13.14:21:22::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:22::SCWMssOS::mss does not exists at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:22::SCWMssOS::Creating sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:22::SCWMssOS::Adding the swdes entry, created swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:22::SCWMssOS::updating the scw layer changes to swdes at   D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:22::SCWMssOS::Writing mss at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:22::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-13.14:21:22::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-07-13.14:21:22::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-07-13.14:21:22::SCWBDomain::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-13.14:21:30::SCWPlatform::Generating sources Done.
TRACE::2022-07-13.14:21:30::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:30::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:30::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-13.14:21:30::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:30::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:30::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:30::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-13.14:21:30::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-13.14:21:30::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:30::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-13.14:21:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-13.14:21:30::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.14:21:30::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:30::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:30::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:30::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:30::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:30::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:30::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:30::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:30::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:30::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:30::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:30::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:30::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:30::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:30::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:30::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"2120221ab3d177167737936577230337",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-13.14:21:30::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:30::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:30::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:30::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:30::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-13.14:21:30::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-13.14:21:30::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-13.14:21:30::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:30::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:30::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:30::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:30::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:30::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:30::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:30::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:30::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:30::SCWMssOS::mss does not exists at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:30::SCWMssOS::Creating sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:30::SCWMssOS::Adding the swdes entry, created swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:30::SCWMssOS::updating the scw layer changes to swdes at   D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:30::SCWMssOS::Writing mss at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:30::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-13.14:21:30::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-07-13.14:21:30::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-07-13.14:21:30::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-13.14:21:30::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-07-13.14:21:31::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-13.14:21:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-13.14:21:31::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.14:21:31::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-13.14:21:31::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:31::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.14:21:31::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:31::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:31::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:31::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:31::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:31::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:31::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:31::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:31::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:31::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:31::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:31::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:31::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:31::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:31::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:31::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:31::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:31::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:31::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:31::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:31::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:31::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:31::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:31::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:31::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:31::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:31::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:31::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:31::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:31::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:31::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"2120221ab3d177167737936577230337",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0b76c223391376a47b36ebf1e2c147dd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-13.14:21:31::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-13.14:21:31::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-13.14:21:31::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-13.14:21:31::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-13.14:21:31::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-13.14:21:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-13.14:21:31::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-13.14:21:31::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-13.14:21:31::SCWSystem::Not a boot domain 
LOG::2022-07-13.14:21:31::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-13.14:21:31::SCWDomain::Generating domain artifcats
TRACE::2022-07-13.14:21:31::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-13.14:21:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-13.14:21:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-13.14:21:31::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-13.14:21:31::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:31::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:31::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:31::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:31::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:31::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-13.14:21:31::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-13.14:21:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-13.14:21:32::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-13.14:21:32::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-13.14:21:32::SCWMssOS::Copying to export directory.
TRACE::2022-07-13.14:21:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-13.14:21:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-07-13.14:21:32::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-07-13.14:21:32::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-13.14:21:32::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-13.14:21:32::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-13.14:21:32::SCWPlatform::Started preparing the platform 
TRACE::2022-07-13.14:21:32::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-13.14:21:32::SCWSystem::dir created 
TRACE::2022-07-13.14:21:32::SCWSystem::Writing the bif 
TRACE::2022-07-13.14:21:32::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-13.14:21:32::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-13.14:21:32::SCWPlatform::Completed generating the platform
TRACE::2022-07-13.14:21:32::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-13.14:21:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-13.14:21:32::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.14:21:32::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-13.14:21:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-13.14:21:32::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"2120221ab3d177167737936577230337",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0b76c223391376a47b36ebf1e2c147dd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-13.14:21:32::SCWPlatform::updated the xpfm file.
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-13.14:21:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-13.14:21:32::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.14:21:32::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-13.14:21:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-13.14:21:32::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"2120221ab3d177167737936577230337",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0b76c223391376a47b36ebf1e2c147dd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-13.14:21:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-13.14:21:32::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.14:21:32::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-13.14:21:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-13.14:21:32::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"2120221ab3d177167737936577230337",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0b76c223391376a47b36ebf1e2c147dd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-13.14:21:32::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-13.14:21:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-13.14:21:32::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.14:21:32::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-13.14:21:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-13.14:21:32::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.14:21:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"2120221ab3d177167737936577230337",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0b76c223391376a47b36ebf1e2c147dd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-13.14:21:32::SCWPlatform::Clearing the existing platform
TRACE::2022-07-13.14:21:32::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-13.14:21:32::SCWBDomain::clearing the fsbl build
TRACE::2022-07-13.14:21:32::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:32::SCWSystem::Clearing the domains completed.
TRACE::2022-07-13.14:21:32::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-13.14:21:34::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2022-07-13.14:21:34::SCWReader::Active system found as  testdebugger
TRACE::2022-07-13.14:21:34::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-13.14:21:34::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-13.14:21:34::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-13.14:21:34::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-13.14:21:34::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:34::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:34::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:34::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:34::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-13.14:21:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-13.14:21:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:34::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:34::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:34::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:34::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:34::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-13.14:21:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-13.14:21:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:34::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:34::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:34::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:34::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:34::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-13.14:21:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-13.14:21:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:34::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-13.14:21:34::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:34::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:34::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:34::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:35::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-13.14:21:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-13.14:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:35::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-13.14:21:35::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:35::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:35::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:35::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-13.14:21:35::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-13.14:21:35::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:35::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:35::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-13.14:21:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-13.14:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:35::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:35::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:35::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-13.14:21:35::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:35::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-13.14:21:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-13.14:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:35::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:35::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:35::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-13.14:21:35::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-13.14:21:35::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-13.14:21:35::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.14:21:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-13.14:21:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-13.14:21:35::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:35::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-13.14:21:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-13.14:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:35::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:35::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:21:35::SCWReader::No isolation master present  
TRACE::2022-07-13.14:21:35::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-13.14:21:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-13.14:21:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-13.14:21:35::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:35::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-13.14:21:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-13.14:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:35::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:35::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-13.14:21:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-13.14:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:35::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:35::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-13.14:21:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-13.14:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:35::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:35::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:35::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:35::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:35::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-13.14:21:35::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-13.14:21:35::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:35::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-13.14:21:35::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-13.14:21:35::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.14:21:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-13.14:21:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-13.14:21:35::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:21:35::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:21:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:21:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-13.14:21:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-13.14:21:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:21:35::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:21:35::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:21:35::SCWReader::No isolation master present  
LOG::2022-07-13.14:22:38::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-13.14:22:38::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-13.14:22:38::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-13.14:22:38::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-13.14:22:38::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-13.14:22:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-13.14:22:38::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-07-13.14:22:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:22:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:22:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:22:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:22:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:22:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:22:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-13.14:22:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-13.14:22:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:22:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:22:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:22:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:22:38::SCWBDomain::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-13.14:22:38::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-13.14:22:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-13.14:22:38::SCWBDomain::System Command Ran  D:&  cd  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-07-13.14:22:38::SCWBDomain::make: Entering directory 'D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-07-13.14:22:38::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-07-13.14:22:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-13.14:22:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-13.14:22:38::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-13.14:22:38::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-13.14:22:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-13.14:22:38::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-13.14:22:38::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-13.14:22:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-13.14:22:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-13.14:22:38::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-13.14:22:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-13.14:22:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-13.14:22:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-13.14:22:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-13.14:22:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-13.14:22:39::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-13.14:22:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-13.14:22:39::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-13.14:22:39::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-13.14:22:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-13.14:22:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-13.14:22:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-13.14:22:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-13.14:22:40::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-13.14:22:40::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-13.14:22:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-13.14:22:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-13.14:22:40::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-13.14:22:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-13.14:22:40::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-13.14:22:40::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-13.14:22:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-13.14:22:42::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-13.14:22:42::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-13.14:22:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-13.14:22:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-13.14:22:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-13.14:22:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-13.14:22:43::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-13.14:22:43::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-13.14:22:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-13.14:22:43::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-13.14:22:43::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-13.14:22:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-13.14:22:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-13.14:22:43::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:43::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-07-13.14:22:43::SCWBDomain::make -j 34 --no-print-directory par_libs

TRACE::2022-07-13.14:22:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-13.14:22:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-13.14:22:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-13.14:22:43::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-13.14:22:43::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-13.14:22:43::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-13.14:22:43::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-13.14:22:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-13.14:22:43::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-13.14:22:43::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-13.14:22:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-13.14:22:43::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-13.14:22:43::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-13.14:22:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-13.14:22:43::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-13.14:22:43::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-13.14:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-13.14:22:44::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-13.14:22:44::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-13.14:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-13.14:22:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-13.14:22:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-13.14:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-13.14:22:44::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-13.14:22:44::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-13.14:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-13.14:22:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-13.14:22:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-13.14:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-13.14:22:44::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-13.14:22:44::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-13.14:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-13.14:22:44::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-13.14:22:44::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-13.14:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-13.14:22:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-13.14:22:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-13.14:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-13.14:22:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-13.14:22:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-13.14:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-13.14:22:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-13.14:22:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-13.14:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-13.14:22:44::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-13.14:22:44::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-13.14:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-13.14:22:44::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-13.14:22:44::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-13.14:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-13.14:22:44::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-13.14:22:44::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-13.14:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-13.14:22:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-13.14:22:44::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-13.14:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-13.14:22:44::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-13.14:22:44::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-13.14:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-07-13.14:22:44::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-07-13.14:22:44::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-13.14:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-13.14:22:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-13.14:22:44::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-13.14:22:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-13.14:22:45::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-13.14:22:45::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-13.14:22:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-13.14:22:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-13.14:22:45::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-13.14:22:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-13.14:22:45::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-13.14:22:45::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-13.14:22:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-13.14:22:45::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-13.14:22:45::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-13.14:22:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-13.14:22:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-13.14:22:46::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-13.14:22:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-13.14:22:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-13.14:22:46::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:48::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-07-13.14:22:48::SCWBDomain::make --no-print-directory archive

TRACE::2022-07-13.14:22:48::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2022-07-13.14:22:48::SCWBDomain::xa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/l
TRACE::2022-07-13.14:22:48::SCWBDomain::ib/xscutimer.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/boot.o
TRACE::2022-07-13.14:22:48::SCWBDomain:: ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g.
TRACE::2022-07-13.14:22:48::SCWBDomain::o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o ps
TRACE::2022-07-13.14:22:48::SCWBDomain::7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/
TRACE::2022-07-13.14:22:48::SCWBDomain::lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_
TRACE::2022-07-13.14:22:48::SCWBDomain::0/lib/_exit.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib
TRACE::2022-07-13.14:22:48::SCWBDomain::/translation_table.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xscu
TRACE::2022-07-13.14:22:48::SCWBDomain::timer_selftest.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9
TRACE::2022-07-13.14:22:48::SCWBDomain::_0/lib/time.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_
TRACE::2022-07-13.14:22:48::SCWBDomain::0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/
TRACE::2022-07-13.14:22:48::SCWBDomain::xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/out
TRACE::2022-07-13.14:22:48::SCWBDomain::byte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib
TRACE::2022-07-13.14:22:48::SCWBDomain::/read.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm
TRACE::2022-07-13.14:22:48::SCWBDomain::_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscuw
TRACE::2022-07-13.14:22:48::SCWBDomain::dt_sinit.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevc
TRACE::2022-07-13.14:22:48::SCWBDomain::fg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/sb
TRACE::2022-07-13.14:22:48::SCWBDomain::rk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cort
TRACE::2022-07-13.14:22:48::SCWBDomain::exa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/li
TRACE::2022-07-13.14:22:48::SCWBDomain::b/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/li
TRACE::2022-07-13.14:22:48::SCWBDomain::b/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cor
TRACE::2022-07-13.14:22:48::SCWBDomain::texa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps
TRACE::2022-07-13.14:22:48::SCWBDomain::7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-07-13.14:22:48::SCWBDomain::'Finished building libraries'

TRACE::2022-07-13.14:22:48::SCWBDomain::make: Leaving directory 'D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-07-13.14:22:48::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-07-13.14:22:48::SCWBDomain::exa9_0/include -I.

TRACE::2022-07-13.14:22:48::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-13.14:22:48::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-13.14:22:49::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-13.14:22:49::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-13.14:22:49::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-07-13.14:22:49::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-13.14:22:49::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-13.14:22:49::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-13.14:22:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-07-13.14:22:50::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-13.14:22:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-13.14:22:50::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-13.14:22:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-13.14:22:50::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-13.14:22:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-13.14:22:50::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-13.14:22:51::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-07-13.14:22:51::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-13.14:22:51::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-13.14:22:51::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-13.14:22:51::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-07-13.14:22:51::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-13.14:22:52::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-07-13.14:22:52::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-07-13.14:22:52::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-07-13.14:22:52::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                              -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_co
TRACE::2022-07-13.14:22:52::SCWBDomain::rtexa9_0/lib -L./ -Tlscript.ld

LOG::2022-07-13.14:22:52::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-13.14:22:52::SCWSystem::Not a boot domain 
LOG::2022-07-13.14:22:52::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-13.14:22:52::SCWDomain::Generating domain artifcats
TRACE::2022-07-13.14:22:52::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-13.14:22:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-13.14:22:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-13.14:22:52::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-13.14:22:52::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:22:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:22:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:22:52::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:22:52::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:22:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:22:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-13.14:22:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-13.14:22:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:22:52::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:22:52::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:22:52::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:22:52::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-13.14:22:52::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:22:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-13.14:22:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-13.14:22:52::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-07-13.14:22:52::SCWMssOS::doing bsp build ... 
TRACE::2022-07-13.14:22:52::SCWMssOS::System Command Ran  D: & cd  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2022-07-13.14:22:52::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-07-13.14:22:52::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-07-13.14:22:52::SCWMssOS::make -j 34 --no-print-directory par_libs

TRACE::2022-07-13.14:22:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-13.14:22:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-13.14:22:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-13.14:22:52::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-13.14:22:52::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-13.14:22:52::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-13.14:22:52::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-13.14:22:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-13.14:22:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-13.14:22:52::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-13.14:22:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-13.14:22:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-13.14:22:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-13.14:22:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-13.14:22:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-13.14:22:52::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-13.14:22:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-13.14:22:52::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-13.14:22:52::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-13.14:22:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-13.14:22:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-13.14:22:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-13.14:22:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-13.14:22:52::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-13.14:22:52::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-13.14:22:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-13.14:22:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-13.14:22:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-13.14:22:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-13.14:22:52::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-13.14:22:52::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-13.14:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-13.14:22:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-13.14:22:53::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-13.14:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-13.14:22:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-13.14:22:53::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-13.14:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-13.14:22:53::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-13.14:22:53::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-13.14:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-13.14:22:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-13.14:22:53::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-13.14:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-13.14:22:53::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-13.14:22:53::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-13.14:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-13.14:22:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-13.14:22:53::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-13.14:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-13.14:22:53::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-13.14:22:53::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-13.14:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-07-13.14:22:53::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-07-13.14:22:53::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-13.14:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-13.14:22:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-13.14:22:53::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-13.14:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-13.14:22:53::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-13.14:22:53::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-13.14:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-13.14:22:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-13.14:22:53::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-13.14:22:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-13.14:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-13.14:22:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-13.14:22:53::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-13.14:22:53::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-13.14:22:53::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-13.14:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-13.14:22:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-13.14:22:53::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-13.14:22:56::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-07-13.14:22:56::SCWMssOS::make --no-print-directory archive

TRACE::2022-07-13.14:22:56::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2022-07-13.14:22:56::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/li
TRACE::2022-07-13.14:22:56::SCWMssOS::b/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps
TRACE::2022-07-13.14:22:56::SCWMssOS::_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil
TRACE::2022-07-13.14:22:56::SCWMssOS::_cache.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xil_
TRACE::2022-07-13.14:22:56::SCWMssOS::misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps
TRACE::2022-07-13.14:22:56::SCWMssOS::7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9
TRACE::2022-07-13.14:22:56::SCWMssOS::_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/_open.o ps7_cortex
TRACE::2022-07-13.14:22:56::SCWMssOS::a9_0/lib/write.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/
TRACE::2022-07-13.14:22:56::SCWMssOS::lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib
TRACE::2022-07-13.14:22:56::SCWMssOS::/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_
TRACE::2022-07-13.14:22:56::SCWMssOS::0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/
TRACE::2022-07-13.14:22:56::SCWMssOS::xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/out
TRACE::2022-07-13.14:22:56::SCWMssOS::byte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib
TRACE::2022-07-13.14:22:56::SCWMssOS::/read.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm
TRACE::2022-07-13.14:22:56::SCWMssOS::_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscuw
TRACE::2022-07-13.14:22:56::SCWMssOS::dt_sinit.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevc
TRACE::2022-07-13.14:22:56::SCWMssOS::fg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/sb
TRACE::2022-07-13.14:22:56::SCWMssOS::rk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cort
TRACE::2022-07-13.14:22:56::SCWMssOS::exa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/li
TRACE::2022-07-13.14:22:56::SCWMssOS::b/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/li
TRACE::2022-07-13.14:22:56::SCWMssOS::b/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cor
TRACE::2022-07-13.14:22:56::SCWMssOS::texa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps
TRACE::2022-07-13.14:22:56::SCWMssOS::7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-07-13.14:22:56::SCWMssOS::'Finished building libraries'

TRACE::2022-07-13.14:22:56::SCWMssOS::Copying to export directory.
TRACE::2022-07-13.14:22:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-13.14:22:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-13.14:22:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-13.14:22:56::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-13.14:22:56::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-13.14:22:56::SCWPlatform::Started preparing the platform 
TRACE::2022-07-13.14:22:56::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-13.14:22:56::SCWSystem::dir created 
TRACE::2022-07-13.14:22:56::SCWSystem::Writing the bif 
TRACE::2022-07-13.14:22:56::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-13.14:22:56::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-13.14:22:56::SCWPlatform::Completed generating the platform
TRACE::2022-07-13.14:22:56::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:22:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-13.14:22:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-13.14:22:56::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.14:22:56::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:22:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-13.14:22:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-13.14:22:56::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.14:22:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:22:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:22:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:22:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:22:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:22:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:22:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-13.14:22:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-13.14:22:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:22:56::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:22:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:22:56::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.14:22:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:22:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:22:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:22:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:22:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:22:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:22:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-13.14:22:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-13.14:22:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:22:56::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:22:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:22:56::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:22:56::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_2_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_2_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"2120221ab3d177167737936577230337",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0b76c223391376a47b36ebf1e2c147dd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-13.14:22:56::SCWPlatform::updated the xpfm file.
TRACE::2022-07-13.14:22:57::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:22:57::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:22:57::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:22:57::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.14:22:57::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.14:22:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.14:22:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-13.14:22:57::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-13.14:22:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.14:22:57::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.14:22:57::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.14:22:57::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:24:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:24:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:24:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-13.15:24:55::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2022-07-13.15:24:55::SCWReader::Active system found as  testdebugger
TRACE::2022-07-13.15:24:55::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-13.15:24:55::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-13.15:24:55::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-13.15:24:55::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-13.15:24:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:24:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:24:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-13.15:24:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-13.15:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:24:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:24:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:24:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-13.15:24:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-13.15:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:24:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:24:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:24:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-13.15:24:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-13.15:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:24:55::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-13.15:24:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:24:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:24:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-13.15:24:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-13.15:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:24:55::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:24:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-13.15:24:55::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:24:55::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:24:55::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:24:55::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-13.15:24:55::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-13.15:24:55::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:24:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:24:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:24:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-13.15:24:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-13.15:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:24:55::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:24:55::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.15:24:55::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:24:55::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-13.15:24:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:24:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:24:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-13.15:24:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-13.15:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:24:55::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:24:55::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.15:24:55::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:24:55::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-13.15:24:55::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:24:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-13.15:24:55::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-13.15:24:55::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.15:24:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-13.15:24:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-13.15:24:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:24:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:24:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-13.15:24:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-13.15:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:24:55::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:24:55::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.15:24:55::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:24:55::SCWReader::No isolation master present  
TRACE::2022-07-13.15:24:55::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-13.15:24:55::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-13.15:24:55::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-13.15:24:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:24:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:24:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-13.15:24:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-13.15:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:24:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:24:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:24:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-13.15:24:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-13.15:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:24:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:24:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:24:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-13.15:24:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-13.15:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:24:55::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:24:55::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.15:24:55::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:24:55::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:24:55::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:24:55::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-13.15:24:55::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-13.15:24:55::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:24:55::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:24:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-13.15:24:55::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-13.15:24:55::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.15:24:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-13.15:24:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-13.15:24:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:24:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:24:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:24:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-13.15:24:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-13.15:24:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:24:56::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:24:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.15:24:56::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:24:56::SCWReader::No isolation master present  
TRACE::2022-07-13.15:25:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:43::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-13.15:25:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:25:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:25:45::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-13.15:25:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:25:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:25:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-13.15:25:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-13.15:25:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:25:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:25:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:25:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-13.15:25:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-13.15:25:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:25:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:25:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.15:25:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:25:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-13.15:25:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:25:45::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.15:25:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:25:45::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-13.15:25:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:25:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:25:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-13.15:25:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-13.15:25:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:25:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:25:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_2_wrapper.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:25:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-13.15:25:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-13.15:25:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:25:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:25:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.15:25:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:25:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-13.15:25:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:25:45::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-13.15:25:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:25:45::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:25:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-13.15:25:45::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-13.15:25:45::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.15:25:45::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-13.15:25:45::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:25:45::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:25:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-13.15:25:45::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-13.15:25:45::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.15:25:45::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-13.15:25:45::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:25:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:25:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:25:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-13.15:25:47::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2022-07-13.15:25:47::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:25:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-13.15:25:47::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:25:47::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.15:25:47::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:25:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-13.15:25:47::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:25:47::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.15:25:47::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:47::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:47::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:47::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:25:47::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:25:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-13.15:25:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-13.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:25:47::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.15:25:47::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:25:47::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:47::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:47::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:47::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:25:47::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:25:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-13.15:25:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-13.15:25:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:25:47::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:25:47::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.15:25:47::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:25:47::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_1_wrapperv2.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapperv2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"2120221ab3d177167737936577230337",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0b76c223391376a47b36ebf1e2c147dd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-13.15:25:58::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-13.15:25:58::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-13.15:25:58::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-13.15:25:58::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-13.15:25:58::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-13.15:25:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-13.15:25:58::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-13.15:25:58::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-13.15:25:58::SCWSystem::Not a boot domain 
LOG::2022-07-13.15:25:58::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-13.15:25:58::SCWDomain::Generating domain artifcats
TRACE::2022-07-13.15:25:58::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-13.15:25:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-13.15:25:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-13.15:25:58::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-13.15:25:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:25:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:25:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-13.15:25:58::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-13.15:25:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:25:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:25:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.15:25:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:25:58::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-13.15:25:58::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:25:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-13.15:25:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-13.15:25:58::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-13.15:25:58::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-13.15:25:58::SCWMssOS::Copying to export directory.
TRACE::2022-07-13.15:25:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-13.15:25:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-13.15:25:58::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-13.15:25:58::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-13.15:25:58::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-13.15:25:58::SCWPlatform::Started preparing the platform 
TRACE::2022-07-13.15:25:58::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-13.15:25:58::SCWSystem::dir created 
TRACE::2022-07-13.15:25:58::SCWSystem::Writing the bif 
TRACE::2022-07-13.15:25:58::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-13.15:25:58::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-13.15:25:58::SCWPlatform::Completed generating the platform
TRACE::2022-07-13.15:25:58::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:25:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-13.15:25:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-13.15:25:58::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.15:25:58::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:25:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-13.15:25:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-13.15:25:58::SCWMssOS::Commit changes completed.
TRACE::2022-07-13.15:25:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:25:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:25:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-13.15:25:58::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-13.15:25:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:25:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:25:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.15:25:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-13.15:25:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:25:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:25:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-13.15:25:58::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-13.15:25:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:25:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:25:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.15:25:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:25:58::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_1_wrapperv2.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapperv2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"2120221ab3d177167737936577230337",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0b76c223391376a47b36ebf1e2c147dd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-13.15:25:58::SCWPlatform::updated the xpfm file.
TRACE::2022-07-13.15:25:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-13.15:25:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-13.15:25:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-13.15:25:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-13.15:25:58::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-13.15:25:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-13.15:25:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-13.15:25:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-13.15:25:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:50:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:50:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:50:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.10:50:31::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2022-07-14.10:50:31::SCWReader::Active system found as  testdebugger
TRACE::2022-07-14.10:50:31::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-14.10:50:31::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.10:50:31::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.10:50:31::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.10:50:31::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:31::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:31::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:31::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:50:31::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:50:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-14.10:50:31::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-14.10:50:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:50:31::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:31::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:31::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:31::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:50:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:50:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-14.10:50:32::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-14.10:50:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:50:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:50:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:50:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-14.10:50:32::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-14.10:50:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:50:32::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-14.10:50:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:50:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:50:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-14.10:50:32::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-14.10:50:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:50:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:50:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-14.10:50:32::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:50:32::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:50:32::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:50:32::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.10:50:32::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.10:50:32::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:50:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:50:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:50:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-14.10:50:32::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-14.10:50:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:50:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:50:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.10:50:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:50:32::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-14.10:50:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:50:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:50:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-14.10:50:32::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-14.10:50:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:50:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:50:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.10:50:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:50:32::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-14.10:50:32::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:50:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.10:50:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.10:50:32::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.10:50:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.10:50:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.10:50:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:50:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:50:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-14.10:50:32::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-14.10:50:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:50:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:50:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.10:50:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:50:32::SCWReader::No isolation master present  
TRACE::2022-07-14.10:50:32::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.10:50:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.10:50:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.10:50:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:50:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:50:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-14.10:50:32::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-14.10:50:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:50:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:50:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:50:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-14.10:50:32::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-14.10:50:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:50:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:50:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:50:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-14.10:50:32::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-14.10:50:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:50:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:50:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.10:50:32::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:50:32::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:50:32::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:50:32::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.10:50:32::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.10:50:32::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:50:32::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:50:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.10:50:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.10:50:32::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.10:50:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.10:50:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.10:50:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:50:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:50:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-14.10:50:32::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-14.10:50:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:50:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:50:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.10:50:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:50:32::SCWReader::No isolation master present  
TRACE::2022-07-14.10:50:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:48::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.10:50:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:50:50::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-14.10:50:50::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:50:50::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:50:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-14.10:50:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-14.10:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:50:50::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:50:50::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:50:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-14.10:50:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-14.10:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:50:50::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:50:50::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.10:50:50::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:50:50::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.10:50:50::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:50:50::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-14.10:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:50:50::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-14.10:50:50::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:50:50::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:50:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-14.10:50:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-14.10:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:50:50::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:50:50::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_1_wrapperv2.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:50:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-14.10:50:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-14.10:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:50:50::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:50:50::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.10:50:50::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:50:50::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.10:50:50::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:50:50::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-14.10:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:50:50::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:50:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.10:50:50::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.10:50:50::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.10:50:50::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-14.10:50:50::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:50:50::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:50:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.10:50:50::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.10:50:50::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.10:50:50::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-14.10:50:50::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:50:50::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:50:50::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:50:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.10:50:52::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2022-07-14.10:50:52::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:50:52::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.10:50:52::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:50:52::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.10:50:52::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:50:52::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.10:50:52::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:50:52::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.10:50:52::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:52::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:50:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:50:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-14.10:50:53::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-14.10:50:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:50:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:50:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.10:50:53::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:50:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:50:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:50:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:50:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-14.10:50:53::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-14.10:50:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:50:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:50:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.10:50:53::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:50:53::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_3_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"2120221ab3d177167737936577230337",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0b76c223391376a47b36ebf1e2c147dd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-14.10:52:16::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-14.10:52:16::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-14.10:52:16::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-14.10:52:16::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-14.10:52:16::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-14.10:52:16::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-14.10:52:16::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-14.10:52:16::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-14.10:52:16::SCWSystem::Not a boot domain 
LOG::2022-07-14.10:52:16::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-14.10:52:16::SCWDomain::Generating domain artifcats
TRACE::2022-07-14.10:52:16::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-14.10:52:16::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-14.10:52:16::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-14.10:52:16::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-14.10:52:16::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:52:16::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:52:16::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:52:16::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:52:16::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:52:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:52:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-14.10:52:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-14.10:52:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:52:16::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:52:16::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.10:52:16::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:52:16::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-14.10:52:16::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:52:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-14.10:52:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-14.10:52:16::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-14.10:52:16::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-14.10:52:16::SCWMssOS::Copying to export directory.
TRACE::2022-07-14.10:52:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-14.10:52:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-14.10:52:19::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-14.10:52:19::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-14.10:52:19::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-14.10:52:19::SCWPlatform::Started preparing the platform 
TRACE::2022-07-14.10:52:19::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-14.10:52:19::SCWSystem::dir created 
TRACE::2022-07-14.10:52:19::SCWSystem::Writing the bif 
TRACE::2022-07-14.10:52:19::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-14.10:52:19::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-14.10:52:19::SCWPlatform::Completed generating the platform
TRACE::2022-07-14.10:52:19::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:52:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.10:52:19::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.10:52:19::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.10:52:19::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:52:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.10:52:19::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.10:52:19::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.10:52:19::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:52:19::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:52:19::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:52:19::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:52:19::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:52:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:52:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-14.10:52:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-14.10:52:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:52:19::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:52:19::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.10:52:19::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.10:52:19::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:52:19::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:52:19::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:52:19::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:52:19::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:52:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:52:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-14.10:52:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-14.10:52:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:52:19::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:52:19::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.10:52:19::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:52:19::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_3_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"2120221ab3d177167737936577230337",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0b76c223391376a47b36ebf1e2c147dd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-14.10:52:19::SCWPlatform::updated the xpfm file.
TRACE::2022-07-14.10:52:19::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:52:19::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:52:19::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:52:19::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.10:52:19::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.10:52:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.10:52:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-14.10:52:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-14.10:52:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.10:52:19::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.10:52:19::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.10:52:19::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:09:37::SCWPlatform::Clearing the existing platform
TRACE::2022-07-14.11:09:37::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-14.11:09:37::SCWBDomain::clearing the fsbl build
TRACE::2022-07-14.11:09:37::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:09:37::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:09:37::SCWSystem::Clearing the domains completed.
TRACE::2022-07-14.11:09:37::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-14.11:09:37::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:37::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:37::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:09:37::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:09:37::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:37::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:37::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:37::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:37::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:09:37::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:09:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.11:09:39::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWReader::Active system found as  testdebugger
TRACE::2022-07-14.11:09:39::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-14.11:09:39::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.11:09:39::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.11:09:39::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.11:09:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:09:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:09:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:09:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:09:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:09:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:09:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:09:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:09:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:09:39::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-14.11:09:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:09:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:09:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:09:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:09:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-14.11:09:39::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:09:39::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:09:39::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:09:39::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.11:09:39::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.11:09:39::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:09:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:09:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:09:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:09:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:09:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:09:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:09:39::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-14.11:09:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:09:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:09:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:09:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:09:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:09:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:09:39::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-14.11:09:39::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:09:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.11:09:39::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.11:09:39::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:09:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.11:09:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.11:09:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:09:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:09:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:09:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:09:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:09:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:09:39::SCWReader::No isolation master present  
TRACE::2022-07-14.11:09:39::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.11:09:39::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.11:09:39::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.11:09:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:09:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:09:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:09:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:09:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:09:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:09:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:09:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:09:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:09:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:09:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:09:39::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:09:39::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:09:39::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:09:39::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.11:09:39::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.11:09:39::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:09:39::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:09:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.11:09:39::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.11:09:39::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:09:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.11:09:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.11:09:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:09:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:09:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-14.11:09:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:09:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:09:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:09:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:09:39::SCWReader::No isolation master present  
TRACE::2022-07-14.11:09:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:55::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.11:09:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:09:58::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-14.11:09:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:09:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:09:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-14.11:09:58::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-14.11:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:09:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:09:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:09:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-14.11:09:58::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-14.11:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:09:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:09:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:09:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:09:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.11:09:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:09:58::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-14.11:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:09:58::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-14.11:09:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:09:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:09:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-14.11:09:58::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-14.11:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:09:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:09:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:09:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-14.11:09:58::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-14.11:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:09:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:09:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:09:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:09:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.11:09:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:09:58::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-14.11:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:09:58::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:09:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.11:09:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.11:09:58::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:09:58::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-14.11:09:58::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:09:58::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:09:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.11:09:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.11:09:58::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:09:58::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-14.11:09:58::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:09:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:09:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:09:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:09:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.11:10:00::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2022-07-14.11:10:00::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:10:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.11:10:00::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:10:00::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:10:00::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:10:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.11:10:00::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:10:00::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:10:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:10:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:10:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-14.11:10:00::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-14.11:10:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:10:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:10:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:10:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:10:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:10:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:10:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-14.11:10:00::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-14.11:10:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:10:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:10:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:10:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:10:00::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_3_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"2120221ab3d177167737936577230337",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0b76c223391376a47b36ebf1e2c147dd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-14.11:10:09::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-14.11:10:09::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-14.11:10:09::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-14.11:10:09::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-14.11:10:09::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-14.11:10:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-14.11:10:09::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-14.11:10:09::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-14.11:10:09::SCWSystem::Not a boot domain 
LOG::2022-07-14.11:10:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-14.11:10:09::SCWDomain::Generating domain artifcats
TRACE::2022-07-14.11:10:09::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-14.11:10:09::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-14.11:10:09::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-14.11:10:09::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-14.11:10:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:10:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:10:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-14.11:10:09::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-14.11:10:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:10:09::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:10:09::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:10:09::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:10:09::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-14.11:10:09::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:10:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-14.11:10:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-14.11:10:09::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-14.11:10:09::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-14.11:10:09::SCWMssOS::Copying to export directory.
TRACE::2022-07-14.11:10:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-14.11:10:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-14.11:10:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-14.11:10:10::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-14.11:10:10::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-14.11:10:10::SCWPlatform::Started preparing the platform 
TRACE::2022-07-14.11:10:10::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-14.11:10:10::SCWSystem::dir created 
TRACE::2022-07-14.11:10:10::SCWSystem::Writing the bif 
TRACE::2022-07-14.11:10:10::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-14.11:10:10::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-14.11:10:10::SCWPlatform::Completed generating the platform
TRACE::2022-07-14.11:10:10::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:10:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.11:10:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.11:10:10::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:10:10::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:10:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.11:10:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.11:10:10::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:10:10::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:10::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:10::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:10::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:10:10::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:10:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-14.11:10:10::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-14.11:10:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:10:10::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:10:10::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:10:10::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:10:10::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:10::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:10::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:10::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:10:10::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:10:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-14.11:10:10::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-14.11:10:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:10:10::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:10:10::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:10:10::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:10:10::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_3_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_3_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"2120221ab3d177167737936577230337",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0b76c223391376a47b36ebf1e2c147dd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-14.11:10:10::SCWPlatform::updated the xpfm file.
TRACE::2022-07-14.11:10:10::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:10::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:10::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:10::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:10:10::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:10:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:10:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-14.11:10:10::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-14.11:10:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:10:10::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:10:10::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:10:10::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:50:43::SCWPlatform::Clearing the existing platform
TRACE::2022-07-14.11:50:43::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-14.11:50:43::SCWBDomain::clearing the fsbl build
TRACE::2022-07-14.11:50:43::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:50:43::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:50:43::SCWSystem::Clearing the domains completed.
TRACE::2022-07-14.11:50:43::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-14.11:50:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:43::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:50:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:43::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:50:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.11:50:45::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2022-07-14.11:50:45::SCWReader::Active system found as  testdebugger
TRACE::2022-07-14.11:50:45::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-14.11:50:45::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.11:50:45::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.11:50:45::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.11:50:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:50:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-14.11:50:45::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-14.11:50:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:50:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:50:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-14.11:50:45::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-14.11:50:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:50:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:50:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-14.11:50:45::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-14.11:50:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:50:45::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-14.11:50:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:50:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-14.11:50:45::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-14.11:50:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:50:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:50:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-14.11:50:45::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:50:45::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:50:45::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:50:45::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.11:50:45::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.11:50:45::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:50:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:50:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-14.11:50:45::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-14.11:50:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:50:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:50:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:50:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:50:45::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-14.11:50:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:50:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-14.11:50:45::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-14.11:50:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:50:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:50:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:50:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:50:45::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-14.11:50:45::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:50:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.11:50:45::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.11:50:45::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:50:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.11:50:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.11:50:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:50:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-14.11:50:45::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-14.11:50:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:50:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:50:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:50:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:50:45::SCWReader::No isolation master present  
TRACE::2022-07-14.11:50:45::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.11:50:45::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.11:50:45::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.11:50:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:50:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-14.11:50:45::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-14.11:50:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:50:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:50:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-14.11:50:46::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-14.11:50:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:50:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:50:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-14.11:50:46::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-14.11:50:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:50:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:50:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:50:46::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:50:46::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:50:46::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:50:46::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.11:50:46::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.11:50:46::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:50:46::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:50:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.11:50:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.11:50:46::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:50:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.11:50:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.11:50:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:50:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-14.11:50:46::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-14.11:50:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:50:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:50:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:50:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:50:46::SCWReader::No isolation master present  
TRACE::2022-07-14.11:50:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:52::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.11:50:52::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:50:55::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-14.11:50:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:50:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-14.11:50:55::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-14.11:50:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:50:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:50:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-14.11:50:55::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-14.11:50:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:50:55::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:50:55::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:50:55::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:50:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.11:50:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:55::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-14.11:50:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:50:55::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-14.11:50:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:50:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-14.11:50:55::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-14.11:50:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:50:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:50:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_3_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-14.11:50:55::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-14.11:50:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:50:55::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:50:55::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:50:55::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:50:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.11:50:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:55::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-14.11:50:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:50:55::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:50:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.11:50:55::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.11:50:55::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:50:55::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-14.11:50:55::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:50:55::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:50:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.11:50:55::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.11:50:55::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:50:55::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-14.11:50:55::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:50:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:50:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.11:50:57::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2022-07-14.11:50:57::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:50:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.11:50:57::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:50:57::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:50:57::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:50:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.11:50:57::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:50:57::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:50:57::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:57::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:57::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:57::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:50:57::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-14.11:50:57::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-14.11:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:50:57::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:50:57::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:50:57::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:50:57::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:57::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:57::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:57::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:50:57::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:50:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:50:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-14.11:50:57::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-14.11:50:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:50:57::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:50:57::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:50:57::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:50:57::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_4_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_4_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"2120221ab3d177167737936577230337",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0b76c223391376a47b36ebf1e2c147dd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-14.11:51:17::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-14.11:51:17::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-14.11:51:17::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-14.11:51:17::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-14.11:51:17::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-14.11:51:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-14.11:51:17::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-14.11:51:17::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-14.11:51:17::SCWSystem::Not a boot domain 
LOG::2022-07-14.11:51:17::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-14.11:51:17::SCWDomain::Generating domain artifcats
TRACE::2022-07-14.11:51:17::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-14.11:51:17::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-14.11:51:17::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-14.11:51:17::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-14.11:51:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:51:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:51:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:51:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:51:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:51:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:51:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-14.11:51:17::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-14.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:51:17::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:51:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:51:17::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:51:17::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-14.11:51:17::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:51:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-14.11:51:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-14.11:51:17::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-14.11:51:17::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-14.11:51:17::SCWMssOS::Copying to export directory.
TRACE::2022-07-14.11:51:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-14.11:51:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-14.11:51:17::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-14.11:51:17::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-14.11:51:17::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-14.11:51:17::SCWPlatform::Started preparing the platform 
TRACE::2022-07-14.11:51:17::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-14.11:51:17::SCWSystem::dir created 
TRACE::2022-07-14.11:51:17::SCWSystem::Writing the bif 
TRACE::2022-07-14.11:51:17::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-14.11:51:17::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-14.11:51:17::SCWPlatform::Completed generating the platform
TRACE::2022-07-14.11:51:17::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:51:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.11:51:17::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.11:51:17::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:51:17::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:51:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.11:51:17::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.11:51:17::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:51:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:51:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:51:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:51:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:51:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:51:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:51:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-14.11:51:17::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-14.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:51:17::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:51:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:51:17::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:51:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:51:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:51:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:51:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:51:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:51:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:51:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-14.11:51:17::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-14.11:51:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:51:17::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:51:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:51:17::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:51:17::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_4_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_4_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"2120221ab3d177167737936577230337",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0b76c223391376a47b36ebf1e2c147dd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-14.11:51:17::SCWPlatform::updated the xpfm file.
TRACE::2022-07-14.11:51:18::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:51:18::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:51:18::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:51:18::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:51:18::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:51:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:51:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-14.11:51:18::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-14.11:51:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:51:18::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:51:18::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:51:18::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:52:43::SCWPlatform::Clearing the existing platform
TRACE::2022-07-14.11:52:43::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-14.11:52:43::SCWBDomain::clearing the fsbl build
TRACE::2022-07-14.11:52:43::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:52:43::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:52:43::SCWSystem::Clearing the domains completed.
TRACE::2022-07-14.11:52:43::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-14.11:52:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:43::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:52:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:43::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:52:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.11:52:46::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWReader::Active system found as  testdebugger
TRACE::2022-07-14.11:52:46::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-14.11:52:46::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.11:52:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.11:52:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.11:52:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:52:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:52:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:52:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:52:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:52:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:52:46::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-14.11:52:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:52:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:52:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:52:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-14.11:52:46::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:52:46::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:52:46::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:52:46::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.11:52:46::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.11:52:46::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:52:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:52:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:52:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:52:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:52:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:52:46::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-14.11:52:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:52:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:52:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:52:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:52:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:52:46::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-14.11:52:46::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:52:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.11:52:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.11:52:46::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:52:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.11:52:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.11:52:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:52:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:52:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:52:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:52:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:52:46::SCWReader::No isolation master present  
TRACE::2022-07-14.11:52:46::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.11:52:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.11:52:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.11:52:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:52:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:52:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:52:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:52:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:52:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:52:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:52:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:52:46::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:52:46::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:52:46::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:52:46::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.11:52:46::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.11:52:46::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:52:46::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:52:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.11:52:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.11:52:46::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:52:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.11:52:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.11:52:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:52:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-14.11:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:52:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:52:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:52:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:52:46::SCWReader::No isolation master present  
TRACE::2022-07-14.11:52:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:53::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.11:52:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:52:55::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-14.11:52:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:52:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-14.11:52:55::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-14.11:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:52:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:52:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-14.11:52:55::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-14.11:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:52:55::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:52:55::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:52:55::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:52:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.11:52:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:55::SCWPlatform::update - Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-14.11:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:52:55::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-14.11:52:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:52:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-14.11:52:55::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-14.11:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:52:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:52:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-14.11:52:55::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-14.11:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:52:55::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:52:55::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:52:55::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:52:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.11:52:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:55::SCWPlatform::update - Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-14.11:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:52:55::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:52:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.11:52:55::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.11:52:55::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:52:55::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-14.11:52:55::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:52:55::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:52:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.11:52:55::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.11:52:55::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:52:55::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-14.11:52:55::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:52:55::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:52:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.11:52:57::SCWPlatform::Opened new HwDB with name design_1_wrapper_12
TRACE::2022-07-14.11:52:57::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:52:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.11:52:57::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:52:57::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:52:57::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:52:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.11:52:57::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:52:57::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:52:57::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:57::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:57::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:57::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:52:57::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-07-14.11:52:57::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-07-14.11:52:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:52:57::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:52:57::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:52:57::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:52:57::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:57::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:57::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:57::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:52:57::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:52:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:52:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-07-14.11:52:57::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-07-14.11:52:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:52:57::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:52:57::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:52:57::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:52:57::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_4_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_4_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"2120221ab3d177167737936577230337",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0b76c223391376a47b36ebf1e2c147dd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-14.11:53:08::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-14.11:53:08::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-14.11:53:08::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-14.11:53:08::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-14.11:53:08::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-14.11:53:08::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-14.11:53:08::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-14.11:53:08::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-14.11:53:08::SCWSystem::Not a boot domain 
LOG::2022-07-14.11:53:08::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-14.11:53:08::SCWDomain::Generating domain artifcats
TRACE::2022-07-14.11:53:08::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-14.11:53:08::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-14.11:53:08::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-14.11:53:08::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-14.11:53:08::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:53:08::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:53:08::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:53:08::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:53:08::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:53:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:53:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-07-14.11:53:08::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-07-14.11:53:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:53:08::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:53:08::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:53:08::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:53:08::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-14.11:53:08::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:53:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-14.11:53:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-14.11:53:08::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-14.11:53:08::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-14.11:53:08::SCWMssOS::Copying to export directory.
TRACE::2022-07-14.11:53:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-14.11:53:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-14.11:53:08::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-14.11:53:08::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-14.11:53:08::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-14.11:53:08::SCWPlatform::Started preparing the platform 
TRACE::2022-07-14.11:53:08::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-14.11:53:08::SCWSystem::dir created 
TRACE::2022-07-14.11:53:08::SCWSystem::Writing the bif 
TRACE::2022-07-14.11:53:08::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-14.11:53:08::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-14.11:53:08::SCWPlatform::Completed generating the platform
TRACE::2022-07-14.11:53:08::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:53:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.11:53:08::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.11:53:08::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:53:08::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:53:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.11:53:08::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.11:53:08::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.11:53:08::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:53:08::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:53:08::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:53:08::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:53:08::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:53:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:53:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-07-14.11:53:08::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-07-14.11:53:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:53:08::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:53:08::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:53:08::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.11:53:08::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:53:08::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:53:08::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:53:08::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:53:08::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:53:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:53:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-07-14.11:53:08::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-07-14.11:53:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:53:08::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:53:08::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:53:08::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:53:08::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_4_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_4_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"2120221ab3d177167737936577230337",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0b76c223391376a47b36ebf1e2c147dd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-14.11:53:08::SCWPlatform::updated the xpfm file.
TRACE::2022-07-14.11:53:08::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:53:08::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:53:08::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:53:08::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.11:53:08::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.11:53:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.11:53:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2022-07-14.11:53:08::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2022-07-14.11:53:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.11:53:08::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.11:53:08::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.11:53:08::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:49:31::SCWPlatform::Clearing the existing platform
TRACE::2022-07-14.14:49:31::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-14.14:49:31::SCWBDomain::clearing the fsbl build
TRACE::2022-07-14.14:49:31::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:49:31::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:49:31::SCWSystem::Clearing the domains completed.
TRACE::2022-07-14.14:49:31::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-14.14:49:31::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:31::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:31::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:49:31::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:31::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:31::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:31::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:31::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:31::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:49:31::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.14:49:33::SCWPlatform::Opened new HwDB with name design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWReader::Active system found as  testdebugger
TRACE::2022-07-14.14:49:33::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-14.14:49:33::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.14:49:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.14:49:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.14:49:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:49:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:49:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:49:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:49:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:49:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:49:33::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-14.14:49:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:49:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:49:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:49:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-14.14:49:33::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:49:33::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:49:33::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:49:33::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.14:49:33::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.14:49:33::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:49:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:49:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:49:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:49:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.14:49:33::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:49:33::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-14.14:49:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:49:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:49:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:49:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.14:49:33::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:49:33::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-14.14:49:33::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:49:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.14:49:33::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.14:49:33::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.14:49:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.14:49:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.14:49:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:49:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:49:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:49:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.14:49:33::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:49:33::SCWReader::No isolation master present  
TRACE::2022-07-14.14:49:33::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.14:49:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.14:49:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.14:49:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:49:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:49:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:49:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:49:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:49:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:49:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:49:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.14:49:33::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:49:33::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:49:33::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:49:33::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.14:49:33::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.14:49:33::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:49:33::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:49:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.14:49:33::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.14:49:33::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.14:49:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.14:49:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.14:49:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:49:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-14.14:49:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:49:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:49:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.14:49:33::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:49:33::SCWReader::No isolation master present  
TRACE::2022-07-14.14:49:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:40::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.14:49:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:49:46::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-14.14:49:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:49:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-14.14:49:46::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-14.14:49:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:49:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:49:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-14.14:49:46::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-14.14:49:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:49:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:49:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.14:49:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:49:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.14:49:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:46::SCWPlatform::update - Opened existing hwdb design_1_wrapper_14
TRACE::2022-07-14.14:49:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:49:46::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-14.14:49:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:49:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-14.14:49:46::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-14.14:49:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:49:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:49:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_4_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-14.14:49:46::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-14.14:49:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:49:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:49:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.14:49:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:49:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.14:49:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:46::SCWPlatform::update - Opened existing hwdb design_1_wrapper_14
TRACE::2022-07-14.14:49:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:49:46::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:49:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.14:49:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.14:49:46::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.14:49:46::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-14.14:49:46::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:49:46::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:49:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.14:49:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.14:49:46::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.14:49:46::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-14.14:49:46::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:49:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:49:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.14:49:52::SCWPlatform::Opened new HwDB with name design_1_wrapper_15
TRACE::2022-07-14.14:49:52::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:49:52::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.14:49:52::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:49:52::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.14:49:52::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:49:52::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.14:49:52::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:49:52::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.14:49:52::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:52::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:49:52::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-14.14:49:52::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-14.14:49:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:49:52::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:49:52::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.14:49:52::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:49:52::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:52::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:49:52::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:49:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:49:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-14.14:49:52::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-14.14:49:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:49:52::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:49:52::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.14:49:52::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:49:52::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_5_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_5_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"2120221ab3d177167737936577230337",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0b76c223391376a47b36ebf1e2c147dd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-14.14:50:42::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-14.14:50:42::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-14.14:50:42::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-14.14:50:42::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-14.14:50:42::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-14.14:50:42::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-14.14:50:42::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-14.14:50:42::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-14.14:50:42::SCWSystem::Not a boot domain 
LOG::2022-07-14.14:50:42::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-14.14:50:42::SCWDomain::Generating domain artifcats
TRACE::2022-07-14.14:50:42::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-14.14:50:42::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-14.14:50:42::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-14.14:50:42::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-14.14:50:42::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:50:42::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:50:42::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:50:42::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:50:42::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:50:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:50:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-14.14:50:42::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-14.14:50:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:50:42::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:50:42::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.14:50:42::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:50:42::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-14.14:50:42::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:50:42::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-14.14:50:42::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-14.14:50:42::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-14.14:50:42::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-14.14:50:42::SCWMssOS::Copying to export directory.
TRACE::2022-07-14.14:50:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-14.14:50:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-14.14:50:42::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-14.14:50:42::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-14.14:50:42::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-14.14:50:42::SCWPlatform::Started preparing the platform 
TRACE::2022-07-14.14:50:42::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-14.14:50:42::SCWSystem::dir created 
TRACE::2022-07-14.14:50:42::SCWSystem::Writing the bif 
TRACE::2022-07-14.14:50:42::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-14.14:50:42::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-14.14:50:42::SCWPlatform::Completed generating the platform
TRACE::2022-07-14.14:50:42::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:50:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.14:50:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.14:50:42::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.14:50:42::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:50:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.14:50:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.14:50:42::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.14:50:42::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:50:42::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:50:42::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:50:42::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:50:42::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:50:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:50:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-14.14:50:42::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-14.14:50:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:50:42::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:50:42::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.14:50:42::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.14:50:42::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:50:42::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:50:42::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:50:42::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:50:42::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:50:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:50:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-14.14:50:42::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-14.14:50:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:50:42::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:50:42::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.14:50:42::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:50:42::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_5_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_5_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"2120221ab3d177167737936577230337",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0b76c223391376a47b36ebf1e2c147dd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-14.14:50:42::SCWPlatform::updated the xpfm file.
TRACE::2022-07-14.14:50:42::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:50:42::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:50:42::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:50:42::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.14:50:42::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.14:50:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.14:50:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-14.14:50:42::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-14.14:50:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.14:50:42::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.14:50:42::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.14:50:42::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:12:31::SCWPlatform::Clearing the existing platform
TRACE::2022-07-14.15:12:31::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-14.15:12:31::SCWBDomain::clearing the fsbl build
TRACE::2022-07-14.15:12:31::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:12:31::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:12:31::SCWSystem::Clearing the domains completed.
TRACE::2022-07-14.15:12:31::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-14.15:12:31::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:31::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:31::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:12:31::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:31::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:31::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:31::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:31::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:31::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:12:31::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.15:12:38::SCWPlatform::Opened new HwDB with name design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWReader::Active system found as  testdebugger
TRACE::2022-07-14.15:12:38::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-14.15:12:38::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.15:12:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.15:12:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.15:12:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:12:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:12:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:12:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:12:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:12:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:12:38::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-14.15:12:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:12:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:12:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:12:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-14.15:12:38::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:12:38::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:12:38::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:12:38::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.15:12:38::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.15:12:38::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:12:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:12:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:12:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:12:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.15:12:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:12:38::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-14.15:12:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:12:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:12:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:12:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.15:12:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:12:38::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-14.15:12:38::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:12:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.15:12:38::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.15:12:38::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.15:12:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.15:12:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.15:12:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:12:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:12:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:12:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.15:12:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:12:38::SCWReader::No isolation master present  
TRACE::2022-07-14.15:12:38::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.15:12:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.15:12:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.15:12:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:12:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:12:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:12:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:12:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:12:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:12:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:12:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.15:12:38::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:12:38::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:12:38::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:12:38::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.15:12:38::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.15:12:38::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:12:38::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:12:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.15:12:38::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.15:12:38::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.15:12:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.15:12:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.15:12:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:12:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-14.15:12:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:12:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:12:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.15:12:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:12:38::SCWReader::No isolation master present  
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.15:12:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:12:45::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-14.15:12:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:12:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-14.15:12:45::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-14.15:12:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:12:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:12:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-14.15:12:45::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-14.15:12:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:12:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:12:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.15:12:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:12:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.15:12:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:45::SCWPlatform::update - Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-14.15:12:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:12:45::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-14.15:12:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:12:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-14.15:12:45::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-14.15:12:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:12:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:12:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-14.15:12:45::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-14.15:12:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:12:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:12:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.15:12:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:12:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.15:12:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:45::SCWPlatform::update - Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-14.15:12:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:12:45::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:12:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.15:12:45::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.15:12:45::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.15:12:45::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-14.15:12:45::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:12:45::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:12:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.15:12:45::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.15:12:45::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.15:12:45::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-14.15:12:45::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:12:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:12:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.15:12:52::SCWPlatform::Opened new HwDB with name design_1_wrapper_19
TRACE::2022-07-14.15:12:52::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:12:52::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.15:12:52::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:12:52::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.15:12:52::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:12:52::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.15:12:52::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:12:52::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.15:12:52::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:52::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:12:52::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2022-07-14.15:12:52::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2022-07-14.15:12:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:12:52::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:12:52::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.15:12:52::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:12:52::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:52::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:12:52::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2022-07-14.15:12:52::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2022-07-14.15:12:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:12:52::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:12:52::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.15:12:52::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:12:52::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_5_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_5_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"2120221ab3d177167737936577230337",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0b76c223391376a47b36ebf1e2c147dd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-14.15:12:53::SCWPlatform::Clearing the existing platform
TRACE::2022-07-14.15:12:53::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-14.15:12:53::SCWBDomain::clearing the fsbl build
TRACE::2022-07-14.15:12:53::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:12:53::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:12:53::SCWSystem::Clearing the domains completed.
TRACE::2022-07-14.15:12:53::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-14.15:12:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:53::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:12:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:53::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:12:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:12:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:12:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.15:13:00::SCWPlatform::Opened new HwDB with name design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWReader::Active system found as  testdebugger
TRACE::2022-07-14.15:13:00::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-14.15:13:00::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.15:13:00::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.15:13:00::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.15:13:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:00::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-14.15:13:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-14.15:13:00::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:00::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:00::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:00::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.15:13:00::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.15:13:00::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.15:13:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:00::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-14.15:13:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.15:13:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:00::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-14.15:13:00::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.15:13:00::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.15:13:00::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.15:13:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.15:13:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.15:13:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.15:13:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:00::SCWReader::No isolation master present  
TRACE::2022-07-14.15:13:00::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.15:13:00::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.15:13:00::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.15:13:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.15:13:00::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:00::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:00::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:00::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.15:13:00::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.15:13:00::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:00::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.15:13:00::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.15:13:00::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.15:13:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.15:13:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.15:13:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-07-14.15:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.15:13:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:00::SCWReader::No isolation master present  
TRACE::2022-07-14.15:13:19::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:19::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:19::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:19::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:19::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-07-14.15:13:19::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2022-07-14.15:13:19::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2022-07-14.15:13:19::SCWPlatform::Opened new HwDB with name design_1_wrapper_21
TRACE::2022-07-14.15:13:19::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:19::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.15:13:19::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:20::SCWMssOS::In reload Mss file.
TRACE::2022-07-14.15:13:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:20::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2022-07-14.15:13:20::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:20::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:20::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:20::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.15:13:20::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.15:13:20::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:20::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.15:13:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:20::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-14.15:13:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:20::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.15:13:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:20::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-14.15:13:20::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.15:13:20::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.15:13:20::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.15:13:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:20::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.15:13:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:20::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:20::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2022-07-14.15:13:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:21::SCWMssOS::In reload Mss file.
TRACE::2022-07-14.15:13:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:21::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:21::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-14.15:13:21::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:21::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:21::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:21::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-07-14.15:13:21::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.15:13:21::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:21::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.15:13:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.15:13:21::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.15:13:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:21::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:21::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:21::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-14.15:13:21::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:21::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:32::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-14.15:13:32::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:32::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:32::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:32::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-07-14.15:13:32::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.15:13:32::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:42::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:42::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:42::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:42::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:42::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:42::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:42::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:42::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-14.15:13:42::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:42::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:42::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:42::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:42::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:42::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:42::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:42::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:42::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-14.15:13:42::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:42::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:42::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:42::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:42::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:42::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:42::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:42::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:42::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-14.15:13:42::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:42::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:42::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:42::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:42::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:42::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:42::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:42::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:42::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-14.15:13:42::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:42::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:42::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:42::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:42::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:43::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-14.15:13:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:45::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-14.15:13:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:45::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-14.15:13:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:45::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-14.15:13:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:45::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-14.15:13:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:45::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-14.15:13:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:50::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2022-07-14.15:13:50::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:50::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.15:13:50::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.15:13:50::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.15:13:50::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.15:13:50::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:50::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:50::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:50::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:50::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:50::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:50::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:50::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:13:50::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:50::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:50::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:50::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:50::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:50::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:50::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:50::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:50::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:13:50::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:50::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_5_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_5_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"2120221ab3d177167737936577230337",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"0b76c223391376a47b36ebf1e2c147dd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-14.15:13:50::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.15:13:50::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.15:13:50::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.15:13:50::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:50::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:50::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:50::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:50::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:50::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:50::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:50::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:13:50::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:50::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWMssOS::In reload Mss file.
TRACE::2022-07-14.15:13:51::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:51::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:51::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:51::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:13:51::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-07-14.15:13:51::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.15:13:51::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:51::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:51::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:51::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:13:51::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:51::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:51::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:51::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:13:51::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:51::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:51::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:51::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:13:51::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:51::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:51::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:51::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:13:51::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.15:13:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.15:13:51::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.15:13:51::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:51::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:51::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:51::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:13:51::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:51::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:51::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:51::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:13:51::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-07-14.15:13:51::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.15:13:51::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:13:51::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-14.15:13:51::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-07-14.15:13:59::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:59::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:59::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:59::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:13:59::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:13:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:13:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:13:59::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:13:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:13:59::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:13:59::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:13:59::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:14::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:14::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:14::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:14::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:14::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:14::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:14::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:14::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:14::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:14::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:14::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:14::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:14::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:14::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:14::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:14::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:14::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:14::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:14::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:14::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:14::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:14::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:14::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:14::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:14::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:14::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:14::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:14::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:14::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:14::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:14::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:14::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:14::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:14::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:14::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:14::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:14::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:14::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:14::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:14::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:14::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:14::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:14::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:14::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:14::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:17::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:17::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:17::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:17::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:17::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:17::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:17::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:17::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:17::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:17::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.15:14:17::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.15:14:17::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.15:14:17::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-07-14.15:14:17::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:17::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:17::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:17::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:17::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_5_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_5_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"2120221ab3d177167737936577230337",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-14.15:14:17::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.15:14:17::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.15:14:17::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:17::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:17::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::In reload Mss file.
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:17::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-14.15:14:17::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2022-07-14.15:14:17::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.15:14:17::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:17::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:17::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:17::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:17::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:17::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:17::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:17::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:17::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:17::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:17::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:17::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:17::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.15:14:17::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.15:14:17::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:17::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:17::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:17::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:18::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:18::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:18::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:18::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:18::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:18::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:18::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:18::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-14.15:14:18::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:18::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:18::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:18::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2022-07-14.15:14:18::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.15:14:18::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:18::SCWBDomain::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-14.15:14:18::SCWBDomain::Forcing BSP Sources regeneration.
KEYINFO::2022-07-14.15:14:19::SCWMssOS::Removing file D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp\system_0.mss
TRACE::2022-07-14.15:14:19::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2022-07-14.15:14:19::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:19::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:19::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:19::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:19::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:19::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:19::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:19::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-14.15:14:19::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:19::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:19::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:19::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2022-07-14.15:14:19::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.15:14:19::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:28::SCWBDomain::removing the temporary location in _platform.
TRACE::2022-07-14.15:14:28::SCWBDomain::Makefile is Updated.
TRACE::2022-07-14.15:14:28::SCWBDomain::doing clean.
TRACE::2022-07-14.15:14:28::SCWBDomain::System Command Ran  D:&  cd  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl & make clean
TRACE::2022-07-14.15:14:28::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2022-07-14.15:14:28::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

LOG::2022-07-14.15:14:39::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-14.15:14:39::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-14.15:14:39::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-14.15:14:39::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-14.15:14:39::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-14.15:14:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-14.15:14:39::SCWDomain::Building the domain :  zynq_fsbl
TRACE::2022-07-14.15:14:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:39::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

KEYINFO::2022-07-14.15:14:39::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2022-07-14.15:14:39::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2022-07-14.15:14:39::SCWMssOS::Cleared the swdb table entry
TRACE::2022-07-14.15:14:39::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:39::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:39::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:39::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2022-07-14.15:14:39::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.15:14:39::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:39::SCWBDomain::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-14.15:14:39::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-14.15:14:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-14.15:14:39::SCWBDomain::System Command Ran  D:&  cd  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-07-14.15:14:39::SCWBDomain::make: Entering directory 'D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-07-14.15:14:39::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-07-14.15:14:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-14.15:14:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-14.15:14:39::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-14.15:14:39::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-14.15:14:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-14.15:14:39::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-14.15:14:39::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-14.15:14:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-14.15:14:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-14.15:14:40::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-14.15:14:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-14.15:14:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-14.15:14:40::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-14.15:14:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-14.15:14:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-14.15:14:40::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-14.15:14:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-14.15:14:40::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-14.15:14:40::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-14.15:14:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-14.15:14:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-14.15:14:40::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-14.15:14:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-14.15:14:41::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-14.15:14:41::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-14.15:14:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-14.15:14:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-14.15:14:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-14.15:14:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-14.15:14:41::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-14.15:14:41::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-14.15:14:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-14.15:14:43::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-14.15:14:43::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-14.15:14:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-14.15:14:43::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-14.15:14:43::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-14.15:14:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-14.15:14:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-14.15:14:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-14.15:14:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-14.15:14:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-14.15:14:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-14.15:14:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-14.15:14:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-14.15:14:44::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:44::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-07-14.15:14:44::SCWBDomain::make -j 34 --no-print-directory par_libs

TRACE::2022-07-14.15:14:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-14.15:14:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-14.15:14:44::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-14.15:14:44::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-14.15:14:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-14.15:14:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-14.15:14:44::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-14.15:14:44::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-14.15:14:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-14.15:14:44::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-14.15:14:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-14.15:14:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-14.15:14:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-14.15:14:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-14.15:14:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-14.15:14:44::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-14.15:14:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-14.15:14:44::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-14.15:14:44::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-14.15:14:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-14.15:14:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-14.15:14:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-14.15:14:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-14.15:14:45::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-14.15:14:45::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-14.15:14:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-14.15:14:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-14.15:14:45::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-14.15:14:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-14.15:14:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-14.15:14:45::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-14.15:14:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-14.15:14:45::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-14.15:14:45::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-14.15:14:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-14.15:14:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-14.15:14:45::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-14.15:14:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-14.15:14:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-14.15:14:45::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-14.15:14:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-14.15:14:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-14.15:14:45::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-14.15:14:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-14.15:14:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-14.15:14:45::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-14.15:14:45::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-14.15:14:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-14.15:14:45::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-14.15:14:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-14.15:14:45::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-14.15:14:45::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-14.15:14:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-14.15:14:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-14.15:14:45::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-14.15:14:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-14.15:14:45::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-14.15:14:45::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-14.15:14:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-07-14.15:14:45::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-07-14.15:14:45::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-14.15:14:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-14.15:14:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-14.15:14:45::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-14.15:14:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-14.15:14:45::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-14.15:14:45::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-14.15:14:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-14.15:14:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-14.15:14:45::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-14.15:14:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-14.15:14:45::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-14.15:14:45::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-14.15:14:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-14.15:14:45::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-14.15:14:45::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-14.15:14:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-14.15:14:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-14.15:14:45::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-14.15:14:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-14.15:14:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-14.15:14:45::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:46::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-07-14.15:14:46::SCWBDomain::make --no-print-directory archive

TRACE::2022-07-14.15:14:46::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2022-07-14.15:14:46::SCWBDomain::xa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/l
TRACE::2022-07-14.15:14:46::SCWBDomain::ib/xscutimer.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/boot.o
TRACE::2022-07-14.15:14:46::SCWBDomain:: ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g.
TRACE::2022-07-14.15:14:46::SCWBDomain::o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o ps
TRACE::2022-07-14.15:14:46::SCWBDomain::7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/
TRACE::2022-07-14.15:14:46::SCWBDomain::lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_
TRACE::2022-07-14.15:14:46::SCWBDomain::0/lib/_exit.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib
TRACE::2022-07-14.15:14:46::SCWBDomain::/translation_table.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xscu
TRACE::2022-07-14.15:14:46::SCWBDomain::timer_selftest.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9
TRACE::2022-07-14.15:14:46::SCWBDomain::_0/lib/time.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_
TRACE::2022-07-14.15:14:46::SCWBDomain::0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/
TRACE::2022-07-14.15:14:46::SCWBDomain::xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/out
TRACE::2022-07-14.15:14:46::SCWBDomain::byte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib
TRACE::2022-07-14.15:14:46::SCWBDomain::/read.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm
TRACE::2022-07-14.15:14:46::SCWBDomain::_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscuw
TRACE::2022-07-14.15:14:46::SCWBDomain::dt_sinit.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevc
TRACE::2022-07-14.15:14:46::SCWBDomain::fg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/sb
TRACE::2022-07-14.15:14:46::SCWBDomain::rk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cort
TRACE::2022-07-14.15:14:46::SCWBDomain::exa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/li
TRACE::2022-07-14.15:14:46::SCWBDomain::b/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/li
TRACE::2022-07-14.15:14:46::SCWBDomain::b/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cor
TRACE::2022-07-14.15:14:46::SCWBDomain::texa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps
TRACE::2022-07-14.15:14:46::SCWBDomain::7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-07-14.15:14:46::SCWBDomain::'Finished building libraries'

TRACE::2022-07-14.15:14:46::SCWBDomain::make: Leaving directory 'D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-07-14.15:14:46::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-07-14.15:14:46::SCWBDomain::exa9_0/include -I.

TRACE::2022-07-14.15:14:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-14.15:14:47::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-14.15:14:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-07-14.15:14:47::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-14.15:14:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-14.15:14:47::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-14.15:14:48::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-07-14.15:14:48::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-14.15:14:48::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-14.15:14:48::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-14.15:14:48::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-14.15:14:48::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-14.15:14:48::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-14.15:14:48::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-14.15:14:49::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-14.15:14:49::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-14.15:14:49::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-07-14.15:14:49::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-14.15:14:49::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-14.15:14:49::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-14.15:14:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-07-14.15:14:50::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-14.15:14:50::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-07-14.15:14:50::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-07-14.15:14:50::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-07-14.15:14:50::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                              -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_co
TRACE::2022-07-14.15:14:50::SCWBDomain::rtexa9_0/lib -L./ -Tlscript.ld

LOG::2022-07-14.15:14:50::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-14.15:14:50::SCWSystem::Not a boot domain 
LOG::2022-07-14.15:14:50::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-14.15:14:50::SCWDomain::Generating domain artifcats
TRACE::2022-07-14.15:14:50::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-14.15:14:50::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-14.15:14:50::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-14.15:14:50::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-14.15:14:50::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:50::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:50::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:50::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:50::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:50::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:50::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:14:50::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:50::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:14:50::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-14.15:14:50::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:14:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-14.15:14:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-14.15:14:50::SCWDomain::Building the domain :  standalone_domain
TRACE::2022-07-14.15:14:50::SCWMssOS::doing bsp build ... 
TRACE::2022-07-14.15:14:50::SCWMssOS::System Command Ran  D: & cd  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2022-07-14.15:14:50::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-07-14.15:14:50::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-07-14.15:14:50::SCWMssOS::make -j 34 --no-print-directory par_libs

TRACE::2022-07-14.15:14:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-14.15:14:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-14.15:14:51::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-14.15:14:51::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-14.15:14:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-14.15:14:51::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-14.15:14:51::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-14.15:14:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-14.15:14:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-14.15:14:51::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-14.15:14:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-14.15:14:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-14.15:14:51::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-14.15:14:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-14.15:14:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-14.15:14:51::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-14.15:14:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-14.15:14:51::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-14.15:14:51::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-14.15:14:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-14.15:14:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-14.15:14:51::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-14.15:14:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-14.15:14:51::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-14.15:14:51::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-14.15:14:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-14.15:14:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-14.15:14:51::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-14.15:14:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-14.15:14:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-14.15:14:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-14.15:14:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-14.15:14:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-14.15:14:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-14.15:14:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-14.15:14:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-14.15:14:51::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-14.15:14:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-14.15:14:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-14.15:14:51::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-14.15:14:51::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-14.15:14:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-14.15:14:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-14.15:14:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-14.15:14:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-14.15:14:51::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-14.15:14:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-14.15:14:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-14.15:14:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-14.15:14:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-14.15:14:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-14.15:14:51::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-14.15:14:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-07-14.15:14:51::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-07-14.15:14:51::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-14.15:14:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-14.15:14:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-14.15:14:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-14.15:14:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-14.15:14:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-14.15:14:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-14.15:14:52::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-14.15:14:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-14.15:14:52::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-14.15:14:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-14.15:14:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-14.15:14:52::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-14.15:14:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-14.15:14:52::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-14.15:14:52::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-14.15:14:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-14.15:14:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-14.15:14:52::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-14.15:14:52::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-07-14.15:14:52::SCWMssOS::make --no-print-directory archive

TRACE::2022-07-14.15:14:52::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2022-07-14.15:14:52::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/li
TRACE::2022-07-14.15:14:52::SCWMssOS::b/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps
TRACE::2022-07-14.15:14:52::SCWMssOS::_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil
TRACE::2022-07-14.15:14:52::SCWMssOS::_cache.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xil_
TRACE::2022-07-14.15:14:52::SCWMssOS::misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps
TRACE::2022-07-14.15:14:52::SCWMssOS::7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9
TRACE::2022-07-14.15:14:52::SCWMssOS::_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/_open.o ps7_cortex
TRACE::2022-07-14.15:14:52::SCWMssOS::a9_0/lib/write.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/
TRACE::2022-07-14.15:14:52::SCWMssOS::lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib
TRACE::2022-07-14.15:14:52::SCWMssOS::/usleep.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_
TRACE::2022-07-14.15:14:52::SCWMssOS::0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/
TRACE::2022-07-14.15:14:52::SCWMssOS::xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/out
TRACE::2022-07-14.15:14:52::SCWMssOS::byte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib
TRACE::2022-07-14.15:14:52::SCWMssOS::/read.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm
TRACE::2022-07-14.15:14:52::SCWMssOS::_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscuw
TRACE::2022-07-14.15:14:52::SCWMssOS::dt_sinit.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevc
TRACE::2022-07-14.15:14:52::SCWMssOS::fg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/sb
TRACE::2022-07-14.15:14:52::SCWMssOS::rk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cort
TRACE::2022-07-14.15:14:52::SCWMssOS::exa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/li
TRACE::2022-07-14.15:14:52::SCWMssOS::b/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/li
TRACE::2022-07-14.15:14:52::SCWMssOS::b/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cor
TRACE::2022-07-14.15:14:52::SCWMssOS::texa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps
TRACE::2022-07-14.15:14:52::SCWMssOS::7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-07-14.15:14:53::SCWMssOS::'Finished building libraries'

TRACE::2022-07-14.15:14:53::SCWMssOS::Copying to export directory.
TRACE::2022-07-14.15:14:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-14.15:14:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-14.15:14:53::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-14.15:14:53::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-14.15:14:53::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-14.15:14:53::SCWPlatform::Started preparing the platform 
TRACE::2022-07-14.15:14:53::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-14.15:14:53::SCWSystem::dir created 
TRACE::2022-07-14.15:14:53::SCWSystem::Writing the bif 
TRACE::2022-07-14.15:14:53::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-14.15:14:53::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-14.15:14:53::SCWPlatform::Completed generating the platform
TRACE::2022-07-14.15:14:53::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.15:14:53::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.15:14:53::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.15:14:53::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:14:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.15:14:53::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.15:14:53::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.15:14:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:53::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:53::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.15:14:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:53::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:14:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:53::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:14:53::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_5_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_5_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-14.15:14:53::SCWPlatform::updated the xpfm file.
TRACE::2022-07-14.15:14:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.15:14:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.15:14:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.15:14:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.15:14:53::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.15:14:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.15:14:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.15:14:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.15:14:53::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:06::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:06::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:06::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.16:13:06::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:16::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-14.16:13:16::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:16::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.16:13:16::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.16:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:16::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:16::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.16:13:16::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.16:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:16::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:16::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.16:13:16::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:16::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.16:13:16::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:16::SCWPlatform::update - Opened existing hwdb design_1_wrapper_23
TRACE::2022-07-14.16:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:16::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-14.16:13:16::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:16::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.16:13:16::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.16:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:16::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:16::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_21
TRACE::2022-07-14.16:13:16::SCWPlatform::Opened existing hwdb design_1_wrapper_21
TRACE::2022-07-14.16:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:16::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:16::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2022-07-14.16:13:16::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:16::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.16:13:16::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:16::SCWPlatform::update - Opened existing hwdb design_1_wrapper_23
TRACE::2022-07-14.16:13:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:16::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:13:16::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:13:16::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:13:16::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-14.16:13:16::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:16::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:13:16::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:13:16::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:13:16::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-14.16:13:16::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:16::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:16::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.16:13:25::SCWPlatform::Opened new HwDB with name design_1_wrapper_24
TRACE::2022-07-14.16:13:25::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.16:13:25::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:25::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:13:25::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.16:13:25::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:25::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:13:25::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:25::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:25::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:25::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:25::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2022-07-14.16:13:25::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2022-07-14.16:13:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:25::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:25::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:13:25::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:25::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:25::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:25::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:25::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:25::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_24
TRACE::2022-07-14.16:13:25::SCWPlatform::Opened existing hwdb design_1_wrapper_24
TRACE::2022-07-14.16:13:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:25::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:25::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:13:25::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:25::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_5_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_5_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-14.16:13:26::SCWPlatform::Clearing the existing platform
TRACE::2022-07-14.16:13:26::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-14.16:13:26::SCWBDomain::clearing the fsbl build
TRACE::2022-07-14.16:13:26::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:26::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:26::SCWSystem::Clearing the domains completed.
TRACE::2022-07-14.16:13:26::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-14.16:13:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:26::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:26::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.16:13:35::SCWPlatform::Opened new HwDB with name design_1_wrapper_25
TRACE::2022-07-14.16:13:35::SCWReader::Active system found as  testdebugger
TRACE::2022-07-14.16:13:35::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-14.16:13:35::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.16:13:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.16:13:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.16:13:35::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:35::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:35::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:35::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:35::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-07-14.16:13:35::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-07-14.16:13:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:35::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:35::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:35::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:35::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:35::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-07-14.16:13:35::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-07-14.16:13:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:35::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:35::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:35::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:35::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:35::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-07-14.16:13:35::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-07-14.16:13:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:35::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-14.16:13:35::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:35::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:35::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:35::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:35::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-07-14.16:13:35::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-07-14.16:13:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:35::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-14.16:13:35::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:35::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:35::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:35::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.16:13:35::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.16:13:36::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:36::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:36::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:13:36::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:36::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:36::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:13:36::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:36::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:36::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:13:36::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:36::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:36::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:13:36::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:36::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:36::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:13:36::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:36::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:36::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:13:36::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:13:36::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:13:36::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:13:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.16:13:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:36::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:36::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:13:36::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWReader::No isolation master present  
TRACE::2022-07-14.16:13:36::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.16:13:36::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.16:13:36::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:36::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:36::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:36::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:36::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:13:36::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.16:13:36::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.16:13:36::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:36::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:36::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:13:36::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:36::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:36::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:13:36::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:36::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:36::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:13:36::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:36::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:36::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:13:36::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:13:36::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:13:36::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:13:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.16:13:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:13:36::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:13:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:13:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2022-07-14.16:13:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:13:36::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:13:36::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:13:36::SCWReader::No isolation master present  
TRACE::2022-07-14.16:17:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:09::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.16:17:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:18::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-14.16:17:18::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:18::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2022-07-14.16:17:18::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2022-07-14.16:17:18::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2022-07-14.16:17:18::SCWPlatform::Opened new HwDB with name design_1_wrapper_26
TRACE::2022-07-14.16:17:18::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:18::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2022-07-14.16:17:18::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2022-07-14.16:17:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:18::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:18::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:17:18::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:18::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.16:17:18::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:18::SCWPlatform::update - Opened existing hwdb design_1_wrapper_27
TRACE::2022-07-14.16:17:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:18::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-14.16:17:18::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:18::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2022-07-14.16:17:18::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2022-07-14.16:17:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:18::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:18::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2022-07-14.16:17:18::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2022-07-14.16:17:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:18::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:18::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:17:18::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:18::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.16:17:18::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:18::SCWPlatform::update - Opened existing hwdb design_1_wrapper_27
TRACE::2022-07-14.16:17:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:18::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:17:18::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:17:18::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:17:18::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-14.16:17:18::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:18::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:17:18::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:17:18::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:17:18::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-14.16:17:18::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:18::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:18::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.16:17:28::SCWPlatform::Opened new HwDB with name design_1_wrapper_28
TRACE::2022-07-14.16:17:28::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:28::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.16:17:28::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:28::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:17:28::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:28::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.16:17:28::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:28::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:17:28::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:28::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:28::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:28::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:28::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2022-07-14.16:17:28::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2022-07-14.16:17:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:28::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:28::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:17:28::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:28::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:28::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:28::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:28::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:28::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2022-07-14.16:17:28::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2022-07-14.16:17:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:28::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:28::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:17:28::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:28::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_5_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_5_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-14.16:17:29::SCWPlatform::Clearing the existing platform
TRACE::2022-07-14.16:17:29::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-14.16:17:29::SCWBDomain::clearing the fsbl build
TRACE::2022-07-14.16:17:29::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:29::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:29::SCWSystem::Clearing the domains completed.
TRACE::2022-07-14.16:17:29::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-14.16:17:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:29::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:29::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.16:17:38::SCWPlatform::Opened new HwDB with name design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWReader::Active system found as  testdebugger
TRACE::2022-07-14.16:17:38::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-14.16:17:38::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.16:17:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.16:17:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:38::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-14.16:17:38::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.16:17:38::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.16:17:38::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:17:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:17:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:17:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:17:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:17:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:17:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:17:38::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:17:38::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:17:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.16:17:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:17:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWReader::No isolation master present  
TRACE::2022-07-14.16:17:38::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.16:17:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.16:17:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:17:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:17:38::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:38::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.16:17:38::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.16:17:39::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:17:39::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:17:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:17:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:17:39::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:17:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:17:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:17:39::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:17:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:17:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:17:39::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:17:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:17:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:39::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:17:39::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:17:39::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:17:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.16:17:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.16:17:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:17:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:17:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:17:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:17:39::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:17:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:17:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:17:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:17:39::SCWReader::No isolation master present  
LOG::2022-07-14.16:19:43::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-14.16:19:43::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-14.16:19:43::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-14.16:19:43::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-14.16:19:43::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-14.16:19:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-14.16:19:43::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-14.16:19:43::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-14.16:19:43::SCWSystem::Not a boot domain 
LOG::2022-07-14.16:19:43::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-14.16:19:43::SCWDomain::Generating domain artifcats
TRACE::2022-07-14.16:19:43::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-14.16:19:43::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-14.16:19:43::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-14.16:19:43::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-14.16:19:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:19:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:19:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:19:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:19:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:19:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:19:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:19:43::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:19:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:19:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:19:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:19:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:19:43::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-14.16:19:43::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:19:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-14.16:19:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-14.16:19:43::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-14.16:19:43::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-14.16:19:43::SCWMssOS::Copying to export directory.
TRACE::2022-07-14.16:19:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-14.16:19:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-14.16:19:43::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-14.16:19:43::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-14.16:19:43::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-14.16:19:43::SCWPlatform::Started preparing the platform 
TRACE::2022-07-14.16:19:43::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-14.16:19:43::SCWSystem::dir created 
TRACE::2022-07-14.16:19:43::SCWSystem::Writing the bif 
TRACE::2022-07-14.16:19:43::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-14.16:19:43::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-14.16:19:43::SCWPlatform::Completed generating the platform
TRACE::2022-07-14.16:19:43::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:19:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:19:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:19:43::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:19:43::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:19:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:19:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:19:43::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:19:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:19:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:19:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:19:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:19:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:19:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:19:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:19:43::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:19:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:19:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:19:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:19:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:19:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:19:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:19:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:19:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:19:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:19:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:19:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:19:43::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:19:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:19:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:19:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:19:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:19:43::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_5_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_5_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-14.16:19:43::SCWPlatform::updated the xpfm file.
TRACE::2022-07-14.16:19:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:19:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:19:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:19:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:19:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:19:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:19:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:19:43::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:19:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:19:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:19:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:19:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:53:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:39::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.16:53:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:53:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:53:48::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-14.16:53:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:53:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:53:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:53:48::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:53:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:53:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:53:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:53:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:53:48::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:53:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:53:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:53:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:53:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:53:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.16:53:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:53:48::SCWPlatform::update - Opened existing hwdb design_1_wrapper_31
TRACE::2022-07-14.16:53:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:53:48::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-14.16:53:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:53:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:53:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:53:48::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:53:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:53:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:53:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:53:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2022-07-14.16:53:48::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2022-07-14.16:53:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:53:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:53:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:53:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:53:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.16:53:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:53:48::SCWPlatform::update - Opened existing hwdb design_1_wrapper_31
TRACE::2022-07-14.16:53:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:53:48::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:53:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:53:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:53:48::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:53:48::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-14.16:53:48::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:53:48::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:53:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:53:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:53:48::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:53:48::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-14.16:53:48::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:53:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:53:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:53:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.16:53:58::SCWPlatform::Opened new HwDB with name design_1_wrapper_32
TRACE::2022-07-14.16:53:58::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:53:58::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.16:53:58::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:53:58::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:53:58::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:53:58::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.16:53:58::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:53:58::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:53:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:53:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:53:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2022-07-14.16:53:58::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2022-07-14.16:53:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:53:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:53:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:53:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:53:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:53:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:53:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_32
TRACE::2022-07-14.16:53:58::SCWPlatform::Opened existing hwdb design_1_wrapper_32
TRACE::2022-07-14.16:53:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:53:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:53:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:53:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:53:58::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_5_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_5_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-14.16:53:59::SCWPlatform::Clearing the existing platform
TRACE::2022-07-14.16:53:59::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-14.16:53:59::SCWBDomain::clearing the fsbl build
TRACE::2022-07-14.16:53:59::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:53:59::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:53:59::SCWSystem::Clearing the domains completed.
TRACE::2022-07-14.16:53:59::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-14.16:53:59::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:59::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:59::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:53:59::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:53:59::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:59::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:59::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:59::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:59::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:53:59::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:53:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:53:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.16:54:09::SCWPlatform::Opened new HwDB with name design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWReader::Active system found as  testdebugger
TRACE::2022-07-14.16:54:09::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-14.16:54:09::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.16:54:09::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.16:54:09::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:09::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:09::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-14.16:54:09::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.16:54:09::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.16:54:09::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:09::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:54:09::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:09::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:54:09::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:09::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:54:09::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:09::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:54:09::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:09::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:54:09::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:09::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:54:09::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:54:09::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:54:09::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:54:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.16:54:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:09::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:54:09::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWReader::No isolation master present  
TRACE::2022-07-14.16:54:09::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.16:54:09::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.16:54:09::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:09::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:54:09::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.16:54:09::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.16:54:09::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:09::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:54:09::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:09::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:54:09::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:09::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:54:09::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:09::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:54:09::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:54:09::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:54:09::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:54:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.16:54:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_33
TRACE::2022-07-14.16:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:09::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:54:09::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:09::SCWReader::No isolation master present  
LOG::2022-07-14.16:54:18::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-14.16:54:18::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-14.16:54:18::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-14.16:54:18::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-14.16:54:18::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-14.16:54:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-14.16:54:18::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-14.16:54:18::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-14.16:54:18::SCWSystem::Not a boot domain 
LOG::2022-07-14.16:54:18::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-14.16:54:18::SCWDomain::Generating domain artifcats
TRACE::2022-07-14.16:54:18::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-14.16:54:18::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-14.16:54:18::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-14.16:54:18::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-14.16:54:18::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:18::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:18::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:18::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:18::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_33
TRACE::2022-07-14.16:54:18::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2022-07-14.16:54:18::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2022-07-14.16:54:18::SCWPlatform::Opened new HwDB with name design_1_wrapper_34
TRACE::2022-07-14.16:54:18::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:18::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:54:18::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:18::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-14.16:54:18::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-14.16:54:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-14.16:54:18::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-14.16:54:18::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-14.16:54:18::SCWMssOS::Copying to export directory.
TRACE::2022-07-14.16:54:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-14.16:54:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-14.16:54:18::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-14.16:54:18::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-14.16:54:18::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-14.16:54:18::SCWPlatform::Started preparing the platform 
TRACE::2022-07-14.16:54:18::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-14.16:54:18::SCWSystem::dir created 
TRACE::2022-07-14.16:54:18::SCWSystem::Writing the bif 
TRACE::2022-07-14.16:54:18::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-14.16:54:18::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-14.16:54:18::SCWPlatform::Completed generating the platform
TRACE::2022-07-14.16:54:18::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:54:18::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:54:18::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:54:18::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:54:18::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:54:18::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:54:18::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:18::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:18::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:18::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:18::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2022-07-14.16:54:18::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2022-07-14.16:54:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:18::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:18::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:54:18::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:18::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:18::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:18::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:18::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:18::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2022-07-14.16:54:18::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2022-07-14.16:54:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:18::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:18::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:54:18::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:18::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_5_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_5_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-14.16:54:18::SCWPlatform::updated the xpfm file.
TRACE::2022-07-14.16:54:18::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:18::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:18::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:18::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:18::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2022-07-14.16:54:18::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2022-07-14.16:54:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:18::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:18::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:54:18::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:33::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.16:54:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:42::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-14.16:54:42::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:42::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:42::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:42::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:42::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2022-07-14.16:54:42::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2022-07-14.16:54:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:42::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:42::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:42::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:42::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:42::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2022-07-14.16:54:42::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2022-07-14.16:54:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:42::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:42::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:54:42::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:42::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:42::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:42::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:42::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.16:54:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:43::SCWPlatform::update - Opened existing hwdb design_1_wrapper_35
TRACE::2022-07-14.16:54:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:43::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-14.16:54:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2022-07-14.16:54:43::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2022-07-14.16:54:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_34
TRACE::2022-07-14.16:54:43::SCWPlatform::Opened existing hwdb design_1_wrapper_34
TRACE::2022-07-14.16:54:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:54:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.16:54:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:43::SCWPlatform::update - Opened existing hwdb design_1_wrapper_35
TRACE::2022-07-14.16:54:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:43::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:54:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:54:43::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:54:43::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-14.16:54:43::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:43::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:54:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:54:43::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:54:43::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-14.16:54:43::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.16:54:52::SCWPlatform::Opened new HwDB with name design_1_wrapper_36
TRACE::2022-07-14.16:54:52::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:52::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.16:54:52::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:52::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:54:52::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:52::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.16:54:52::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:52::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:54:52::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:52::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:52::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2022-07-14.16:54:52::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2022-07-14.16:54:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:52::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:52::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:54:52::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:52::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:52::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:52::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_36
TRACE::2022-07-14.16:54:52::SCWPlatform::Opened existing hwdb design_1_wrapper_36
TRACE::2022-07-14.16:54:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:54:52::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:52::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:54:52::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:52::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_5_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_5_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-14.16:54:53::SCWPlatform::Clearing the existing platform
TRACE::2022-07-14.16:54:53::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-14.16:54:53::SCWBDomain::clearing the fsbl build
TRACE::2022-07-14.16:54:53::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:54:53::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:54:53::SCWSystem::Clearing the domains completed.
TRACE::2022-07-14.16:54:53::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-14.16:54:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:53::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:53::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:54:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:54:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:54:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.16:55:03::SCWPlatform::Opened new HwDB with name design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWReader::Active system found as  testdebugger
TRACE::2022-07-14.16:55:03::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-14.16:55:03::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.16:55:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.16:55:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:03::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-14.16:55:03::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.16:55:03::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.16:55:03::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:55:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:55:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:55:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:55:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:55:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:55:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:55:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:55:03::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:55:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.16:55:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:55:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWReader::No isolation master present  
TRACE::2022-07-14.16:55:03::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.16:55:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.16:55:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:55:03::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.16:55:03::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.16:55:03::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:55:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:55:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:55:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:55:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:55:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:55:03::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:55:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.16:55:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:55:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:03::SCWReader::No isolation master present  
LOG::2022-07-14.16:55:07::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-14.16:55:07::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-14.16:55:07::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-14.16:55:07::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-14.16:55:07::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-14.16:55:07::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-14.16:55:07::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-14.16:55:07::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-14.16:55:07::SCWSystem::Not a boot domain 
LOG::2022-07-14.16:55:07::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-14.16:55:07::SCWDomain::Generating domain artifcats
TRACE::2022-07-14.16:55:07::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-14.16:55:07::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-14.16:55:07::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-14.16:55:07::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-14.16:55:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:07::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:55:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:07::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-14.16:55:07::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-14.16:55:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-14.16:55:07::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-14.16:55:07::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-14.16:55:07::SCWMssOS::Copying to export directory.
TRACE::2022-07-14.16:55:07::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-14.16:55:07::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-14.16:55:07::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-14.16:55:07::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-14.16:55:07::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-14.16:55:07::SCWPlatform::Started preparing the platform 
TRACE::2022-07-14.16:55:07::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-14.16:55:07::SCWSystem::dir created 
TRACE::2022-07-14.16:55:07::SCWSystem::Writing the bif 
TRACE::2022-07-14.16:55:07::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-14.16:55:07::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-14.16:55:07::SCWPlatform::Completed generating the platform
TRACE::2022-07-14.16:55:07::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:55:07::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:55:07::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:55:07::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:55:07::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:55:07::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:55:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:07::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:55:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:55:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:07::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:55:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:07::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_5_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_5_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-14.16:55:07::SCWPlatform::updated the xpfm file.
TRACE::2022-07-14.16:55:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:55:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:55:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:55:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:55:07::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:55:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:55:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:55:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:55:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:11::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:11::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:11::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.16:58:11::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:21::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-14.16:58:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:58:21::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:58:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:58:21::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:58:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:21::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:21::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:58:21::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.16:58:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:21::SCWPlatform::update - Opened existing hwdb design_1_wrapper_39
TRACE::2022-07-14.16:58:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:21::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-14.16:58:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:58:21::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:58:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_37
TRACE::2022-07-14.16:58:21::SCWPlatform::Opened existing hwdb design_1_wrapper_37
TRACE::2022-07-14.16:58:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:21::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:21::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:58:21::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-14.16:58:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:21::SCWPlatform::update - Opened existing hwdb design_1_wrapper_39
TRACE::2022-07-14.16:58:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:21::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:58:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:58:21::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:58:21::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-14.16:58:21::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:21::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:58:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:58:21::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:58:21::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-14.16:58:21::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.16:58:30::SCWPlatform::Opened new HwDB with name design_1_wrapper_40
TRACE::2022-07-14.16:58:30::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.16:58:30::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:30::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:58:30::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.16:58:30::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:30::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:58:30::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:30::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:30::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:30::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:30::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2022-07-14.16:58:30::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2022-07-14.16:58:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:30::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:30::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:58:30::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:30::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:30::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:30::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:30::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:30::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_40
TRACE::2022-07-14.16:58:30::SCWPlatform::Opened existing hwdb design_1_wrapper_40
TRACE::2022-07-14.16:58:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:30::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:30::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:58:30::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:30::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_5_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_5_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-14.16:58:31::SCWPlatform::Clearing the existing platform
TRACE::2022-07-14.16:58:31::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-14.16:58:31::SCWBDomain::clearing the fsbl build
TRACE::2022-07-14.16:58:31::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:31::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:31::SCWSystem::Clearing the domains completed.
TRACE::2022-07-14.16:58:31::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-14.16:58:31::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:31::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:31::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:31::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:31::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-14.16:58:41::SCWPlatform::Opened new HwDB with name design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWReader::Active system found as  testdebugger
TRACE::2022-07-14.16:58:41::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-14.16:58:41::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.16:58:41::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.16:58:41::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:41::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-14.16:58:41::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-14.16:58:41::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.16:58:41::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:58:41::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:58:41::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:58:41::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:58:41::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:58:41::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:58:41::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:58:41::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:58:41::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:58:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.16:58:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:58:41::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWReader::No isolation master present  
TRACE::2022-07-14.16:58:41::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-14.16:58:41::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-14.16:58:41::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:58:41::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-14.16:58:41::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-14.16:58:41::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:58:41::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:58:41::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:58:41::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:58:41::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:58:41::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:58:41::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:58:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-14.16:58:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:58:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:58:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:58:41::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:58:41::SCWReader::No isolation master present  
LOG::2022-07-14.16:59:39::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-14.16:59:39::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-14.16:59:39::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-14.16:59:39::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-14.16:59:39::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-14.16:59:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-14.16:59:39::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-14.16:59:39::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-14.16:59:39::SCWSystem::Not a boot domain 
LOG::2022-07-14.16:59:39::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-14.16:59:39::SCWDomain::Generating domain artifcats
TRACE::2022-07-14.16:59:39::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-14.16:59:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-14.16:59:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-14.16:59:39::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-14.16:59:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:59:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:59:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:59:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:59:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:59:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:59:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:59:39::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:59:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:59:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:59:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:59:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:59:39::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-14.16:59:39::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:59:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-14.16:59:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-14.16:59:39::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-14.16:59:39::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-14.16:59:39::SCWMssOS::Copying to export directory.
TRACE::2022-07-14.16:59:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-14.16:59:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-14.16:59:39::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-14.16:59:39::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-14.16:59:39::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-14.16:59:39::SCWPlatform::Started preparing the platform 
TRACE::2022-07-14.16:59:39::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-14.16:59:39::SCWSystem::dir created 
TRACE::2022-07-14.16:59:39::SCWSystem::Writing the bif 
TRACE::2022-07-14.16:59:39::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-14.16:59:39::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-14.16:59:39::SCWPlatform::Completed generating the platform
TRACE::2022-07-14.16:59:39::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:59:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:59:39::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:59:39::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:59:39::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:59:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-14.16:59:39::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-14.16:59:39::SCWMssOS::Commit changes completed.
TRACE::2022-07-14.16:59:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:59:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:59:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:59:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:59:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:59:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:59:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:59:39::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:59:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:59:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:59:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:59:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-14.16:59:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:59:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:59:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:59:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:59:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:59:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:59:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:59:39::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:59:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:59:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:59:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:59:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:59:39::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_5_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_5_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-14.16:59:39::SCWPlatform::updated the xpfm file.
TRACE::2022-07-14.16:59:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:59:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:59:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:59:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-14.16:59:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-14.16:59:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-14.16:59:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-14.16:59:39::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-14.16:59:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-14.16:59:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-14.16:59:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-14.16:59:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:47:55::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.10:47:55::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.10:47:55::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.10:47:55::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.10:47:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:05::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.10:48:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-15.10:48:05::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-15.10:48:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-15.10:48:05::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-15.10:48:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:05::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:05::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:48:05::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.10:48:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:05::SCWPlatform::update - Opened existing hwdb design_1_wrapper_42
TRACE::2022-07-15.10:48:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:05::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.10:48:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-15.10:48:05::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-15.10:48:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_5_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_41
TRACE::2022-07-15.10:48:05::SCWPlatform::Opened existing hwdb design_1_wrapper_41
TRACE::2022-07-15.10:48:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:05::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:05::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:48:05::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.10:48:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:05::SCWPlatform::update - Opened existing hwdb design_1_wrapper_42
TRACE::2022-07-15.10:48:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:05::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.10:48:05::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.10:48:05::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.10:48:05::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.10:48:05::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:05::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.10:48:05::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.10:48:05::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.10:48:05::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.10:48:05::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.10:48:14::SCWPlatform::Opened new HwDB with name design_1_wrapper_43
TRACE::2022-07-15.10:48:14::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.10:48:14::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:14::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.10:48:14::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.10:48:14::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:14::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.10:48:14::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:14::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:14::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:14::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:14::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_43
TRACE::2022-07-15.10:48:14::SCWPlatform::Opened existing hwdb design_1_wrapper_43
TRACE::2022-07-15.10:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:14::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:14::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:48:14::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:14::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:14::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:14::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:14::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:14::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_43
TRACE::2022-07-15.10:48:14::SCWPlatform::Opened existing hwdb design_1_wrapper_43
TRACE::2022-07-15.10:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:14::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:14::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:48:14::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:14::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_6_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_6_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-15.10:48:15::SCWPlatform::Clearing the existing platform
TRACE::2022-07-15.10:48:15::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-15.10:48:15::SCWBDomain::clearing the fsbl build
TRACE::2022-07-15.10:48:15::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:15::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:15::SCWSystem::Clearing the domains completed.
TRACE::2022-07-15.10:48:15::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-15.10:48:15::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:15::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:15::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:15::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:15::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:15::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:15::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:15::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:15::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:15::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.10:48:24::SCWPlatform::Opened new HwDB with name design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWReader::Active system found as  testdebugger
TRACE::2022-07-15.10:48:24::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-15.10:48:24::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.10:48:24::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.10:48:24::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:24::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:24::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:24::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:24::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:24::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:24::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-15.10:48:24::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.10:48:24::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.10:48:24::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:24::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:24::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:48:24::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:24::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:24::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:48:24::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:24::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:24::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:48:24::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:24::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:24::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:48:24::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:24::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:24::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:48:24::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:24::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:24::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:48:24::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.10:48:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.10:48:24::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.10:48:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.10:48:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:24::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:24::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:48:24::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWReader::No isolation master present  
TRACE::2022-07-15.10:48:24::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.10:48:24::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.10:48:24::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:24::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:24::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:24::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:24::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:48:24::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.10:48:24::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.10:48:24::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:24::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:24::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:48:24::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:24::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:24::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:48:24::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:24::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:24::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:48:24::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:24::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:24::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:48:24::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.10:48:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.10:48:24::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.10:48:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.10:48:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:48:24::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:48:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:48:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:48:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:48:24::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:48:24::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:48:24::SCWReader::No isolation master present  
LOG::2022-07-15.10:49:07::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-15.10:49:07::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-15.10:49:07::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-15.10:49:07::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-15.10:49:07::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-15.10:49:07::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-15.10:49:07::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-15.10:49:07::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-15.10:49:07::SCWSystem::Not a boot domain 
LOG::2022-07-15.10:49:07::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-15.10:49:07::SCWDomain::Generating domain artifcats
TRACE::2022-07-15.10:49:07::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-15.10:49:07::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-15.10:49:07::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-15.10:49:07::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-15.10:49:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:49:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:49:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:49:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:49:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:49:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:49:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:49:07::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:49:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:49:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:49:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:49:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:49:07::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-15.10:49:07::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:49:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-15.10:49:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-15.10:49:07::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-15.10:49:07::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-15.10:49:07::SCWMssOS::Copying to export directory.
TRACE::2022-07-15.10:49:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-15.10:49:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-15.10:49:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-15.10:49:10::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-15.10:49:10::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-15.10:49:10::SCWPlatform::Started preparing the platform 
TRACE::2022-07-15.10:49:10::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-15.10:49:10::SCWSystem::dir created 
TRACE::2022-07-15.10:49:10::SCWSystem::Writing the bif 
TRACE::2022-07-15.10:49:10::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-15.10:49:10::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-15.10:49:10::SCWPlatform::Completed generating the platform
TRACE::2022-07-15.10:49:10::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:49:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.10:49:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.10:49:10::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.10:49:10::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:49:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.10:49:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.10:49:10::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.10:49:10::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:49:10::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:49:10::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:49:10::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:49:10::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:49:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:49:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:49:10::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:49:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:49:10::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:49:10::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:49:10::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:49:10::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:49:10::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:49:10::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:49:10::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:49:10::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:49:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:49:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:49:10::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:49:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:49:10::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:49:10::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:49:10::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:49:10::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_6_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_6_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-15.10:49:10::SCWPlatform::updated the xpfm file.
TRACE::2022-07-15.10:49:10::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:49:10::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:49:10::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:49:10::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:49:10::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:49:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:49:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:49:10::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:49:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:49:10::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:49:10::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:49:10::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:51:57::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.10:51:57::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.10:51:57::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.10:51:57::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.10:51:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:06::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.10:52:06::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:06::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:52:06::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:52:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:06::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:06::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:52:06::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:52:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:06::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:06::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:52:06::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:06::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.10:52:06::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:06::SCWPlatform::update - Opened existing hwdb design_1_wrapper_46
TRACE::2022-07-15.10:52:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:06::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.10:52:06::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:06::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:52:06::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:52:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:06::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:06::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_44
TRACE::2022-07-15.10:52:06::SCWPlatform::Opened existing hwdb design_1_wrapper_44
TRACE::2022-07-15.10:52:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:06::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:06::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:52:06::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:06::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.10:52:06::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:06::SCWPlatform::update - Opened existing hwdb design_1_wrapper_46
TRACE::2022-07-15.10:52:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:06::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.10:52:06::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.10:52:06::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.10:52:06::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.10:52:06::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:06::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.10:52:06::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.10:52:06::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.10:52:06::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.10:52:06::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:06::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:06::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.10:52:16::SCWPlatform::Opened new HwDB with name design_1_wrapper_47
TRACE::2022-07-15.10:52:16::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.10:52:16::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:16::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.10:52:16::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.10:52:16::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:16::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.10:52:16::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:16::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:16::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:16::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:16::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_47
TRACE::2022-07-15.10:52:16::SCWPlatform::Opened existing hwdb design_1_wrapper_47
TRACE::2022-07-15.10:52:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:16::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:16::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:52:16::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:16::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:16::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:16::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:16::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:16::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_47
TRACE::2022-07-15.10:52:16::SCWPlatform::Opened existing hwdb design_1_wrapper_47
TRACE::2022-07-15.10:52:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:16::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:16::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:52:16::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:16::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_6_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_6_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-15.10:52:17::SCWPlatform::Clearing the existing platform
TRACE::2022-07-15.10:52:17::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-15.10:52:17::SCWBDomain::clearing the fsbl build
TRACE::2022-07-15.10:52:17::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:17::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:17::SCWSystem::Clearing the domains completed.
TRACE::2022-07-15.10:52:17::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-15.10:52:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:17::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:17::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.10:52:26::SCWPlatform::Opened new HwDB with name design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWReader::Active system found as  testdebugger
TRACE::2022-07-15.10:52:26::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-15.10:52:26::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.10:52:26::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.10:52:26::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:26::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-15.10:52:26::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.10:52:26::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.10:52:26::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:52:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:52:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:52:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:52:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:52:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:52:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.10:52:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.10:52:26::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.10:52:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.10:52:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:52:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWReader::No isolation master present  
TRACE::2022-07-15.10:52:26::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.10:52:26::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.10:52:26::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:52:26::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.10:52:26::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.10:52:26::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:52:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:52:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:52:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:52:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.10:52:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.10:52:26::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.10:52:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.10:52:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:52:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:26::SCWReader::No isolation master present  
LOG::2022-07-15.10:52:34::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-15.10:52:34::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-15.10:52:34::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-15.10:52:34::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-15.10:52:34::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-15.10:52:34::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-15.10:52:34::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-15.10:52:34::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-15.10:52:34::SCWSystem::Not a boot domain 
LOG::2022-07-15.10:52:34::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-15.10:52:34::SCWDomain::Generating domain artifcats
TRACE::2022-07-15.10:52:34::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-15.10:52:34::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-15.10:52:34::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-15.10:52:34::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-15.10:52:34::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:34::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:34::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:34::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:34::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:34::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:34::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:34::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:52:34::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:34::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-15.10:52:34::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-15.10:52:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-15.10:52:34::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-15.10:52:34::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-15.10:52:34::SCWMssOS::Copying to export directory.
TRACE::2022-07-15.10:52:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-15.10:52:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-15.10:52:34::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-15.10:52:34::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-15.10:52:34::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-15.10:52:34::SCWPlatform::Started preparing the platform 
TRACE::2022-07-15.10:52:34::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-15.10:52:34::SCWSystem::dir created 
TRACE::2022-07-15.10:52:34::SCWSystem::Writing the bif 
TRACE::2022-07-15.10:52:34::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-15.10:52:34::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-15.10:52:34::SCWPlatform::Completed generating the platform
TRACE::2022-07-15.10:52:34::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.10:52:34::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.10:52:34::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.10:52:34::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.10:52:34::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.10:52:34::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.10:52:34::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:34::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:34::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:34::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:34::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:34::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:34::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:34::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:52:34::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.10:52:34::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:34::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:34::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:34::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:34::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:34::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:34::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:34::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:52:34::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:34::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_6_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_6_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-15.10:52:34::SCWPlatform::updated the xpfm file.
TRACE::2022-07-15.10:52:34::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:34::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:34::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:34::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.10:52:34::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.10:52:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.10:52:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.10:52:34::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.10:52:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.10:52:34::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.10:52:34::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.10:52:34::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:15:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:15:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:15:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.11:15:32::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.11:15:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:15:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:15:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:15:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:15:33::SCWMssOS::In reload Mss file.
TRACE::2022-07-15.11:15:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:15:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:15:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.11:15:33::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.11:15:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:15:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:15:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:15:33::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:15:33::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:15:33::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:15:33::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.11:15:33::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.11:15:33::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:15:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:15:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:15:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.11:15:33::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.11:15:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:15:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:15:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:15:33::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:15:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:15:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:15:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.11:15:33::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.11:15:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:15:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:15:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:15:33::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:15:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:15:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:15:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.11:15:33::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.11:15:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:15:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:15:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:15:33::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:15:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:15:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:15:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.11:15:33::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.11:15:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:15:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:15:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:15:33::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:15:33::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:15:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:15:33::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:15:33::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:15:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:15:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:15:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:15:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.11:15:33::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.11:15:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:15:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:15:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:15:33::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:15:33::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:25:51::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:25:51::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:25:51::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.11:25:51::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:25:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:00::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.11:26:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.11:26:00::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.11:26:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.11:26:00::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.11:26:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:26:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.11:26:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:00::SCWPlatform::update - Opened existing hwdb design_1_wrapper_49
TRACE::2022-07-15.11:26:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:00::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.11:26:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.11:26:00::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.11:26:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_48
TRACE::2022-07-15.11:26:00::SCWPlatform::Opened existing hwdb design_1_wrapper_48
TRACE::2022-07-15.11:26:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:26:00::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:00::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:00::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:00::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.11:26:00::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.11:26:00::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.11:26:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:00::SCWPlatform::update - Opened existing hwdb design_1_wrapper_49
TRACE::2022-07-15.11:26:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:00::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:26:00::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:26:00::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:26:00::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.11:26:00::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:00::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:26:00::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:26:00::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:26:00::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.11:26:00::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.11:26:09::SCWPlatform::Opened new HwDB with name design_1_wrapper_50
TRACE::2022-07-15.11:26:09::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:09::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.11:26:09::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:09::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:26:09::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:09::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.11:26:09::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:09::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:26:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_50
TRACE::2022-07-15.11:26:09::SCWPlatform::Opened existing hwdb design_1_wrapper_50
TRACE::2022-07-15.11:26:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:09::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:09::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:26:09::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_50
TRACE::2022-07-15.11:26:09::SCWPlatform::Opened existing hwdb design_1_wrapper_50
TRACE::2022-07-15.11:26:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:09::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:09::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:26:09::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:09::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-15.11:26:11::SCWPlatform::Clearing the existing platform
TRACE::2022-07-15.11:26:11::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-15.11:26:11::SCWBDomain::clearing the fsbl build
TRACE::2022-07-15.11:26:11::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:11::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:11::SCWSystem::Clearing the domains completed.
TRACE::2022-07-15.11:26:11::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-15.11:26:11::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:11::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:11::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:11::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:11::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:11::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:11::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:11::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:11::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:11::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.11:26:20::SCWPlatform::Opened new HwDB with name design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWReader::Active system found as  testdebugger
TRACE::2022-07-15.11:26:20::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-15.11:26:20::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.11:26:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.11:26:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:20::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-15.11:26:20::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.11:26:20::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.11:26:20::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:26:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:26:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:26:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:26:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:26:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:26:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:26:20::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:26:20::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:26:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.11:26:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:26:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWReader::No isolation master present  
TRACE::2022-07-15.11:26:20::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.11:26:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.11:26:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:26:20::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.11:26:20::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.11:26:20::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:26:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:26:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:26:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:26:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:26:20::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:26:20::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:26:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.11:26:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:26:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:26:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:26:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:26:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:26:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:26:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:26:20::SCWReader::No isolation master present  
TRACE::2022-07-15.11:27:13::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:13::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:13::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.11:27:13::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:23::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.11:27:23::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:23::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:27:23::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:27:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:23::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:23::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:27:23::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:27:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:23::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:27:23::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:23::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.11:27:23::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:23::SCWPlatform::update - Opened existing hwdb design_1_wrapper_52
TRACE::2022-07-15.11:27:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:23::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.11:27:23::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:23::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:27:23::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:27:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:23::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:23::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_51
TRACE::2022-07-15.11:27:23::SCWPlatform::Opened existing hwdb design_1_wrapper_51
TRACE::2022-07-15.11:27:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:23::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:27:23::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:23::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.11:27:23::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:23::SCWPlatform::update - Opened existing hwdb design_1_wrapper_52
TRACE::2022-07-15.11:27:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:23::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:27:23::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:27:23::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:27:23::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.11:27:23::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:23::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:27:23::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:27:23::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:27:23::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.11:27:23::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:23::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:23::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.11:27:32::SCWPlatform::Opened new HwDB with name design_1_wrapper_53
TRACE::2022-07-15.11:27:32::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:32::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.11:27:32::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:32::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:27:32::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:32::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.11:27:32::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:32::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:27:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_53
TRACE::2022-07-15.11:27:32::SCWPlatform::Opened existing hwdb design_1_wrapper_53
TRACE::2022-07-15.11:27:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:27:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_53
TRACE::2022-07-15.11:27:32::SCWPlatform::Opened existing hwdb design_1_wrapper_53
TRACE::2022-07-15.11:27:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:27:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:32::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-15.11:27:33::SCWPlatform::Clearing the existing platform
TRACE::2022-07-15.11:27:33::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-15.11:27:33::SCWBDomain::clearing the fsbl build
TRACE::2022-07-15.11:27:33::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:33::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:33::SCWSystem::Clearing the domains completed.
TRACE::2022-07-15.11:27:33::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-15.11:27:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:33::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:33::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.11:27:43::SCWPlatform::Opened new HwDB with name design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWReader::Active system found as  testdebugger
TRACE::2022-07-15.11:27:43::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-15.11:27:43::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.11:27:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.11:27:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:43::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-15.11:27:43::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.11:27:43::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.11:27:43::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:27:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:27:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:27:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:27:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:27:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:27:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:27:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:27:43::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:27:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.11:27:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:27:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWReader::No isolation master present  
TRACE::2022-07-15.11:27:43::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.11:27:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.11:27:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:27:43::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.11:27:43::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.11:27:43::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:27:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:27:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:27:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:27:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:27:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:27:43::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:27:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.11:27:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:27:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:43::SCWReader::No isolation master present  
LOG::2022-07-15.11:27:44::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-15.11:27:44::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-15.11:27:44::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-15.11:27:44::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-15.11:27:44::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-15.11:27:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-15.11:27:44::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-15.11:27:44::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-15.11:27:44::SCWSystem::Not a boot domain 
LOG::2022-07-15.11:27:44::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-15.11:27:44::SCWDomain::Generating domain artifcats
TRACE::2022-07-15.11:27:44::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-15.11:27:44::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-15.11:27:44::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-15.11:27:44::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-15.11:27:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:44::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:44::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:44::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:27:44::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:44::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-15.11:27:44::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-15.11:27:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-15.11:27:44::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-15.11:27:44::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-15.11:27:44::SCWMssOS::Copying to export directory.
TRACE::2022-07-15.11:27:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-15.11:27:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-15.11:27:44::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-15.11:27:44::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-15.11:27:44::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-15.11:27:44::SCWPlatform::Started preparing the platform 
TRACE::2022-07-15.11:27:44::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-15.11:27:44::SCWSystem::dir created 
TRACE::2022-07-15.11:27:44::SCWSystem::Writing the bif 
TRACE::2022-07-15.11:27:44::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-15.11:27:44::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-15.11:27:44::SCWPlatform::Completed generating the platform
TRACE::2022-07-15.11:27:44::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:27:44::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:27:44::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:27:44::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:27:44::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:27:44::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:27:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:44::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:44::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:44::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:27:44::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:27:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:44::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:44::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:44::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:27:44::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:44::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-15.11:27:44::SCWPlatform::updated the xpfm file.
TRACE::2022-07-15.11:27:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:27:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:27:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:27:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_54
TRACE::2022-07-15.11:27:44::SCWPlatform::Opened existing hwdb design_1_wrapper_54
TRACE::2022-07-15.11:27:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:27:44::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:27:44::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:27:44::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.11:32:29::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWReader::Active system found as  testdebugger
TRACE::2022-07-15.11:32:29::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-15.11:32:29::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.11:32:29::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.11:32:29::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:29::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:29::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-15.11:32:29::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.11:32:29::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.11:32:29::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:29::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:32:29::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:29::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:32:29::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:29::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:32:29::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:29::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:32:29::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:29::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:32:29::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:29::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:32:29::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:32:29::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:32:29::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:32:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.11:32:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:29::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:32:29::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWReader::No isolation master present  
TRACE::2022-07-15.11:32:29::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.11:32:29::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.11:32:29::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:29::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:32:29::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.11:32:29::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.11:32:29::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:29::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:32:29::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:29::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:32:29::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:29::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:32:29::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:29::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:32:29::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:32:29::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:32:29::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:32:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.11:32:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:29::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:32:29::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWReader::No isolation master present  
LOG::2022-07-15.11:32:29::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-15.11:32:29::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-15.11:32:29::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-15.11:32:29::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-15.11:32:29::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-15.11:32:29::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-15.11:32:29::SCWDomain::Building the domain :  zynq_fsbl
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:29::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:32:29::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:29::SCWBDomain::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-15.11:32:29::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-15.11:32:29::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-15.11:32:29::SCWBDomain::System Command Ran  D:&  cd  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-07-15.11:32:29::SCWBDomain::make: Entering directory 'D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-07-15.11:32:29::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-07-15.11:32:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-15.11:32:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-15.11:32:29::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-15.11:32:29::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-15.11:32:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-15.11:32:30::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-15.11:32:30::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-15.11:32:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-15.11:32:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-15.11:32:30::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-15.11:32:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-15.11:32:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-15.11:32:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-15.11:32:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-15.11:32:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-15.11:32:30::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-15.11:32:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-15.11:32:30::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-15.11:32:30::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-15.11:32:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-15.11:32:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-15.11:32:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-15.11:32:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-15.11:32:30::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-15.11:32:30::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-15.11:32:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-15.11:32:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-15.11:32:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-15.11:32:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-15.11:32:31::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-15.11:32:31::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-15.11:32:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-15.11:32:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-15.11:32:31::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-15.11:32:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-15.11:32:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-15.11:32:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-15.11:32:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-15.11:32:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-15.11:32:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-15.11:32:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-15.11:32:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-15.11:32:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-15.11:32:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-15.11:32:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-15.11:32:32::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:32::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-07-15.11:32:32::SCWBDomain::make -j 34 --no-print-directory par_libs

TRACE::2022-07-15.11:32:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-15.11:32:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-15.11:32:32::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-15.11:32:32::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-15.11:32:33::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-15.11:32:33::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-15.11:32:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-15.11:32:33::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-15.11:32:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-15.11:32:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-15.11:32:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-15.11:32:33::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-15.11:32:33::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-15.11:32:33::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-15.11:32:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-15.11:32:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-15.11:32:33::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-15.11:32:33::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-15.11:32:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-15.11:32:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-15.11:32:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-15.11:32:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-15.11:32:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-15.11:32:33::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-15.11:32:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-15.11:32:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-15.11:32:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-15.11:32:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-15.11:32:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-15.11:32:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-15.11:32:33::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-15.11:32:33::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-15.11:32:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-15.11:32:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-15.11:32:33::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-15.11:32:33::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-15.11:32:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-15.11:32:33::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-15.11:32:33::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-15.11:32:33::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-07-15.11:32:33::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-07-15.11:32:33::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-15.11:32:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-15.11:32:33::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-15.11:32:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-15.11:32:33::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-15.11:32:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-15.11:32:33::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-15.11:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-15.11:32:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-15.11:32:33::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-15.11:32:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-15.11:32:34::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-15.11:32:34::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-15.11:32:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-15.11:32:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-15.11:32:34::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-15.11:32:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-15.11:32:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-15.11:32:34::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:34::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-07-15.11:32:34::SCWBDomain::make --no-print-directory archive

TRACE::2022-07-15.11:32:34::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2022-07-15.11:32:34::SCWBDomain::xa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/l
TRACE::2022-07-15.11:32:34::SCWBDomain::ib/xscutimer.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/boot.o
TRACE::2022-07-15.11:32:34::SCWBDomain:: ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g.
TRACE::2022-07-15.11:32:34::SCWBDomain::o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o ps
TRACE::2022-07-15.11:32:34::SCWBDomain::7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/
TRACE::2022-07-15.11:32:34::SCWBDomain::lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_
TRACE::2022-07-15.11:32:34::SCWBDomain::0/lib/_exit.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib
TRACE::2022-07-15.11:32:34::SCWBDomain::/translation_table.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/cpu_
TRACE::2022-07-15.11:32:34::SCWBDomain::init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/usleep.
TRACE::2022-07-15.11:32:34::SCWBDomain::o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps
TRACE::2022-07-15.11:32:34::SCWBDomain::.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_s
TRACE::2022-07-15.11:32:34::SCWBDomain::leeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selfte
TRACE::2022-07-15.11:32:34::SCWBDomain::st.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib
TRACE::2022-07-15.11:32:34::SCWBDomain::/read.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm
TRACE::2022-07-15.11:32:34::SCWBDomain::_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscuw
TRACE::2022-07-15.11:32:34::SCWBDomain::dt_sinit.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevc
TRACE::2022-07-15.11:32:34::SCWBDomain::fg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/sb
TRACE::2022-07-15.11:32:34::SCWBDomain::rk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cort
TRACE::2022-07-15.11:32:34::SCWBDomain::exa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/li
TRACE::2022-07-15.11:32:34::SCWBDomain::b/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/li
TRACE::2022-07-15.11:32:34::SCWBDomain::b/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cor
TRACE::2022-07-15.11:32:34::SCWBDomain::texa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps
TRACE::2022-07-15.11:32:34::SCWBDomain::7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-07-15.11:32:34::SCWBDomain::'Finished building libraries'

TRACE::2022-07-15.11:32:34::SCWBDomain::make: Leaving directory 'D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-07-15.11:32:35::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-07-15.11:32:35::SCWBDomain::exa9_0/include -I.

TRACE::2022-07-15.11:32:35::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-15.11:32:35::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-15.11:32:35::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-07-15.11:32:35::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-15.11:32:36::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-07-15.11:32:36::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-15.11:32:36::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-15.11:32:36::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-15.11:32:36::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-15.11:32:36::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-15.11:32:37::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-15.11:32:37::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-15.11:32:37::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-07-15.11:32:37::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-15.11:32:37::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-15.11:32:37::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-15.11:32:38::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-07-15.11:32:38::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-07-15.11:32:38::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-07-15.11:32:38::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                              -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_co
TRACE::2022-07-15.11:32:38::SCWBDomain::rtexa9_0/lib -L./ -Tlscript.ld

LOG::2022-07-15.11:32:38::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-15.11:32:38::SCWSystem::Not a boot domain 
LOG::2022-07-15.11:32:38::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-15.11:32:38::SCWDomain::Generating domain artifcats
TRACE::2022-07-15.11:32:38::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-15.11:32:38::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-15.11:32:38::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-15.11:32:38::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-15.11:32:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:32:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:38::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-15.11:32:38::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-15.11:32:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-15.11:32:38::SCWDomain::Building the domain :  standalone_domain
TRACE::2022-07-15.11:32:38::SCWMssOS::doing bsp build ... 
TRACE::2022-07-15.11:32:38::SCWMssOS::System Command Ran  D: & cd  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2022-07-15.11:32:38::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-07-15.11:32:38::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-07-15.11:32:38::SCWMssOS::make -j 34 --no-print-directory par_libs

TRACE::2022-07-15.11:32:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-15.11:32:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-15.11:32:38::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-15.11:32:38::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-15.11:32:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-15.11:32:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-15.11:32:38::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-15.11:32:38::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-15.11:32:38::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-15.11:32:38::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-15.11:32:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-15.11:32:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-15.11:32:38::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-15.11:32:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-15.11:32:38::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-15.11:32:38::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-15.11:32:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-15.11:32:38::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-15.11:32:38::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-15.11:32:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-15.11:32:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-15.11:32:38::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-15.11:32:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-15.11:32:39::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-15.11:32:39::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-15.11:32:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-15.11:32:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-15.11:32:39::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-15.11:32:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-15.11:32:39::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-15.11:32:39::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-15.11:32:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-15.11:32:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-15.11:32:39::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-15.11:32:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-15.11:32:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-15.11:32:39::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-15.11:32:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-15.11:32:39::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-15.11:32:39::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-15.11:32:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-15.11:32:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-15.11:32:39::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-15.11:32:39::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-15.11:32:39::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-15.11:32:39::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-15.11:32:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-15.11:32:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-15.11:32:39::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-15.11:32:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-15.11:32:39::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-15.11:32:39::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-15.11:32:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-15.11:32:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-07-15.11:32:39::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-07-15.11:32:39::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-15.11:32:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-15.11:32:39::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-15.11:32:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-15.11:32:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-15.11:32:39::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-15.11:32:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-15.11:32:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-15.11:32:39::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-15.11:32:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-15.11:32:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-15.11:32:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-15.11:32:39::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-15.11:32:39::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-15.11:32:39::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-15.11:32:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-15.11:32:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-15.11:32:39::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-15.11:32:40::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-07-15.11:32:40::SCWMssOS::make --no-print-directory archive

TRACE::2022-07-15.11:32:40::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2022-07-15.11:32:40::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/li
TRACE::2022-07-15.11:32:40::SCWMssOS::b/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps
TRACE::2022-07-15.11:32:40::SCWMssOS::_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil
TRACE::2022-07-15.11:32:40::SCWMssOS::_cache.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xil_
TRACE::2022-07-15.11:32:40::SCWMssOS::misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps
TRACE::2022-07-15.11:32:40::SCWMssOS::7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9
TRACE::2022-07-15.11:32:40::SCWMssOS::_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/_open.o ps7_cortex
TRACE::2022-07-15.11:32:40::SCWMssOS::a9_0/lib/write.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugi
TRACE::2022-07-15.11:32:40::SCWMssOS::c_g.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xuartps_sin
TRACE::2022-07-15.11:32:40::SCWMssOS::it.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps
TRACE::2022-07-15.11:32:40::SCWMssOS::.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_s
TRACE::2022-07-15.11:32:40::SCWMssOS::leeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selfte
TRACE::2022-07-15.11:32:40::SCWMssOS::st.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib
TRACE::2022-07-15.11:32:40::SCWMssOS::/read.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm
TRACE::2022-07-15.11:32:40::SCWMssOS::_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscuw
TRACE::2022-07-15.11:32:40::SCWMssOS::dt_sinit.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevc
TRACE::2022-07-15.11:32:40::SCWMssOS::fg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/sb
TRACE::2022-07-15.11:32:40::SCWMssOS::rk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cort
TRACE::2022-07-15.11:32:40::SCWMssOS::exa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/li
TRACE::2022-07-15.11:32:40::SCWMssOS::b/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/li
TRACE::2022-07-15.11:32:40::SCWMssOS::b/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cor
TRACE::2022-07-15.11:32:40::SCWMssOS::texa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps
TRACE::2022-07-15.11:32:40::SCWMssOS::7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-07-15.11:32:40::SCWMssOS::'Finished building libraries'

TRACE::2022-07-15.11:32:40::SCWMssOS::Copying to export directory.
TRACE::2022-07-15.11:32:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-15.11:32:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-15.11:32:40::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-15.11:32:40::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-15.11:32:40::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-15.11:32:40::SCWPlatform::Started preparing the platform 
TRACE::2022-07-15.11:32:40::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-15.11:32:40::SCWSystem::dir created 
TRACE::2022-07-15.11:32:40::SCWSystem::Writing the bif 
TRACE::2022-07-15.11:32:40::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-15.11:32:40::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-15.11:32:40::SCWPlatform::Completed generating the platform
TRACE::2022-07-15.11:32:40::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:32:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:32:40::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:32:40::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:32:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:32:40::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:32:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:32:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:32:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:32:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:40::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-15.11:32:40::SCWPlatform::updated the xpfm file.
TRACE::2022-07-15.11:32:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:32:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:32:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:32:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2022-07-15.11:32:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2022-07-15.11:32:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:32:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:32:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:32:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:36:39::SCWPlatform::Clearing the existing platform
TRACE::2022-07-15.11:36:39::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-15.11:36:39::SCWBDomain::clearing the fsbl build
TRACE::2022-07-15.11:36:39::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:36:39::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:36:39::SCWSystem::Clearing the domains completed.
TRACE::2022-07-15.11:36:39::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-15.11:36:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:39::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:36:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:36:39::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:36:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:36:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.11:36:48::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWReader::Active system found as  testdebugger
TRACE::2022-07-15.11:36:48::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-15.11:36:48::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.11:36:48::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.11:36:48::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:36:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:36:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:36:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:36:48::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:36:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:36:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-15.11:36:48::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.11:36:48::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.11:36:48::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:36:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:36:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:36:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:36:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:36:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:36:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:36:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:36:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:36:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:36:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:36:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:36:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:36:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:36:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:36:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:36:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:36:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:36:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:36:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:36:48::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:36:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.11:36:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:36:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:36:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:36:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWReader::No isolation master present  
TRACE::2022-07-15.11:36:48::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.11:36:48::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.11:36:48::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:36:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:36:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:36:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:36:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:36:48::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.11:36:48::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.11:36:48::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:36:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:36:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:36:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:36:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:36:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:36:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:36:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:36:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:36:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:36:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:36:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:36:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:36:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:36:48::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:36:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.11:36:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:36:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:36:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:36:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:36:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:36:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:36:48::SCWReader::No isolation master present  
TRACE::2022-07-15.11:36:51::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:51::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:51::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.11:36:51::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:36:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:37:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:37:01::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.11:37:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:37:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:37:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:37:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:37:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:37:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:37:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:37:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:37:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:37:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:37:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:37:01::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:37:01::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:37:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.11:37:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:37:01::SCWPlatform::update - Opened existing hwdb design_1_wrapper_2
TRACE::2022-07-15.11:37:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:37:01::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.11:37:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:37:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:37:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:37:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:37:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:37:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:37:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:37:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.11:37:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.11:37:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:37:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:37:01::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:37:01::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:37:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.11:37:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:37:01::SCWPlatform::update - Opened existing hwdb design_1_wrapper_2
TRACE::2022-07-15.11:37:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:37:01::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:37:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:37:01::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:37:01::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:37:01::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.11:37:01::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:37:01::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:37:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:37:01::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:37:01::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:37:01::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.11:37:01::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:37:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:37:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:37:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.11:37:10::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2022-07-15.11:37:10::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:37:10::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.11:37:10::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:37:10::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:37:10::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:37:10::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.11:37:10::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:37:10::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:37:10::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:10::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:10::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:10::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:37:10::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:37:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-15.11:37:10::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-15.11:37:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:37:10::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:37:10::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:37:10::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:37:10::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:10::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:10::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:10::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:37:10::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:37:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-15.11:37:10::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-15.11:37:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:37:10::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:37:10::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:37:10::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:37:10::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-15.11:37:20::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-15.11:37:20::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-15.11:37:20::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-15.11:37:20::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-15.11:37:20::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-15.11:37:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-15.11:37:20::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-15.11:37:20::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-15.11:37:20::SCWSystem::Not a boot domain 
LOG::2022-07-15.11:37:20::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-15.11:37:20::SCWDomain::Generating domain artifcats
TRACE::2022-07-15.11:37:20::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-15.11:37:20::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-15.11:37:20::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-15.11:37:20::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-15.11:37:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:37:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:37:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-15.11:37:20::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-15.11:37:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:37:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:37:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:37:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:37:20::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-15.11:37:20::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:37:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-15.11:37:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-15.11:37:20::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-15.11:37:20::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-15.11:37:20::SCWMssOS::Copying to export directory.
TRACE::2022-07-15.11:37:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-15.11:37:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-15.11:37:20::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-15.11:37:20::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-15.11:37:20::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-15.11:37:20::SCWPlatform::Started preparing the platform 
TRACE::2022-07-15.11:37:20::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-15.11:37:20::SCWSystem::dir created 
TRACE::2022-07-15.11:37:20::SCWSystem::Writing the bif 
TRACE::2022-07-15.11:37:20::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-15.11:37:20::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-15.11:37:20::SCWPlatform::Completed generating the platform
TRACE::2022-07-15.11:37:20::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:37:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:37:20::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:37:20::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:37:20::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:37:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:37:20::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:37:20::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:37:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:37:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:37:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-15.11:37:20::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-15.11:37:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:37:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:37:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:37:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:37:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:37:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:37:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-15.11:37:20::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-15.11:37:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:37:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:37:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:37:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:37:20::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-15.11:37:20::SCWPlatform::updated the xpfm file.
TRACE::2022-07-15.11:37:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:37:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:37:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:37:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-15.11:37:20::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-15.11:37:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:37:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:37:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:37:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:38:49::SCWPlatform::Clearing the existing platform
TRACE::2022-07-15.11:38:49::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-15.11:38:49::SCWBDomain::clearing the fsbl build
TRACE::2022-07-15.11:38:49::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:38:49::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:38:49::SCWSystem::Clearing the domains completed.
TRACE::2022-07-15.11:38:49::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-15.11:38:49::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:49::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:49::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:38:49::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:38:49::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:49::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:49::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:49::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:49::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:38:49::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:38:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.11:38:58::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWReader::Active system found as  testdebugger
TRACE::2022-07-15.11:38:58::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-15.11:38:58::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.11:38:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.11:38:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:38:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:38:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:38:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:38:58::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:38:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:38:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-15.11:38:58::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.11:38:58::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.11:38:58::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:38:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:38:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:38:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:38:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:38:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:38:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:38:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:38:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:38:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:38:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:38:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:38:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:38:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:38:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:38:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:38:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:38:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:38:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:38:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:38:58::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:38:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.11:38:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:38:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:38:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:38:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWReader::No isolation master present  
TRACE::2022-07-15.11:38:58::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.11:38:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.11:38:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:38:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:38:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:38:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:38:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:38:58::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.11:38:58::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.11:38:58::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:38:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:38:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:38:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:38:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:38:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:38:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:38:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:38:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:38:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:38:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:38:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:38:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:38:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:38:58::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:38:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.11:38:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:38:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:38:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:38:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:38:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:38:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:38:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:38:58::SCWReader::No isolation master present  
TRACE::2022-07-15.11:39:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:02::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.11:39:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:39:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:39:11::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.11:39:11::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:39:11::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:39:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:39:11::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:39:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:39:11::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:39:11::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:39:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:39:11::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:39:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:39:11::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:39:11::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:39:11::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:39:11::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.11:39:11::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:39:11::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.11:39:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:39:11::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.11:39:11::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:39:11::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:39:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:39:11::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:39:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:39:11::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:39:11::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:39:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2022-07-15.11:39:11::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2022-07-15.11:39:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:39:11::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:39:11::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:39:11::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:39:11::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.11:39:11::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:39:11::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.11:39:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:39:11::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:39:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:39:11::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:39:11::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:39:11::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.11:39:11::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:39:11::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:39:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:39:11::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:39:11::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:39:11::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.11:39:11::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:39:12::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:12::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:12::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:12::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:39:12::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:39:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.11:39:21::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2022-07-15.11:39:21::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:39:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.11:39:21::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:39:21::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:39:21::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:39:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.11:39:21::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:39:21::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:39:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:39:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:39:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-15.11:39:21::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-15.11:39:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:39:21::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:39:21::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:39:21::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:39:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:39:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:39:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-15.11:39:21::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-15.11:39:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:39:21::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:39:21::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:39:21::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:39:21::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-15.11:39:29::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-15.11:39:29::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-15.11:39:30::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-15.11:39:30::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-15.11:39:30::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-15.11:39:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-15.11:39:30::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-15.11:39:30::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-15.11:39:30::SCWSystem::Not a boot domain 
LOG::2022-07-15.11:39:30::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-15.11:39:30::SCWDomain::Generating domain artifcats
TRACE::2022-07-15.11:39:30::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-15.11:39:30::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-15.11:39:30::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-15.11:39:30::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-15.11:39:30::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:30::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:30::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:30::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:39:30::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:39:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-15.11:39:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-15.11:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:39:30::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:39:30::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:39:30::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:39:30::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-15.11:39:30::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:39:30::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-15.11:39:30::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-15.11:39:30::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-15.11:39:30::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-15.11:39:30::SCWMssOS::Copying to export directory.
TRACE::2022-07-15.11:39:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-15.11:39:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-15.11:39:30::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-15.11:39:30::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-15.11:39:30::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-15.11:39:30::SCWPlatform::Started preparing the platform 
TRACE::2022-07-15.11:39:30::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-15.11:39:30::SCWSystem::dir created 
TRACE::2022-07-15.11:39:30::SCWSystem::Writing the bif 
TRACE::2022-07-15.11:39:30::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-15.11:39:30::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-15.11:39:30::SCWPlatform::Completed generating the platform
TRACE::2022-07-15.11:39:30::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:39:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:39:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:39:30::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:39:30::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:39:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:39:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:39:30::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:39:30::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:30::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:30::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:30::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:39:30::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:39:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-15.11:39:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-15.11:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:39:30::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:39:30::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:39:30::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:39:30::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:30::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:30::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:30::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:39:30::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:39:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-15.11:39:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-15.11:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:39:30::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:39:30::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:39:30::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:39:30::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-15.11:39:30::SCWPlatform::updated the xpfm file.
TRACE::2022-07-15.11:39:30::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:30::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:30::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:30::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:39:30::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:39:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:39:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2022-07-15.11:39:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-15.11:39:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:39:30::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:39:30::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:39:30::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:55:13::SCWPlatform::Clearing the existing platform
TRACE::2022-07-15.11:55:13::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-15.11:55:13::SCWBDomain::clearing the fsbl build
TRACE::2022-07-15.11:55:13::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:13::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:55:13::SCWSystem::Clearing the domains completed.
TRACE::2022-07-15.11:55:13::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-15.11:55:13::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:13::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:13::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:13::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:13::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:13::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:13::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:13::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:13::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:13::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.11:55:22::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWReader::Active system found as  testdebugger
TRACE::2022-07-15.11:55:22::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-15.11:55:22::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.11:55:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.11:55:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:22::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-15.11:55:22::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.11:55:22::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.11:55:22::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:55:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:55:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:55:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:55:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:55:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:55:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:55:22::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:55:22::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:55:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.11:55:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:55:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWReader::No isolation master present  
TRACE::2022-07-15.11:55:22::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.11:55:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.11:55:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:55:22::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.11:55:22::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.11:55:22::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:55:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:55:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:55:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:55:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:55:22::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:55:22::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:55:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.11:55:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:55:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:55:22::SCWReader::No isolation master present  
TRACE::2022-07-15.11:55:49::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:49::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:49::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.11:55:49::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:58::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.11:55:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:58::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:58::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:55:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.11:55:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:58::SCWPlatform::update - Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.11:55:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:58::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.11:55:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:58::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.11:55:58::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.11:55:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:55:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:55:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:55:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.11:55:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:58::SCWPlatform::update - Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.11:55:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:55:58::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:55:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:55:58::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:55:58::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.11:55:58::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:55:58::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:55:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:55:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:55:58::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:55:58::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.11:55:58::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:55:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:55:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:55:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:55:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.11:56:07::SCWPlatform::Opened new HwDB with name design_1_wrapper_9
TRACE::2022-07-15.11:56:07::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:56:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.11:56:07::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:56:07::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:56:07::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:56:07::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.11:56:07::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:56:07::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:56:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:56:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:56:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2022-07-15.11:56:07::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2022-07-15.11:56:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:56:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:56:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:56:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:56:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:56:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:56:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2022-07-15.11:56:07::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2022-07-15.11:56:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:56:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:56:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:56:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:56:07::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-15.11:56:40::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-15.11:56:40::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-15.11:56:40::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-15.11:56:40::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-15.11:56:40::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-15.11:56:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-15.11:56:40::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-15.11:56:40::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-15.11:56:40::SCWSystem::Not a boot domain 
LOG::2022-07-15.11:56:40::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-15.11:56:40::SCWDomain::Generating domain artifcats
TRACE::2022-07-15.11:56:40::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-15.11:56:40::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-15.11:56:40::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-15.11:56:40::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-15.11:56:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:56:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:56:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2022-07-15.11:56:40::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2022-07-15.11:56:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:56:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:56:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:56:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:56:40::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-15.11:56:40::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:56:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-15.11:56:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-15.11:56:40::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-15.11:56:40::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-15.11:56:40::SCWMssOS::Copying to export directory.
TRACE::2022-07-15.11:56:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-15.11:56:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-15.11:56:40::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-15.11:56:40::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-15.11:56:40::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-15.11:56:40::SCWPlatform::Started preparing the platform 
TRACE::2022-07-15.11:56:40::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-15.11:56:40::SCWSystem::dir created 
TRACE::2022-07-15.11:56:40::SCWSystem::Writing the bif 
TRACE::2022-07-15.11:56:40::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-15.11:56:40::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-15.11:56:40::SCWPlatform::Completed generating the platform
TRACE::2022-07-15.11:56:40::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:56:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:56:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:56:40::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:56:40::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:56:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:56:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:56:40::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:56:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:56:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:56:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2022-07-15.11:56:40::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2022-07-15.11:56:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:56:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:56:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:56:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:56:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:56:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:56:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2022-07-15.11:56:40::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2022-07-15.11:56:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:56:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:56:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:56:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:56:40::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-15.11:56:40::SCWPlatform::updated the xpfm file.
TRACE::2022-07-15.11:56:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:56:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:56:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:56:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2022-07-15.11:56:40::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2022-07-15.11:56:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:56:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:56:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:56:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:58:28::SCWPlatform::Clearing the existing platform
TRACE::2022-07-15.11:58:28::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-15.11:58:28::SCWBDomain::clearing the fsbl build
TRACE::2022-07-15.11:58:28::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:58:28::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:58:28::SCWSystem::Clearing the domains completed.
TRACE::2022-07-15.11:58:28::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-15.11:58:28::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:28::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:28::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:58:28::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:58:28::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:28::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:28::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:28::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:28::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:58:28::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:58:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.11:58:38::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWReader::Active system found as  testdebugger
TRACE::2022-07-15.11:58:38::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-15.11:58:38::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.11:58:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.11:58:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:58:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:58:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:58:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:58:38::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:58:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:58:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-15.11:58:38::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.11:58:38::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.11:58:38::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:58:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:58:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:58:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:58:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:58:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:58:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:58:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:58:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:58:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:58:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:58:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:58:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:58:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:58:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:58:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:58:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:58:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:58:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:58:38::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:58:38::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:58:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.11:58:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:58:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:58:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:58:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWReader::No isolation master present  
TRACE::2022-07-15.11:58:38::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.11:58:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.11:58:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:58:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:58:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:58:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:58:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:58:38::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.11:58:38::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.11:58:38::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:58:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:58:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:58:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:58:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:58:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:58:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:58:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:58:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:58:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:58:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:58:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:58:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:58:38::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:58:38::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:58:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.11:58:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:58:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:58:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:58:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-15.11:58:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:58:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:58:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:58:38::SCWReader::No isolation master present  
TRACE::2022-07-15.11:59:24::SCWPlatform::Clearing the existing platform
TRACE::2022-07-15.11:59:24::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-15.11:59:24::SCWBDomain::clearing the fsbl build
TRACE::2022-07-15.11:59:24::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:24::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:59:24::SCWSystem::Clearing the domains completed.
TRACE::2022-07-15.11:59:24::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-15.11:59:24::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:24::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:24::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:24::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:24::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:24::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:24::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:24::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:24::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:24::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.11:59:33::SCWPlatform::Opened new HwDB with name design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWReader::Active system found as  testdebugger
TRACE::2022-07-15.11:59:33::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-15.11:59:33::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.11:59:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.11:59:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:33::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-15.11:59:33::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.11:59:33::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.11:59:33::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:59:33::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:59:33::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:59:33::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:59:33::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:59:33::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:59:33::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:59:33::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:59:33::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:59:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.11:59:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:59:33::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWReader::No isolation master present  
TRACE::2022-07-15.11:59:33::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.11:59:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.11:59:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:59:33::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.11:59:33::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.11:59:33::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:59:33::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:59:33::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:59:33::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:59:33::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:59:33::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:59:33::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:59:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.11:59:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:33::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:59:33::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:59:33::SCWReader::No isolation master present  
TRACE::2022-07-15.11:59:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.11:59:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.11:59:41::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.11:59:42::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.11:59:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:51::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.11:59:51::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:51::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:51::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:51::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:51::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:51::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:51::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:51::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:59:51::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:51::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.11:59:51::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:51::SCWPlatform::update - Opened existing hwdb design_1_wrapper_12
TRACE::2022-07-15.11:59:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:51::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.11:59:51::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:51::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:51::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:51::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:51::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.11:59:51::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.11:59:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:51::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:59:51::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.11:59:51::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:59:51::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.11:59:51::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_6_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:51::SCWPlatform::update - Opened existing hwdb design_1_wrapper_12
TRACE::2022-07-15.11:59:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.11:59:51::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:59:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:59:51::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:59:51::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.11:59:51::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.11:59:51::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:59:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.11:59:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.11:59:51::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.11:59:51::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.11:59:51::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.11:59:51::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.11:59:51::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.11:59:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.11:59:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.12:00:00::SCWPlatform::Opened new HwDB with name design_1_wrapper_13
TRACE::2022-07-15.12:00:00::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:00:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.12:00:00::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:00:00::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:00:00::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:00:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.12:00:00::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:00:00::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:00:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:00:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:00:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-15.12:00:00::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-15.12:00:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:00:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:00:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:00:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:00:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:00:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:00:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-15.12:00:00::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-15.12:00:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:00:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:00:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:00:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:00:00::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_6_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_6_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-15.12:00:16::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-15.12:00:16::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-15.12:00:16::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-15.12:00:16::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-15.12:00:16::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-15.12:00:16::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-15.12:00:16::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-15.12:00:16::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-15.12:00:16::SCWSystem::Not a boot domain 
LOG::2022-07-15.12:00:16::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-15.12:00:16::SCWDomain::Generating domain artifcats
TRACE::2022-07-15.12:00:16::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-15.12:00:16::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-15.12:00:16::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-15.12:00:16::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-15.12:00:16::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:16::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:16::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:16::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:00:16::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:00:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-15.12:00:16::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-15.12:00:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:00:16::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:00:16::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:00:16::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:00:16::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-15.12:00:16::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:00:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-15.12:00:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-15.12:00:16::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-15.12:00:16::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-15.12:00:16::SCWMssOS::Copying to export directory.
TRACE::2022-07-15.12:00:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-15.12:00:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-15.12:00:16::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-15.12:00:16::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-15.12:00:16::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-15.12:00:16::SCWPlatform::Started preparing the platform 
TRACE::2022-07-15.12:00:16::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-15.12:00:16::SCWSystem::dir created 
TRACE::2022-07-15.12:00:16::SCWSystem::Writing the bif 
TRACE::2022-07-15.12:00:16::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-15.12:00:16::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-15.12:00:16::SCWPlatform::Completed generating the platform
TRACE::2022-07-15.12:00:16::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:00:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.12:00:16::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.12:00:16::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:00:16::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:00:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.12:00:16::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.12:00:16::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:00:16::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:16::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:16::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:16::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:00:16::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:00:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-15.12:00:16::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-15.12:00:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:00:16::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:00:16::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:00:16::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:00:16::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:16::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:16::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:16::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:00:16::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:00:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-15.12:00:16::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-15.12:00:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:00:16::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:00:16::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:00:16::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:00:16::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_6_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_6_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-15.12:00:16::SCWPlatform::updated the xpfm file.
TRACE::2022-07-15.12:00:16::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:16::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:16::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:16::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:00:16::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:00:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:00:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2022-07-15.12:00:16::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-15.12:00:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:00:16::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:00:16::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:00:16::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:04:16::SCWPlatform::Clearing the existing platform
TRACE::2022-07-15.12:04:16::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-15.12:04:16::SCWBDomain::clearing the fsbl build
TRACE::2022-07-15.12:04:16::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:16::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:04:16::SCWSystem::Clearing the domains completed.
TRACE::2022-07-15.12:04:16::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-15.12:04:16::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:16::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:16::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:16::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:16::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:16::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:16::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:16::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:16::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:16::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.12:04:26::SCWPlatform::Opened new HwDB with name design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWReader::Active system found as  testdebugger
TRACE::2022-07-15.12:04:26::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-15.12:04:26::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.12:04:26::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.12:04:26::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:26::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-15.12:04:26::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.12:04:26::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.12:04:26::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:04:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:04:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:04:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:04:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:04:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:04:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.12:04:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.12:04:26::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:04:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.12:04:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:04:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWReader::No isolation master present  
TRACE::2022-07-15.12:04:26::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.12:04:26::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.12:04:26::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:04:26::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.12:04:26::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.12:04:26::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:04:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:04:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:04:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:04:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.12:04:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.12:04:26::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:04:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.12:04:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:04:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:04:26::SCWReader::No isolation master present  
TRACE::2022-07-15.12:04:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.12:04:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.12:04:43::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.12:04:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.12:04:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:52::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.12:04:52::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:52::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:52::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:52::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:52::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:52::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:52::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:52::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:04:52::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:52::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.12:04:52::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:52::SCWPlatform::update - Opened existing hwdb design_1_wrapper_16
TRACE::2022-07-15.12:04:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:52::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.12:04:52::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:52::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:52::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:52::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:52::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_6_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.12:04:52::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.12:04:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:52::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:04:52::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:04:52::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:04:52::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.12:04:52::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:52::SCWPlatform::update - Opened existing hwdb design_1_wrapper_16
TRACE::2022-07-15.12:04:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:04:52::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.12:04:52::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.12:04:52::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:04:52::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.12:04:52::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:04:52::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:04:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.12:04:52::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.12:04:52::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:04:52::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.12:04:52::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:04:52::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:04:52::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:04:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:04:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.12:05:02::SCWPlatform::Opened new HwDB with name design_1_wrapper_17
TRACE::2022-07-15.12:05:02::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:05:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.12:05:02::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:05:02::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:05:02::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:05:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.12:05:02::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:05:02::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:05:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:05:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:05:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-15.12:05:02::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-15.12:05:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:05:02::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:05:02::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:05:02::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:05:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:05:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:05:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-15.12:05:02::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-15.12:05:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:05:02::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:05:02::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:05:02::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:05:02::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-15.12:05:22::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-15.12:05:22::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-15.12:05:22::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-15.12:05:22::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-15.12:05:22::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-15.12:05:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-15.12:05:22::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-15.12:05:22::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-15.12:05:22::SCWSystem::Not a boot domain 
LOG::2022-07-15.12:05:22::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-15.12:05:22::SCWDomain::Generating domain artifcats
TRACE::2022-07-15.12:05:22::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-15.12:05:22::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-15.12:05:22::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-15.12:05:22::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-15.12:05:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:05:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:05:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-15.12:05:22::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-15.12:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:05:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:05:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:05:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:05:22::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-15.12:05:22::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:05:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-15.12:05:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-15.12:05:22::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-15.12:05:22::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-15.12:05:22::SCWMssOS::Copying to export directory.
TRACE::2022-07-15.12:05:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-15.12:05:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-15.12:05:23::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-15.12:05:23::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-15.12:05:23::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-15.12:05:23::SCWPlatform::Started preparing the platform 
TRACE::2022-07-15.12:05:23::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-15.12:05:23::SCWSystem::dir created 
TRACE::2022-07-15.12:05:23::SCWSystem::Writing the bif 
TRACE::2022-07-15.12:05:23::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-15.12:05:23::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-15.12:05:23::SCWPlatform::Completed generating the platform
TRACE::2022-07-15.12:05:23::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:05:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.12:05:23::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.12:05:23::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:05:23::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:05:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.12:05:23::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.12:05:23::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:05:23::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:23::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:23::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:23::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:05:23::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:05:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-15.12:05:23::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-15.12:05:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:05:23::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:05:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:05:23::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:05:23::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:23::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:23::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:23::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:05:23::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:05:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-15.12:05:23::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-15.12:05:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:05:23::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:05:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:05:23::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:05:23::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-15.12:05:23::SCWPlatform::updated the xpfm file.
TRACE::2022-07-15.12:05:23::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:23::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:23::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:23::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:05:23::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:05:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:05:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2022-07-15.12:05:23::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2022-07-15.12:05:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:05:23::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:05:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:05:23::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:12::SCWPlatform::Clearing the existing platform
TRACE::2022-07-15.12:51:12::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-15.12:51:12::SCWBDomain::clearing the fsbl build
TRACE::2022-07-15.12:51:12::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:12::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:12::SCWSystem::Clearing the domains completed.
TRACE::2022-07-15.12:51:12::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-15.12:51:12::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:12::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:12::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:12::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:12::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:12::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:12::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:12::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:12::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:12::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.12:51:22::SCWPlatform::Opened new HwDB with name design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWReader::Active system found as  testdebugger
TRACE::2022-07-15.12:51:22::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-15.12:51:22::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.12:51:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.12:51:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:22::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-15.12:51:22::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.12:51:22::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.12:51:22::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:51:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:51:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:51:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:51:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:51:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:51:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.12:51:22::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.12:51:22::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:51:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.12:51:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:51:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWReader::No isolation master present  
TRACE::2022-07-15.12:51:22::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.12:51:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.12:51:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:51:22::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.12:51:22::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.12:51:22::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:51:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:51:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:51:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:51:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.12:51:22::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.12:51:22::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:51:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.12:51:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:51:22::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:22::SCWReader::No isolation master present  
TRACE::2022-07-15.12:51:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:29::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.12:51:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:39::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.12:51:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:39::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:39::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:51:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.12:51:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:39::SCWPlatform::update - Opened existing hwdb design_1_wrapper_19
TRACE::2022-07-15.12:51:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:39::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.12:51:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:39::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_18
TRACE::2022-07-15.12:51:39::SCWPlatform::Opened existing hwdb design_1_wrapper_18
TRACE::2022-07-15.12:51:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:51:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.12:51:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:39::SCWPlatform::update - Opened existing hwdb design_1_wrapper_19
TRACE::2022-07-15.12:51:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:39::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.12:51:39::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.12:51:39::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:51:39::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.12:51:39::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:39::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.12:51:39::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.12:51:39::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:51:39::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.12:51:39::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.12:51:49::SCWPlatform::Opened new HwDB with name design_1_wrapper_20
TRACE::2022-07-15.12:51:49::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.12:51:49::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:49::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:51:49::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.12:51:49::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:49::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:51:49::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:49::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:49::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:49::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:49::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-07-15.12:51:49::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-07-15.12:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:49::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:49::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:51:49::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:51:49::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:49::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:49::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:49::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:51:49::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:51:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:51:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-07-15.12:51:49::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-07-15.12:51:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:51:49::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:49::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:51:49::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:51:49::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-15.12:52:11::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-15.12:52:11::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-15.12:52:11::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-15.12:52:11::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-15.12:52:11::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-15.12:52:11::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-15.12:52:11::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-15.12:52:12::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-15.12:52:12::SCWSystem::Not a boot domain 
LOG::2022-07-15.12:52:12::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-15.12:52:12::SCWDomain::Generating domain artifcats
TRACE::2022-07-15.12:52:12::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-15.12:52:12::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-15.12:52:12::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-15.12:52:12::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-15.12:52:12::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:52:12::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:52:12::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:52:12::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:52:12::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:52:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:52:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-07-15.12:52:12::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-07-15.12:52:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:52:12::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:52:12::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:52:12::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:52:12::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-15.12:52:12::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:52:12::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-15.12:52:12::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-15.12:52:12::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-15.12:52:12::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-15.12:52:12::SCWMssOS::Copying to export directory.
TRACE::2022-07-15.12:52:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-15.12:52:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-15.12:52:12::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-15.12:52:12::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-15.12:52:12::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-15.12:52:12::SCWPlatform::Started preparing the platform 
TRACE::2022-07-15.12:52:12::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-15.12:52:12::SCWSystem::dir created 
TRACE::2022-07-15.12:52:12::SCWSystem::Writing the bif 
TRACE::2022-07-15.12:52:12::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-15.12:52:12::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-15.12:52:12::SCWPlatform::Completed generating the platform
TRACE::2022-07-15.12:52:12::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:52:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.12:52:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.12:52:12::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:52:12::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:52:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.12:52:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.12:52:12::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:52:12::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:52:12::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:52:12::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:52:12::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:52:12::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:52:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:52:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-07-15.12:52:12::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-07-15.12:52:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:52:12::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:52:12::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:52:12::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:52:12::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:52:12::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:52:12::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:52:12::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:52:12::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:52:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:52:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-07-15.12:52:12::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-07-15.12:52:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:52:12::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:52:12::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:52:12::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:52:12::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-15.12:52:12::SCWPlatform::updated the xpfm file.
TRACE::2022-07-15.12:52:12::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:52:12::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:52:12::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:52:12::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:52:12::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:52:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:52:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2022-07-15.12:52:12::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2022-07-15.12:52:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:52:12::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:52:12::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:52:12::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:55:47::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:47::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:47::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:47::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:55:47::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:55:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.12:55:56::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWReader::Active system found as  testdebugger
TRACE::2022-07-15.12:55:56::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-15.12:55:56::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.12:55:56::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.12:55:56::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:55:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:55:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:55:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:55:56::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:55:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:55:56::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-15.12:55:56::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.12:55:56::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.12:55:56::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:55:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:55:56::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:55:56::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:55:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:55:56::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:55:56::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:55:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:55:56::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:55:56::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:55:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:55:56::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:55:56::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:55:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:55:56::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:55:56::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:55:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:55:56::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:55:56::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.12:55:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.12:55:56::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:55:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.12:55:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:55:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:55:56::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:55:56::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWReader::No isolation master present  
TRACE::2022-07-15.12:55:56::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.12:55:56::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.12:55:56::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:55:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:55:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:55:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:55:56::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:55:56::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.12:55:56::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.12:55:56::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:55:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:55:56::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:55:56::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:55:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:55:56::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:55:56::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:55:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:55:56::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:55:56::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:55:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:55:56::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:55:56::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.12:55:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.12:55:56::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:55:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.12:55:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:55:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-15.12:55:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:55:56::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:55:56::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWReader::No isolation master present  
TRACE::2022-07-15.12:55:56::SCWPlatform::Clearing the existing platform
TRACE::2022-07-15.12:55:56::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-15.12:55:56::SCWBDomain::clearing the fsbl build
TRACE::2022-07-15.12:55:56::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:55:56::SCWSystem::Clearing the domains completed.
TRACE::2022-07-15.12:55:56::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:55:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:55:56::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:55:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:55:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:55:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.12:56:05::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWReader::Active system found as  testdebugger
TRACE::2022-07-15.12:56:05::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-15.12:56:05::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.12:56:05::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.12:56:05::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:05::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:05::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-15.12:56:05::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.12:56:05::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.12:56:05::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:05::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:56:05::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:05::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:56:05::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:05::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:56:05::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:05::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:56:05::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:05::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:56:05::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:05::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:56:05::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.12:56:05::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.12:56:05::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:56:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.12:56:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:05::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:56:05::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWReader::No isolation master present  
TRACE::2022-07-15.12:56:05::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.12:56:05::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.12:56:05::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:05::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:56:05::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.12:56:05::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.12:56:05::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:05::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:56:05::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:05::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:56:05::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:05::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:56:05::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:05::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:56:05::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.12:56:05::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.12:56:05::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:56:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.12:56:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:05::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:56:05::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:05::SCWReader::No isolation master present  
TRACE::2022-07-15.12:56:33::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:33::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:33::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.12:56:33::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:42::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.12:56:42::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:42::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:42::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:42::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:42::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:42::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:56:42::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:42::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.12:56:42::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:42::SCWPlatform::update - Opened existing hwdb design_1_wrapper_2
TRACE::2022-07-15.12:56:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:42::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.12:56:42::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:42::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:42::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:42::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-07-15.12:56:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-07-15.12:56:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:42::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:42::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:56:42::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:42::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.12:56:42::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:42::SCWPlatform::update - Opened existing hwdb design_1_wrapper_2
TRACE::2022-07-15.12:56:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:42::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.12:56:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.12:56:42::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:56:42::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.12:56:42::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:42::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.12:56:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.12:56:42::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:56:42::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.12:56:42::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:42::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:42::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.12:56:51::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2022-07-15.12:56:51::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.12:56:51::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:51::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:56:51::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.12:56:51::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:51::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:56:51::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:51::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:51::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:51::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:51::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-15.12:56:51::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-15.12:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:51::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:51::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:56:51::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:56:51::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:51::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:51::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:51::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:56:51::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:56:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:56:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-15.12:56:51::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-15.12:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:56:51::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:51::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:56:51::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:56:51::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapperv2.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapperv2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-15.12:57:35::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-15.12:57:35::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-15.12:57:35::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-15.12:57:35::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-15.12:57:35::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-15.12:57:35::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-15.12:57:35::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-15.12:57:35::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-15.12:57:35::SCWSystem::Not a boot domain 
LOG::2022-07-15.12:57:35::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-15.12:57:35::SCWDomain::Generating domain artifcats
TRACE::2022-07-15.12:57:35::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-15.12:57:35::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-15.12:57:35::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-15.12:57:35::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-15.12:57:35::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:57:35::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:57:35::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:57:35::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:57:35::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:57:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-15.12:57:35::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-15.12:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:57:35::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:57:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:57:35::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:57:35::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-15.12:57:35::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:57:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-15.12:57:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-15.12:57:35::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-15.12:57:35::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-15.12:57:35::SCWMssOS::Copying to export directory.
TRACE::2022-07-15.12:57:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-15.12:57:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-15.12:57:35::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-15.12:57:35::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-15.12:57:35::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-15.12:57:35::SCWPlatform::Started preparing the platform 
TRACE::2022-07-15.12:57:35::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-15.12:57:35::SCWSystem::dir created 
TRACE::2022-07-15.12:57:35::SCWSystem::Writing the bif 
TRACE::2022-07-15.12:57:35::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-15.12:57:35::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-15.12:57:35::SCWPlatform::Completed generating the platform
TRACE::2022-07-15.12:57:35::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:57:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.12:57:35::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.12:57:35::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:57:35::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:57:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.12:57:35::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.12:57:35::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.12:57:35::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:57:35::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:57:35::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:57:35::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:57:35::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:57:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-15.12:57:35::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-15.12:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:57:35::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:57:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:57:35::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.12:57:35::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:57:35::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:57:35::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:57:35::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:57:35::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:57:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-15.12:57:35::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-15.12:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:57:35::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:57:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:57:35::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:57:35::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapperv2.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapperv2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-15.12:57:35::SCWPlatform::updated the xpfm file.
TRACE::2022-07-15.12:57:35::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:57:35::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:57:35::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:57:35::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.12:57:35::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.12:57:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.12:57:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2022-07-15.12:57:35::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2022-07-15.12:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.12:57:35::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.12:57:35::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.12:57:35::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:01:35::SCWPlatform::Clearing the existing platform
TRACE::2022-07-15.13:01:35::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-15.13:01:35::SCWBDomain::clearing the fsbl build
TRACE::2022-07-15.13:01:35::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:01:35::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:01:35::SCWSystem::Clearing the domains completed.
TRACE::2022-07-15.13:01:35::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-15.13:01:35::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:35::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:35::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:01:35::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:01:35::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:35::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:35::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:35::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:35::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:01:35::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:01:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.13:01:44::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWReader::Active system found as  testdebugger
TRACE::2022-07-15.13:01:44::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-15.13:01:44::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.13:01:44::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.13:01:44::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:01:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:01:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:01:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:01:44::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:01:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:01:44::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-15.13:01:44::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.13:01:44::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.13:01:44::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:01:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:01:44::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:01:44::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:01:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:01:44::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:01:44::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:01:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:01:44::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:01:44::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:01:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:01:44::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:01:44::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:01:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:01:44::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:01:44::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:01:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:01:44::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:01:44::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.13:01:44::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.13:01:44::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:01:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.13:01:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:01:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:01:44::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:01:44::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWReader::No isolation master present  
TRACE::2022-07-15.13:01:44::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.13:01:44::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.13:01:44::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:01:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:01:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:01:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:01:44::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:01:44::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.13:01:44::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.13:01:44::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:01:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:01:44::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:01:44::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:01:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:01:44::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:01:44::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:01:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:01:44::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:01:44::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:01:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:01:44::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:01:44::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.13:01:44::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.13:01:44::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:01:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.13:01:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:01:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:01:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:01:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:01:44::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:01:44::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:01:44::SCWReader::No isolation master present  
TRACE::2022-07-15.13:03:35::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:35::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:35::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.13:03:35::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:03:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:03:44::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.13:03:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:03:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:03:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:03:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:03:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:03:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:03:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:03:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:03:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:03:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:03:44::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:03:44::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:03:44::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:03:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.13:03:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:03:44::SCWPlatform::update - Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-15.13:03:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:03:44::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.13:03:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:03:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:03:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:03:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:03:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:03:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:03:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:03:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-07-15.13:03:44::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-07-15.13:03:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:03:44::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:03:44::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:03:44::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:03:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.13:03:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:03:44::SCWPlatform::update - Opened existing hwdb design_1_wrapper_6
TRACE::2022-07-15.13:03:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:03:44::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:03:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.13:03:44::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.13:03:44::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:03:44::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.13:03:44::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:03:44::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:03:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.13:03:44::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.13:03:44::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:03:44::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.13:03:44::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:03:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:03:44::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:03:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.13:03:53::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2022-07-15.13:03:53::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:03:53::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.13:03:53::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:03:53::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:03:53::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:03:53::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.13:03:53::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:03:53::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:03:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:03:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:03:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.13:03:53::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.13:03:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:03:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:03:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:03:53::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:03:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:03:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:03:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-07-15.13:03:53::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-07-15.13:03:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:03:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:03:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:03:53::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:03:53::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapperv2.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapperv2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-15.13:03:54::SCWPlatform::Clearing the existing platform
TRACE::2022-07-15.13:03:54::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-15.13:03:54::SCWBDomain::clearing the fsbl build
TRACE::2022-07-15.13:03:54::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:03:54::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:03:54::SCWSystem::Clearing the domains completed.
TRACE::2022-07-15.13:03:54::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-15.13:03:54::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:54::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:54::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:03:54::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:03:54::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:54::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:54::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:54::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:54::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:03:54::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:03:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:03:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.13:04:03::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWReader::Active system found as  testdebugger
TRACE::2022-07-15.13:04:03::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-15.13:04:03::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.13:04:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.13:04:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:03::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-15.13:04:03::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.13:04:03::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.13:04:03::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:04:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:04:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:04:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:04:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:04:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:04:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.13:04:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.13:04:03::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:04:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.13:04:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:04:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWReader::No isolation master present  
TRACE::2022-07-15.13:04:03::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.13:04:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.13:04:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:04:03::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.13:04:03::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.13:04:03::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:04:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:04:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:04:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:04:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.13:04:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.13:04:03::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:04:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.13:04:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:04:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:03::SCWReader::No isolation master present  
LOG::2022-07-15.13:04:07::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-15.13:04:07::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-15.13:04:07::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-15.13:04:07::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-15.13:04:07::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-15.13:04:07::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-15.13:04:07::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-15.13:04:07::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-15.13:04:07::SCWSystem::Not a boot domain 
LOG::2022-07-15.13:04:07::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-15.13:04:07::SCWDomain::Generating domain artifcats
TRACE::2022-07-15.13:04:07::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-15.13:04:07::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-15.13:04:07::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-15.13:04:07::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-15.13:04:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:07::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:04:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:07::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-15.13:04:07::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-15.13:04:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-15.13:04:07::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-15.13:04:07::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-15.13:04:07::SCWMssOS::Copying to export directory.
TRACE::2022-07-15.13:04:07::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-15.13:04:07::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-15.13:04:07::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-15.13:04:07::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-15.13:04:07::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-15.13:04:07::SCWPlatform::Started preparing the platform 
TRACE::2022-07-15.13:04:07::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-15.13:04:07::SCWSystem::dir created 
TRACE::2022-07-15.13:04:07::SCWSystem::Writing the bif 
TRACE::2022-07-15.13:04:07::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-15.13:04:07::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-15.13:04:07::SCWPlatform::Completed generating the platform
TRACE::2022-07-15.13:04:07::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.13:04:07::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.13:04:07::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:04:07::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.13:04:07::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.13:04:07::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:04:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:07::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:04:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:04:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:07::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:04:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:07::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapperv2.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapperv2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-15.13:04:07::SCWPlatform::updated the xpfm file.
TRACE::2022-07-15.13:04:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:04:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:04:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:04:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:04:07::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:04:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:04:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:04:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:04:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:08:34::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:34::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:34::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.13:08:34::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:08:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:08:43::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.13:08:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:08:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:08:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:08:43::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:08:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:08:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:08:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:08:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:08:43::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:08:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:08:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:08:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:08:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:08:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.13:08:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:08:43::SCWPlatform::update - Opened existing hwdb design_1_wrapper_9
TRACE::2022-07-15.13:08:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:08:43::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.13:08:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:08:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:08:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:08:43::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:08:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:08:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:08:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv2.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:08:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2022-07-15.13:08:43::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2022-07-15.13:08:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:08:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:08:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:08:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:08:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.13:08:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:08:43::SCWPlatform::update - Opened existing hwdb design_1_wrapper_9
TRACE::2022-07-15.13:08:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:08:43::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:08:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.13:08:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.13:08:43::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:08:43::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.13:08:43::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:08:43::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:08:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.13:08:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.13:08:43::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:08:43::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.13:08:43::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:08:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:08:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:08:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.13:08:52::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2022-07-15.13:08:52::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:08:52::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.13:08:52::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:08:52::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:08:52::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:08:52::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.13:08:52::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:08:52::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:08:52::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:52::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:08:52::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:08:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-15.13:08:52::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-15.13:08:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:08:52::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:08:52::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:08:52::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:08:52::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:52::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:08:52::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:08:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-07-15.13:08:52::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-07-15.13:08:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:08:52::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:08:52::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:08:52::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:08:52::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapperv3.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapperv3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-15.13:08:53::SCWPlatform::Clearing the existing platform
TRACE::2022-07-15.13:08:53::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-15.13:08:53::SCWBDomain::clearing the fsbl build
TRACE::2022-07-15.13:08:53::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:08:53::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:08:53::SCWSystem::Clearing the domains completed.
TRACE::2022-07-15.13:08:53::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-15.13:08:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:53::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:08:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:08:53::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:08:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:08:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:08:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.13:09:02::SCWPlatform::Opened new HwDB with name design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWReader::Active system found as  testdebugger
TRACE::2022-07-15.13:09:02::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-15.13:09:02::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.13:09:02::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.13:09:02::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:02::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:02::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-15.13:09:02::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.13:09:02::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.13:09:02::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:02::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:09:02::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:02::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:09:02::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:02::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:09:02::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:02::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:09:02::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:02::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:09:02::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:02::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:09:02::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.13:09:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.13:09:02::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:09:02::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.13:09:02::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:02::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:09:02::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWReader::No isolation master present  
TRACE::2022-07-15.13:09:02::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.13:09:02::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.13:09:02::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:02::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:09:02::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.13:09:02::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.13:09:02::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:02::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:09:02::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:02::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:09:02::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:02::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:09:02::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:02::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:09:02::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.13:09:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.13:09:02::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:09:02::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.13:09:02::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:02::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:09:02::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:02::SCWReader::No isolation master present  
LOG::2022-07-15.13:09:03::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-15.13:09:03::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-15.13:09:03::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-15.13:09:03::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-15.13:09:03::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-15.13:09:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-15.13:09:03::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-15.13:09:03::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-15.13:09:03::SCWSystem::Not a boot domain 
LOG::2022-07-15.13:09:03::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-15.13:09:03::SCWDomain::Generating domain artifcats
TRACE::2022-07-15.13:09:03::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-15.13:09:03::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-15.13:09:03::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-15.13:09:03::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-15.13:09:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:03::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:09:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:03::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-15.13:09:03::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-15.13:09:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-15.13:09:03::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-15.13:09:03::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-15.13:09:03::SCWMssOS::Copying to export directory.
TRACE::2022-07-15.13:09:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-15.13:09:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-15.13:09:03::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-15.13:09:03::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-15.13:09:03::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-15.13:09:03::SCWPlatform::Started preparing the platform 
TRACE::2022-07-15.13:09:03::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-15.13:09:03::SCWSystem::dir created 
TRACE::2022-07-15.13:09:03::SCWSystem::Writing the bif 
TRACE::2022-07-15.13:09:03::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-15.13:09:03::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-15.13:09:03::SCWPlatform::Completed generating the platform
TRACE::2022-07-15.13:09:03::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.13:09:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.13:09:03::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:09:03::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.13:09:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.13:09:03::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:09:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:03::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:09:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:09:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:03::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:09:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:03::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapperv3.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapperv3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-15.13:09:03::SCWPlatform::updated the xpfm file.
TRACE::2022-07-15.13:09:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:09:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:09:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:09:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:09:03::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:09:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:09:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:09:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:09:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:12::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:12::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:12::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.13:28:12::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:21::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.13:28:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:28:21::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:28:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:28:21::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:28:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:21::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:21::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:28:21::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.13:28:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:21::SCWPlatform::update - Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-15.13:28:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:21::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.13:28:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:28:21::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:28:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapperv3.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2022-07-15.13:28:21::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2022-07-15.13:28:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:21::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:21::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:28:21::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa
TRACE::2022-07-15.13:28:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/tempdsa/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:21::SCWPlatform::update - Opened existing hwdb design_1_wrapper_13
TRACE::2022-07-15.13:28:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:21::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.13:28:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.13:28:21::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:28:21::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-15.13:28:21::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:21::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.13:28:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.13:28:21::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:28:21::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-15.13:28:21::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.13:28:30::SCWPlatform::Opened new HwDB with name design_1_wrapper_14
TRACE::2022-07-15.13:28:30::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.13:28:30::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:30::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:28:30::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.13:28:30::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:30::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:28:30::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:30::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:30::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:30::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:30::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2022-07-15.13:28:30::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2022-07-15.13:28:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:30::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:30::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:28:30::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:30::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:30::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:30::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:30::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:30::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2022-07-15.13:28:30::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2022-07-15.13:28:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:30::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:30::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:28:30::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:30::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-15.13:28:31::SCWPlatform::Clearing the existing platform
TRACE::2022-07-15.13:28:31::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-15.13:28:31::SCWBDomain::clearing the fsbl build
TRACE::2022-07-15.13:28:31::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:31::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:31::SCWSystem::Clearing the domains completed.
TRACE::2022-07-15.13:28:31::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-15.13:28:31::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:31::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:31::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:31::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:31::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:31::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:31::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:31::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:31::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:31::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-15.13:28:40::SCWPlatform::Opened new HwDB with name design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWReader::Active system found as  testdebugger
TRACE::2022-07-15.13:28:40::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-15.13:28:40::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.13:28:40::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.13:28:40::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:40::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-15.13:28:40::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-15.13:28:40::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.13:28:40::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:28:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:28:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:28:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:28:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:28:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:28:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.13:28:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.13:28:40::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:28:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.13:28:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:28:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWReader::No isolation master present  
TRACE::2022-07-15.13:28:40::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-15.13:28:40::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-15.13:28:40::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:28:40::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-15.13:28:40::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-15.13:28:40::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:28:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:28:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:28:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:28:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.13:28:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.13:28:40::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:28:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-15.13:28:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:28:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:28:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:28:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:28:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:28:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:28:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:28:40::SCWReader::No isolation master present  
LOG::2022-07-15.13:30:01::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-15.13:30:01::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-15.13:30:01::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-15.13:30:01::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-15.13:30:01::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-15.13:30:01::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-15.13:30:01::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-15.13:30:01::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-15.13:30:01::SCWSystem::Not a boot domain 
LOG::2022-07-15.13:30:01::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-15.13:30:01::SCWDomain::Generating domain artifcats
TRACE::2022-07-15.13:30:01::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-15.13:30:01::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-15.13:30:01::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-15.13:30:01::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-15.13:30:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:30:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:30:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:30:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:30:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:30:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:30:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:30:01::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:30:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:30:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:30:01::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:30:01::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:30:01::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-15.13:30:01::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:30:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-15.13:30:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-15.13:30:01::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-15.13:30:01::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-15.13:30:01::SCWMssOS::Copying to export directory.
TRACE::2022-07-15.13:30:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-15.13:30:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-15.13:30:01::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-15.13:30:01::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-15.13:30:01::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-15.13:30:01::SCWPlatform::Started preparing the platform 
TRACE::2022-07-15.13:30:01::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-15.13:30:01::SCWSystem::dir created 
TRACE::2022-07-15.13:30:01::SCWSystem::Writing the bif 
TRACE::2022-07-15.13:30:01::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-15.13:30:01::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-15.13:30:01::SCWPlatform::Completed generating the platform
TRACE::2022-07-15.13:30:01::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:30:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.13:30:01::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.13:30:01::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:30:01::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:30:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-15.13:30:01::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-15.13:30:01::SCWMssOS::Commit changes completed.
TRACE::2022-07-15.13:30:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:30:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:30:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:30:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:30:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:30:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:30:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:30:01::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:30:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:30:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:30:01::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:30:01::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-15.13:30:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:30:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:30:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:30:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:30:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:30:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:30:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:30:01::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:30:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:30:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:30:01::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:30:01::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:30:01::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-15.13:30:01::SCWPlatform::updated the xpfm file.
TRACE::2022-07-15.13:30:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:30:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:30:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:30:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-15.13:30:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-15.13:30:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-15.13:30:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2022-07-15.13:30:01::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2022-07-15.13:30:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-15.13:30:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-15.13:30:01::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-15.13:30:01::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:38:59::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:38:59::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:38:59::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:38:59::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:38:59::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:38:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:38:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-17.12:39:07::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWReader::Active system found as  testdebugger
TRACE::2022-07-17.12:39:07::SCWReader::Handling sysconfig testdebugger
TRACE::2022-07-17.12:39:07::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-17.12:39:07::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-17.12:39:07::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:07::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-17.12:39:07::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-17.12:39:07::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-17.12:39:07::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-17.12:39:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-17.12:39:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-17.12:39:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-17.12:39:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-17.12:39:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-17.12:39:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-17.12:39:07::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-17.12:39:07::SCWMssOS::Commit changes completed.
TRACE::2022-07-17.12:39:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-17.12:39:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-17.12:39:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWReader::No isolation master present  
TRACE::2022-07-17.12:39:07::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-17.12:39:07::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-17.12:39:07::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-17.12:39:07::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-17.12:39:07::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-17.12:39:07::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-17.12:39:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-17.12:39:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-17.12:39:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-17.12:39:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-17.12:39:07::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-17.12:39:07::SCWMssOS::Commit changes completed.
TRACE::2022-07-17.12:39:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-17.12:39:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-17.12:39:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWReader::No isolation master present  
LOG::2022-07-17.12:39:07::SCWPlatform::Started generating the artifacts platform testdebugger
TRACE::2022-07-17.12:39:07::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-17.12:39:07::SCWPlatform::Started generating the artifacts for system configuration testdebugger
LOG::2022-07-17.12:39:07::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-17.12:39:07::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-17.12:39:07::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-17.12:39:07::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-17.12:39:07::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-17.12:39:07::SCWSystem::Not a boot domain 
LOG::2022-07-17.12:39:07::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-17.12:39:07::SCWDomain::Generating domain artifcats
TRACE::2022-07-17.12:39:07::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-17.12:39:07::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/qemu/
TRACE::2022-07-17.12:39:07::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/export/testdebugger/sw/testdebugger/standalone_domain/qemu/
TRACE::2022-07-17.12:39:07::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-17.12:39:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:07::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-17.12:39:07::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-17.12:39:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-17.12:39:08::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-17.12:39:08::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-17.12:39:08::SCWMssOS::Copying to export directory.
TRACE::2022-07-17.12:39:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-17.12:39:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-17.12:39:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-17.12:39:10::SCWSystem::Completed Processing the sysconfig testdebugger
LOG::2022-07-17.12:39:10::SCWPlatform::Completed generating the artifacts for system configuration testdebugger
TRACE::2022-07-17.12:39:10::SCWPlatform::Started preparing the platform 
TRACE::2022-07-17.12:39:10::SCWSystem::Writing the bif file for system config testdebugger
TRACE::2022-07-17.12:39:10::SCWSystem::dir created 
TRACE::2022-07-17.12:39:10::SCWSystem::Writing the bif 
TRACE::2022-07-17.12:39:10::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-17.12:39:10::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-17.12:39:10::SCWPlatform::Completed generating the platform
TRACE::2022-07-17.12:39:10::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-17.12:39:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-17.12:39:10::SCWMssOS::Commit changes completed.
TRACE::2022-07-17.12:39:10::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-17.12:39:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-17.12:39:10::SCWMssOS::Commit changes completed.
TRACE::2022-07-17.12:39:10::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:10::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:10::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:10::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:10::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:10::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:10::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-17.12:39:10::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-17.12:39:10::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:10::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:10::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:10::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:10::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:10::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:10::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-17.12:39:10::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:10::SCWWriter::formatted JSON is {
	"platformName":	"testdebugger",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"testdebugger",
	"platHandOff":	"C:/Users/chawlani/test_debugger/design_7_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_7_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"testdebugger",
	"systems":	[{
			"systemName":	"testdebugger",
			"systemDesc":	"testdebugger",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"testdebugger",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"9fb44a854f85c0a6c317a08e4890a3fe",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"317c6d39623fb35432fb0bd0fa5d75f4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-17.12:39:10::SCWPlatform::updated the xpfm file.
TRACE::2022-07-17.12:39:10::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:10::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:10::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:10::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw
TRACE::2022-07-17.12:39:10::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/hw/design_7_wrapper.xsa
TRACE::2022-07-17.12:39:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-17.12:39:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-07-17.12:39:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-07-17.12:39:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-17.12:39:10::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-17.12:39:10::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-17.12:39:10::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/vitis_workspace3/testdebugger/ps7_cortexa9_0/standalone_domain/bsp/system.mss
