# RISC-processor
A 24-bit 5-stage pipelined RISC processor designed in Logisim.
![image](https://user-images.githubusercontent.com/89403854/193568055-1bf95db8-0c6d-4f0e-bebe-671ffcd4726a.png)

R-type instruction encoding:
![image](https://user-images.githubusercontent.com/89403854/193578840-5eec9f3a-40db-4074-8faf-8bdecf4ce059.png)

I-type and J-type instruction encoding:
![image](https://user-images.githubusercontent.com/89403854/193579195-528af54e-a694-460b-8f75-b7f41b3f4651.png)

Control Unit Design:
![image](https://user-images.githubusercontent.com/89403854/193579532-9f8bf209-e481-4547-81d0-525bb56e233f.png)
