#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x63d14099e360 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x63d140991bc0 .scope module, "MCCtest" "MCCtest" 3 22;
 .timescale 0 0;
v0x63d1409cf940_0 .var "clk", 0 0;
v0x63d1409cf9e0_0 .var "rst", 0 0;
v0x63d1409cfaa0_0 .net "s", 16 0, L_0x63d1409dc180;  1 drivers
S_0x63d14097dc10 .scope module, "_bnc" "MCCBench" 3 25, 3 1 0, S_0x63d140991bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 17 "s";
v0x63d1409cf490_0 .net "a", 15 0, L_0x63d1409dc4d0;  1 drivers
v0x63d1409cf5a0_0 .net "b", 15 0, L_0x63d1409dc570;  1 drivers
v0x63d1409cf6b0_0 .net "clk", 0 0, v0x63d1409cf940_0;  1 drivers
v0x63d1409cf750_0 .net "rst", 0 0, v0x63d1409cf9e0_0;  1 drivers
v0x63d1409cf7f0_0 .net "s", 16 0, L_0x63d1409dc180;  alias, 1 drivers
S_0x63d140986510 .scope module, "_inp" "INPGEN" 3 13, 4 17 0, S_0x63d14097dc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 16 "a";
    .port_info 3 /OUTPUT 16 "b";
v0x63d1409bc490_0 .net "a", 15 0, L_0x63d1409dc4d0;  alias, 1 drivers
v0x63d1409bc590_0 .net "b", 15 0, L_0x63d1409dc570;  alias, 1 drivers
v0x63d1409bc670_0 .net "clk", 0 0, v0x63d1409cf940_0;  alias, 1 drivers
v0x63d1409bc710_0 .net "rst", 0 0, v0x63d1409cf9e0_0;  alias, 1 drivers
L_0x63d1409dc4d0 .concat8 [ 8 8 0 0], v0x63d1409ac040_0, v0x63d1409bbb50_0;
L_0x63d1409dc570 .concat8 [ 8 8 0 0], v0x63d1409bb530_0, v0x63d1409bc170_0;
S_0x63d140988a60 .scope module, "_0" "RNG" 4 23, 4 1 0, S_0x63d140986510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "seed";
    .port_info 3 /OUTPUT 8 "rnd";
v0x63d1409ac8a0_0 .net "clk", 0 0, v0x63d1409cf940_0;  alias, 1 drivers
v0x63d1409ac040_0 .var "rnd", 7 0;
v0x63d140991ec0_0 .net "rst", 0 0, v0x63d1409cf9e0_0;  alias, 1 drivers
L_0x7e517decf960 .functor BUFT 1, C4<01010101>, C4<0>, C4<0>, C4<0>;
v0x63d1409ae0f0_0 .net "seed", 7 0, L_0x7e517decf960;  1 drivers
E_0x63d14095dcb0 .event posedge, v0x63d1409ac8a0_0;
S_0x63d1409936e0 .scope module, "_1" "RNG" 4 30, 4 1 0, S_0x63d140986510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "seed";
    .port_info 3 /OUTPUT 8 "rnd";
v0x63d1409a7ae0_0 .net "clk", 0 0, v0x63d1409cf940_0;  alias, 1 drivers
v0x63d1409bb530_0 .var "rnd", 7 0;
v0x63d1409bb5f0_0 .net "rst", 0 0, v0x63d1409cf9e0_0;  alias, 1 drivers
L_0x7e517decf9a8 .functor BUFT 1, C4<01011010>, C4<0>, C4<0>, C4<0>;
v0x63d1409bb690_0 .net "seed", 7 0, L_0x7e517decf9a8;  1 drivers
S_0x63d1409bb7e0 .scope module, "_2" "RNG" 4 37, 4 1 0, S_0x63d140986510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "seed";
    .port_info 3 /OUTPUT 8 "rnd";
v0x63d1409bba60_0 .net "clk", 0 0, v0x63d1409cf940_0;  alias, 1 drivers
v0x63d1409bbb50_0 .var "rnd", 7 0;
v0x63d1409bbc30_0 .net "rst", 0 0, v0x63d1409cf9e0_0;  alias, 1 drivers
L_0x7e517decf9f0 .functor BUFT 1, C4<01101010>, C4<0>, C4<0>, C4<0>;
v0x63d1409bbd20_0 .net "seed", 7 0, L_0x7e517decf9f0;  1 drivers
S_0x63d1409bbe60 .scope module, "_3" "RNG" 4 44, 4 1 0, S_0x63d140986510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "seed";
    .port_info 3 /OUTPUT 8 "rnd";
v0x63d1409bc0b0_0 .net "clk", 0 0, v0x63d1409cf940_0;  alias, 1 drivers
v0x63d1409bc170_0 .var "rnd", 7 0;
v0x63d1409bc250_0 .net "rst", 0 0, v0x63d1409cf9e0_0;  alias, 1 drivers
L_0x7e517decfa38 .functor BUFT 1, C4<10101011>, C4<0>, C4<0>, C4<0>;
v0x63d1409bc320_0 .net "seed", 7 0, L_0x7e517decfa38;  1 drivers
S_0x63d1409bc840 .scope module, "_mcc" "MCCAdder" 3 7, 5 1 0, S_0x63d14097dc10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "s";
v0x63d1409ceed0_0 .net "C", 3 -1, L_0x63d1409dbe30;  1 drivers
L_0x7e517decf918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63d1409cefd0_0 .net/2s *"_ivl_31", 0 0, L_0x7e517decf918;  1 drivers
v0x63d1409cf0b0_0 .net *"_ivl_37", 0 0, L_0x63d1409dc3e0;  1 drivers
v0x63d1409cf170_0 .net "a", 15 0, L_0x63d1409dc4d0;  alias, 1 drivers
v0x63d1409cf260_0 .net "b", 15 0, L_0x63d1409dc570;  alias, 1 drivers
v0x63d1409cf350_0 .net "s", 16 0, L_0x63d1409dc180;  alias, 1 drivers
L_0x63d1409d2c00 .part L_0x63d1409dc4d0, 0, 4;
L_0x63d1409d2ca0 .part L_0x63d1409dc570, 0, 4;
L_0x63d1409d2d40 .part L_0x63d1409dbe30, 0, 1;
L_0x63d1409d5bb0 .part L_0x63d1409dc4d0, 4, 4;
L_0x63d1409d5ce0 .part L_0x63d1409dc570, 4, 4;
L_0x63d1409d5e10 .part L_0x63d1409dbe30, 1, 1;
L_0x63d1409d8b70 .part L_0x63d1409dc4d0, 8, 4;
L_0x63d1409d8c10 .part L_0x63d1409dc570, 8, 4;
L_0x63d1409d8d00 .part L_0x63d1409dbe30, 2, 1;
L_0x63d1409dbaf0 .part L_0x63d1409dc4d0, 12, 4;
L_0x63d1409dbbf0 .part L_0x63d1409dc570, 12, 4;
L_0x63d1409dbc90 .part L_0x63d1409dbe30, 3, 1;
LS_0x63d1409dbe30_0_0 .concat8 [ 1 1 1 1], L_0x7e517decf918, L_0x63d1409d2b90, L_0x63d1409d5b40, L_0x63d1409d8b00;
LS_0x63d1409dbe30_0_4 .concat8 [ 1 0 0 0], L_0x63d1409dba80;
L_0x63d1409dbe30 .concat8 [ 4 1 0 0], LS_0x63d1409dbe30_0_0, LS_0x63d1409dbe30_0_4;
LS_0x63d1409dc180_0_0 .concat8 [ 4 4 4 4], L_0x63d1409d26f0, L_0x63d1409d56a0, L_0x63d1409d8660, L_0x63d1409db5e0;
LS_0x63d1409dc180_0_4 .concat8 [ 1 0 0 0], L_0x63d1409dc3e0;
L_0x63d1409dc180 .concat8 [ 16 1 0 0], LS_0x63d1409dc180_0_0, LS_0x63d1409dc180_0_4;
L_0x63d1409dc3e0 .part L_0x63d1409dbe30, 4, 1;
S_0x63d1409bc9f0 .scope generate, "gen_mcc[0]" "gen_mcc[0]" 5 10, 5 10 0, S_0x63d1409bc840;
 .timescale 0 0;
P_0x63d1409bcc10 .param/l "i" 1 5 10, +C4<00>;
S_0x63d1409bccf0 .scope module, "_mcc" "MCC4" 5 11, 5 23 0, S_0x63d1409bc9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63d1409d2680 .functor NOT 1, L_0x63d1409d2d40, C4<0>, C4<0>, C4<0>;
L_0x63d1409d2b90 .functor NOT 1, L_0x63d1409d2af0, C4<0>, C4<0>, C4<0>;
v0x63d1409c0b70_0 .net "C", 3 -1, L_0x63d1409d2790;  1 drivers
v0x63d1409c0c70_0 .net *"_ivl_32", 0 0, L_0x63d1409d2680;  1 drivers
v0x63d1409c0d50_0 .net *"_ivl_35", 0 0, L_0x63d1409d2af0;  1 drivers
v0x63d1409c0e10_0 .net "a", 3 0, L_0x63d1409d2c00;  1 drivers
v0x63d1409c0ef0_0 .net "b", 3 0, L_0x63d1409d2ca0;  1 drivers
v0x63d1409c0fd0_0 .net "cin", 0 0, L_0x63d1409d2d40;  1 drivers
v0x63d1409c1090_0 .net "cout", 0 0, L_0x63d1409d2b90;  1 drivers
v0x63d1409c1150_0 .net "s", 3 0, L_0x63d1409d26f0;  1 drivers
L_0x63d1409d03f0 .part L_0x63d1409d2c00, 0, 1;
L_0x63d1409d0490 .part L_0x63d1409d2ca0, 0, 1;
L_0x63d1409d0530 .part L_0x63d1409d2790, 0, 1;
L_0x63d1409d0e30 .part L_0x63d1409d2c00, 1, 1;
L_0x63d1409d0f50 .part L_0x63d1409d2ca0, 1, 1;
L_0x63d1409d1040 .part L_0x63d1409d2790, 1, 1;
L_0x63d1409d1930 .part L_0x63d1409d2c00, 2, 1;
L_0x63d1409d19d0 .part L_0x63d1409d2ca0, 2, 1;
L_0x63d1409d1ac0 .part L_0x63d1409d2790, 2, 1;
L_0x63d1409d2290 .part L_0x63d1409d2c00, 3, 1;
L_0x63d1409d2420 .part L_0x63d1409d2ca0, 3, 1;
L_0x63d1409d2550 .part L_0x63d1409d2790, 3, 1;
L_0x63d1409d26f0 .concat8 [ 1 1 1 1], L_0x63d1409d02a0, L_0x63d1409d0ce0, L_0x63d1409d17e0, L_0x63d1409d2140;
RS_0x7e517e4d76a8 .resolv tri, L_0x63d1409cfda0, L_0x63d1409cfee0, L_0x63d1409d0230;
RS_0x7e517e4d79a8 .resolv tri, L_0x63d1409d07e0, L_0x63d1409d0920, L_0x63d1409d0c70;
RS_0x7e517e4d7ca8 .resolv tri, L_0x63d1409d1340, L_0x63d1409d1450, L_0x63d1409d1770;
LS_0x63d1409d2790_0_0 .concat8 [ 1 1 1 1], L_0x63d1409d2680, RS_0x7e517e4d76a8, RS_0x7e517e4d79a8, RS_0x7e517e4d7ca8;
RS_0x7e517e4d7fa8 .resolv tri, L_0x63d1409d1ce0, L_0x63d1409d1df0, L_0x63d1409d20d0;
LS_0x63d1409d2790_0_4 .concat8 [ 1 0 0 0], RS_0x7e517e4d7fa8;
L_0x63d1409d2790 .concat8 [ 4 1 0 0], LS_0x63d1409d2790_0_0, LS_0x63d1409d2790_0_4;
L_0x63d1409d2af0 .part L_0x63d1409d2790, 4, 1;
S_0x63d1409bcf50 .scope generate, "gen_mcc[0]" "gen_mcc[0]" 5 34, 5 34 0, S_0x63d1409bccf0;
 .timescale 0 0;
P_0x63d1409bd170 .param/l "i" 1 5 34, +C4<00>;
S_0x63d1409bd250 .scope module, "_1" "MCC1" 5 35, 5 47 0, S_0x63d1409bcf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "_cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "_cout";
L_0x63d1409cfb90 .functor XOR 1, L_0x63d1409d03f0, L_0x63d1409d0490, C4<0>, C4<0>;
L_0x63d1409cfc60 .functor AND 1, L_0x63d1409d03f0, L_0x63d1409d0490, C4<1>, C4<1>;
L_0x7e517decf018 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
L_0x63d1409cfda0 .functor PMOS 1, L_0x7e517decf018, L_0x63d1409cfc60, C4<0>, C4<0>;
L_0x63d1409cfee0 .functor NMOS 1, L_0x63d1409cffd0, L_0x63d1409cfc60, C4<0>, C4<0>;
L_0x7e517decf060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63d1409cffd0 .functor NMOS 1, L_0x7e517decf060, L_0x63d1409d00e0, C4<0>, C4<0>;
L_0x63d1409d00e0 .functor NOT 1, L_0x63d1409cfb90, C4<0>, C4<0>, C4<0>;
L_0x63d1409d0230 .functor NMOS 1, L_0x63d1409d0530, L_0x63d1409cfb90, C4<0>, C4<0>;
L_0x63d1409d02a0 .functor XNOR 1, L_0x63d1409cfb90, L_0x63d1409d0530, C4<0>, C4<0>;
v0x63d1409bd4e0_0 .net "G", 0 0, L_0x63d1409cfc60;  1 drivers
v0x63d1409bd5c0_0 .net "P", 0 0, L_0x63d1409cfb90;  1 drivers
v0x63d1409bd680_0 .net "_cin", 0 0, L_0x63d1409d0530;  1 drivers
v0x63d1409bd750_0 .net8 "_cout", 0 0, RS_0x7e517e4d76a8;  3 drivers, strength-aware
v0x63d1409bd810_0 .net8 "_inter", 0 0, L_0x63d1409cffd0;  1 drivers, strength-aware
v0x63d1409bd920_0 .net *"_ivl_6", 0 0, L_0x63d1409d00e0;  1 drivers
v0x63d1409bda00_0 .net "_st0", 0 0, L_0x7e517decf060;  1 drivers
v0x63d1409bdac0_0 .net8 "_wk1", 0 0, L_0x7e517decf018;  1 drivers, strength-aware
v0x63d1409bdb80_0 .net "a", 0 0, L_0x63d1409d03f0;  1 drivers
v0x63d1409bdc40_0 .net "b", 0 0, L_0x63d1409d0490;  1 drivers
v0x63d1409bdd00_0 .net "s", 0 0, L_0x63d1409d02a0;  1 drivers
S_0x63d1409bde60 .scope generate, "gen_mcc[1]" "gen_mcc[1]" 5 34, 5 34 0, S_0x63d1409bccf0;
 .timescale 0 0;
P_0x63d1409be030 .param/l "i" 1 5 34, +C4<01>;
S_0x63d1409be0f0 .scope module, "_1" "MCC1" 5 35, 5 47 0, S_0x63d1409bde60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "_cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "_cout";
L_0x63d1409d05d0 .functor XOR 1, L_0x63d1409d0e30, L_0x63d1409d0f50, C4<0>, C4<0>;
L_0x63d1409d0670 .functor AND 1, L_0x63d1409d0e30, L_0x63d1409d0f50, C4<1>, C4<1>;
L_0x7e517decf0a8 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d07e0 .functor PMOS 1, L_0x7e517decf0a8, L_0x63d1409d0670, C4<0>, C4<0>;
L_0x63d1409d0920 .functor NMOS 1, L_0x63d1409d0a10, L_0x63d1409d0670, C4<0>, C4<0>;
L_0x7e517decf0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d0a10 .functor NMOS 1, L_0x7e517decf0f0, L_0x63d1409d0b20, C4<0>, C4<0>;
L_0x63d1409d0b20 .functor NOT 1, L_0x63d1409d05d0, C4<0>, C4<0>, C4<0>;
L_0x63d1409d0c70 .functor NMOS 1, L_0x63d1409d1040, L_0x63d1409d05d0, C4<0>, C4<0>;
L_0x63d1409d0ce0 .functor XNOR 1, L_0x63d1409d05d0, L_0x63d1409d1040, C4<0>, C4<0>;
v0x63d1409be350_0 .net "G", 0 0, L_0x63d1409d0670;  1 drivers
v0x63d1409be430_0 .net "P", 0 0, L_0x63d1409d05d0;  1 drivers
v0x63d1409be4f0_0 .net "_cin", 0 0, L_0x63d1409d1040;  1 drivers
v0x63d1409be5c0_0 .net8 "_cout", 0 0, RS_0x7e517e4d79a8;  3 drivers, strength-aware
v0x63d1409be680_0 .net8 "_inter", 0 0, L_0x63d1409d0a10;  1 drivers, strength-aware
v0x63d1409be790_0 .net *"_ivl_6", 0 0, L_0x63d1409d0b20;  1 drivers
v0x63d1409be870_0 .net "_st0", 0 0, L_0x7e517decf0f0;  1 drivers
v0x63d1409be930_0 .net8 "_wk1", 0 0, L_0x7e517decf0a8;  1 drivers, strength-aware
v0x63d1409be9f0_0 .net "a", 0 0, L_0x63d1409d0e30;  1 drivers
v0x63d1409beb40_0 .net "b", 0 0, L_0x63d1409d0f50;  1 drivers
v0x63d1409bec00_0 .net "s", 0 0, L_0x63d1409d0ce0;  1 drivers
S_0x63d1409bed60 .scope generate, "gen_mcc[2]" "gen_mcc[2]" 5 34, 5 34 0, S_0x63d1409bccf0;
 .timescale 0 0;
P_0x63d1409bef10 .param/l "i" 1 5 34, +C4<010>;
S_0x63d1409befd0 .scope module, "_1" "MCC1" 5 35, 5 47 0, S_0x63d1409bed60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "_cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "_cout";
L_0x63d1409d1170 .functor XOR 1, L_0x63d1409d1930, L_0x63d1409d19d0, C4<0>, C4<0>;
L_0x63d1409d11e0 .functor AND 1, L_0x63d1409d1930, L_0x63d1409d19d0, C4<1>, C4<1>;
L_0x7e517decf138 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d1340 .functor PMOS 1, L_0x7e517decf138, L_0x63d1409d11e0, C4<0>, C4<0>;
L_0x63d1409d1450 .functor NMOS 1, L_0x63d1409d1510, L_0x63d1409d11e0, C4<0>, C4<0>;
L_0x7e517decf180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d1510 .functor NMOS 1, L_0x7e517decf180, L_0x63d1409d1620, C4<0>, C4<0>;
L_0x63d1409d1620 .functor NOT 1, L_0x63d1409d1170, C4<0>, C4<0>, C4<0>;
L_0x63d1409d1770 .functor NMOS 1, L_0x63d1409d1ac0, L_0x63d1409d1170, C4<0>, C4<0>;
L_0x63d1409d17e0 .functor XNOR 1, L_0x63d1409d1170, L_0x63d1409d1ac0, C4<0>, C4<0>;
v0x63d1409bf260_0 .net "G", 0 0, L_0x63d1409d11e0;  1 drivers
v0x63d1409bf340_0 .net "P", 0 0, L_0x63d1409d1170;  1 drivers
v0x63d1409bf400_0 .net "_cin", 0 0, L_0x63d1409d1ac0;  1 drivers
v0x63d1409bf4d0_0 .net8 "_cout", 0 0, RS_0x7e517e4d7ca8;  3 drivers, strength-aware
v0x63d1409bf590_0 .net8 "_inter", 0 0, L_0x63d1409d1510;  1 drivers, strength-aware
v0x63d1409bf6a0_0 .net *"_ivl_6", 0 0, L_0x63d1409d1620;  1 drivers
v0x63d1409bf780_0 .net "_st0", 0 0, L_0x7e517decf180;  1 drivers
v0x63d1409bf840_0 .net8 "_wk1", 0 0, L_0x7e517decf138;  1 drivers, strength-aware
v0x63d1409bf900_0 .net "a", 0 0, L_0x63d1409d1930;  1 drivers
v0x63d1409bfa50_0 .net "b", 0 0, L_0x63d1409d19d0;  1 drivers
v0x63d1409bfb10_0 .net "s", 0 0, L_0x63d1409d17e0;  1 drivers
S_0x63d1409bfc70 .scope generate, "gen_mcc[3]" "gen_mcc[3]" 5 34, 5 34 0, S_0x63d1409bccf0;
 .timescale 0 0;
P_0x63d1409bfe20 .param/l "i" 1 5 34, +C4<011>;
S_0x63d1409bff00 .scope module, "_1" "MCC1" 5 35, 5 47 0, S_0x63d1409bfc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "_cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "_cout";
L_0x63d1409d1b60 .functor XOR 1, L_0x63d1409d2290, L_0x63d1409d2420, C4<0>, C4<0>;
L_0x63d1409d1bd0 .functor AND 1, L_0x63d1409d2290, L_0x63d1409d2420, C4<1>, C4<1>;
L_0x7e517decf1c8 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d1ce0 .functor PMOS 1, L_0x7e517decf1c8, L_0x63d1409d1bd0, C4<0>, C4<0>;
L_0x63d1409d1df0 .functor NMOS 1, L_0x63d1409d1eb0, L_0x63d1409d1bd0, C4<0>, C4<0>;
L_0x7e517decf210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d1eb0 .functor NMOS 1, L_0x7e517decf210, L_0x63d1409d1fc0, C4<0>, C4<0>;
L_0x63d1409d1fc0 .functor NOT 1, L_0x63d1409d1b60, C4<0>, C4<0>, C4<0>;
L_0x63d1409d20d0 .functor NMOS 1, L_0x63d1409d2550, L_0x63d1409d1b60, C4<0>, C4<0>;
L_0x63d1409d2140 .functor XNOR 1, L_0x63d1409d1b60, L_0x63d1409d2550, C4<0>, C4<0>;
v0x63d1409c0160_0 .net "G", 0 0, L_0x63d1409d1bd0;  1 drivers
v0x63d1409c0240_0 .net "P", 0 0, L_0x63d1409d1b60;  1 drivers
v0x63d1409c0300_0 .net "_cin", 0 0, L_0x63d1409d2550;  1 drivers
v0x63d1409c03d0_0 .net8 "_cout", 0 0, RS_0x7e517e4d7fa8;  3 drivers, strength-aware
v0x63d1409c0490_0 .net8 "_inter", 0 0, L_0x63d1409d1eb0;  1 drivers, strength-aware
v0x63d1409c05a0_0 .net *"_ivl_6", 0 0, L_0x63d1409d1fc0;  1 drivers
v0x63d1409c0680_0 .net "_st0", 0 0, L_0x7e517decf210;  1 drivers
v0x63d1409c0740_0 .net8 "_wk1", 0 0, L_0x7e517decf1c8;  1 drivers, strength-aware
v0x63d1409c0800_0 .net "a", 0 0, L_0x63d1409d2290;  1 drivers
v0x63d1409c0950_0 .net "b", 0 0, L_0x63d1409d2420;  1 drivers
v0x63d1409c0a10_0 .net "s", 0 0, L_0x63d1409d2140;  1 drivers
S_0x63d1409c12d0 .scope generate, "gen_mcc[1]" "gen_mcc[1]" 5 10, 5 10 0, S_0x63d1409bc840;
 .timescale 0 0;
P_0x63d1409c14f0 .param/l "i" 1 5 10, +C4<01>;
S_0x63d1409c15b0 .scope module, "_mcc" "MCC4" 5 11, 5 23 0, S_0x63d1409c12d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63d1409d5630 .functor NOT 1, L_0x63d1409d5e10, C4<0>, C4<0>, C4<0>;
L_0x63d1409d5b40 .functor NOT 1, L_0x63d1409d5aa0, C4<0>, C4<0>, C4<0>;
v0x63d1409c54c0_0 .net "C", 3 -1, L_0x63d1409d5740;  1 drivers
v0x63d1409c55c0_0 .net *"_ivl_32", 0 0, L_0x63d1409d5630;  1 drivers
v0x63d1409c56a0_0 .net *"_ivl_35", 0 0, L_0x63d1409d5aa0;  1 drivers
v0x63d1409c5760_0 .net "a", 3 0, L_0x63d1409d5bb0;  1 drivers
v0x63d1409c5840_0 .net "b", 3 0, L_0x63d1409d5ce0;  1 drivers
v0x63d1409c5920_0 .net "cin", 0 0, L_0x63d1409d5e10;  1 drivers
v0x63d1409c59e0_0 .net "cout", 0 0, L_0x63d1409d5b40;  1 drivers
v0x63d1409c5aa0_0 .net "s", 3 0, L_0x63d1409d56a0;  1 drivers
L_0x63d1409d3500 .part L_0x63d1409d5bb0, 0, 1;
L_0x63d1409d35a0 .part L_0x63d1409d5ce0, 0, 1;
L_0x63d1409d3640 .part L_0x63d1409d5740, 0, 1;
L_0x63d1409d3e70 .part L_0x63d1409d5bb0, 1, 1;
L_0x63d1409d3f90 .part L_0x63d1409d5ce0, 1, 1;
L_0x63d1409d4080 .part L_0x63d1409d5740, 1, 1;
L_0x63d1409d48e0 .part L_0x63d1409d5bb0, 2, 1;
L_0x63d1409d4980 .part L_0x63d1409d5ce0, 2, 1;
L_0x63d1409d4a70 .part L_0x63d1409d5740, 2, 1;
L_0x63d1409d5240 .part L_0x63d1409d5bb0, 3, 1;
L_0x63d1409d53d0 .part L_0x63d1409d5ce0, 3, 1;
L_0x63d1409d5500 .part L_0x63d1409d5740, 3, 1;
L_0x63d1409d56a0 .concat8 [ 1 1 1 1], L_0x63d1409d33b0, L_0x63d1409d3d20, L_0x63d1409d4790, L_0x63d1409d50f0;
RS_0x7e517e4d8518 .resolv tri, L_0x63d1409d2fa0, L_0x63d1409d3060, L_0x63d1409d3340;
RS_0x7e517e4d8818 .resolv tri, L_0x63d1409d3860, L_0x63d1409d39a0, L_0x63d1409d3cb0;
RS_0x7e517e4d8b18 .resolv tri, L_0x63d1409d42f0, L_0x63d1409d4400, L_0x63d1409d4720;
LS_0x63d1409d5740_0_0 .concat8 [ 1 1 1 1], L_0x63d1409d5630, RS_0x7e517e4d8518, RS_0x7e517e4d8818, RS_0x7e517e4d8b18;
RS_0x7e517e4d8e18 .resolv tri, L_0x63d1409d4c90, L_0x63d1409d4da0, L_0x63d1409d5080;
LS_0x63d1409d5740_0_4 .concat8 [ 1 0 0 0], RS_0x7e517e4d8e18;
L_0x63d1409d5740 .concat8 [ 4 1 0 0], LS_0x63d1409d5740_0_0, LS_0x63d1409d5740_0_4;
L_0x63d1409d5aa0 .part L_0x63d1409d5740, 4, 1;
S_0x63d1409c1810 .scope generate, "gen_mcc[0]" "gen_mcc[0]" 5 34, 5 34 0, S_0x63d1409c15b0;
 .timescale 0 0;
P_0x63d1409c1a30 .param/l "i" 1 5 34, +C4<00>;
S_0x63d1409c1b10 .scope module, "_1" "MCC1" 5 35, 5 47 0, S_0x63d1409c1810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "_cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "_cout";
L_0x63d1409d2de0 .functor XOR 1, L_0x63d1409d3500, L_0x63d1409d35a0, C4<0>, C4<0>;
L_0x63d1409d2e50 .functor AND 1, L_0x63d1409d3500, L_0x63d1409d35a0, C4<1>, C4<1>;
L_0x7e517decf258 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d2fa0 .functor PMOS 1, L_0x7e517decf258, L_0x63d1409d2e50, C4<0>, C4<0>;
L_0x63d1409d3060 .functor NMOS 1, L_0x63d1409d3120, L_0x63d1409d2e50, C4<0>, C4<0>;
L_0x7e517decf2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d3120 .functor NMOS 1, L_0x7e517decf2a0, L_0x63d1409d3230, C4<0>, C4<0>;
L_0x63d1409d3230 .functor NOT 1, L_0x63d1409d2de0, C4<0>, C4<0>, C4<0>;
L_0x63d1409d3340 .functor NMOS 1, L_0x63d1409d3640, L_0x63d1409d2de0, C4<0>, C4<0>;
L_0x63d1409d33b0 .functor XNOR 1, L_0x63d1409d2de0, L_0x63d1409d3640, C4<0>, C4<0>;
v0x63d1409c1da0_0 .net "G", 0 0, L_0x63d1409d2e50;  1 drivers
v0x63d1409c1e80_0 .net "P", 0 0, L_0x63d1409d2de0;  1 drivers
v0x63d1409c1f40_0 .net "_cin", 0 0, L_0x63d1409d3640;  1 drivers
v0x63d1409c2010_0 .net8 "_cout", 0 0, RS_0x7e517e4d8518;  3 drivers, strength-aware
v0x63d1409c20d0_0 .net8 "_inter", 0 0, L_0x63d1409d3120;  1 drivers, strength-aware
v0x63d1409c21e0_0 .net *"_ivl_6", 0 0, L_0x63d1409d3230;  1 drivers
v0x63d1409c22c0_0 .net "_st0", 0 0, L_0x7e517decf2a0;  1 drivers
v0x63d1409c2380_0 .net8 "_wk1", 0 0, L_0x7e517decf258;  1 drivers, strength-aware
v0x63d1409c2440_0 .net "a", 0 0, L_0x63d1409d3500;  1 drivers
v0x63d1409c2590_0 .net "b", 0 0, L_0x63d1409d35a0;  1 drivers
v0x63d1409c2650_0 .net "s", 0 0, L_0x63d1409d33b0;  1 drivers
S_0x63d1409c27b0 .scope generate, "gen_mcc[1]" "gen_mcc[1]" 5 34, 5 34 0, S_0x63d1409c15b0;
 .timescale 0 0;
P_0x63d1409c2980 .param/l "i" 1 5 34, +C4<01>;
S_0x63d1409c2a40 .scope module, "_1" "MCC1" 5 35, 5 47 0, S_0x63d1409c27b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "_cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "_cout";
L_0x63d1409d36e0 .functor XOR 1, L_0x63d1409d3e70, L_0x63d1409d3f90, C4<0>, C4<0>;
L_0x63d1409d3750 .functor AND 1, L_0x63d1409d3e70, L_0x63d1409d3f90, C4<1>, C4<1>;
L_0x7e517decf2e8 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d3860 .functor PMOS 1, L_0x7e517decf2e8, L_0x63d1409d3750, C4<0>, C4<0>;
L_0x63d1409d39a0 .functor NMOS 1, L_0x63d1409d3a90, L_0x63d1409d3750, C4<0>, C4<0>;
L_0x7e517decf330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d3a90 .functor NMOS 1, L_0x7e517decf330, L_0x63d1409d3ba0, C4<0>, C4<0>;
L_0x63d1409d3ba0 .functor NOT 1, L_0x63d1409d36e0, C4<0>, C4<0>, C4<0>;
L_0x63d1409d3cb0 .functor NMOS 1, L_0x63d1409d4080, L_0x63d1409d36e0, C4<0>, C4<0>;
L_0x63d1409d3d20 .functor XNOR 1, L_0x63d1409d36e0, L_0x63d1409d4080, C4<0>, C4<0>;
v0x63d1409c2ca0_0 .net "G", 0 0, L_0x63d1409d3750;  1 drivers
v0x63d1409c2d80_0 .net "P", 0 0, L_0x63d1409d36e0;  1 drivers
v0x63d1409c2e40_0 .net "_cin", 0 0, L_0x63d1409d4080;  1 drivers
v0x63d1409c2f10_0 .net8 "_cout", 0 0, RS_0x7e517e4d8818;  3 drivers, strength-aware
v0x63d1409c2fd0_0 .net8 "_inter", 0 0, L_0x63d1409d3a90;  1 drivers, strength-aware
v0x63d1409c30e0_0 .net *"_ivl_6", 0 0, L_0x63d1409d3ba0;  1 drivers
v0x63d1409c31c0_0 .net "_st0", 0 0, L_0x7e517decf330;  1 drivers
v0x63d1409c3280_0 .net8 "_wk1", 0 0, L_0x7e517decf2e8;  1 drivers, strength-aware
v0x63d1409c3340_0 .net "a", 0 0, L_0x63d1409d3e70;  1 drivers
v0x63d1409c3490_0 .net "b", 0 0, L_0x63d1409d3f90;  1 drivers
v0x63d1409c3550_0 .net "s", 0 0, L_0x63d1409d3d20;  1 drivers
S_0x63d1409c36b0 .scope generate, "gen_mcc[2]" "gen_mcc[2]" 5 34, 5 34 0, S_0x63d1409c15b0;
 .timescale 0 0;
P_0x63d1409c3860 .param/l "i" 1 5 34, +C4<010>;
S_0x63d1409c3920 .scope module, "_1" "MCC1" 5 35, 5 47 0, S_0x63d1409c36b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "_cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "_cout";
L_0x63d1409d4170 .functor XOR 1, L_0x63d1409d48e0, L_0x63d1409d4980, C4<0>, C4<0>;
L_0x63d1409d41e0 .functor AND 1, L_0x63d1409d48e0, L_0x63d1409d4980, C4<1>, C4<1>;
L_0x7e517decf378 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d42f0 .functor PMOS 1, L_0x7e517decf378, L_0x63d1409d41e0, C4<0>, C4<0>;
L_0x63d1409d4400 .functor NMOS 1, L_0x63d1409d44c0, L_0x63d1409d41e0, C4<0>, C4<0>;
L_0x7e517decf3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d44c0 .functor NMOS 1, L_0x7e517decf3c0, L_0x63d1409d45d0, C4<0>, C4<0>;
L_0x63d1409d45d0 .functor NOT 1, L_0x63d1409d4170, C4<0>, C4<0>, C4<0>;
L_0x63d1409d4720 .functor NMOS 1, L_0x63d1409d4a70, L_0x63d1409d4170, C4<0>, C4<0>;
L_0x63d1409d4790 .functor XNOR 1, L_0x63d1409d4170, L_0x63d1409d4a70, C4<0>, C4<0>;
v0x63d1409c3bb0_0 .net "G", 0 0, L_0x63d1409d41e0;  1 drivers
v0x63d1409c3c90_0 .net "P", 0 0, L_0x63d1409d4170;  1 drivers
v0x63d1409c3d50_0 .net "_cin", 0 0, L_0x63d1409d4a70;  1 drivers
v0x63d1409c3e20_0 .net8 "_cout", 0 0, RS_0x7e517e4d8b18;  3 drivers, strength-aware
v0x63d1409c3ee0_0 .net8 "_inter", 0 0, L_0x63d1409d44c0;  1 drivers, strength-aware
v0x63d1409c3ff0_0 .net *"_ivl_6", 0 0, L_0x63d1409d45d0;  1 drivers
v0x63d1409c40d0_0 .net "_st0", 0 0, L_0x7e517decf3c0;  1 drivers
v0x63d1409c4190_0 .net8 "_wk1", 0 0, L_0x7e517decf378;  1 drivers, strength-aware
v0x63d1409c4250_0 .net "a", 0 0, L_0x63d1409d48e0;  1 drivers
v0x63d1409c43a0_0 .net "b", 0 0, L_0x63d1409d4980;  1 drivers
v0x63d1409c4460_0 .net "s", 0 0, L_0x63d1409d4790;  1 drivers
S_0x63d1409c45c0 .scope generate, "gen_mcc[3]" "gen_mcc[3]" 5 34, 5 34 0, S_0x63d1409c15b0;
 .timescale 0 0;
P_0x63d1409c4770 .param/l "i" 1 5 34, +C4<011>;
S_0x63d1409c4850 .scope module, "_1" "MCC1" 5 35, 5 47 0, S_0x63d1409c45c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "_cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "_cout";
L_0x63d1409d4b10 .functor XOR 1, L_0x63d1409d5240, L_0x63d1409d53d0, C4<0>, C4<0>;
L_0x63d1409d4b80 .functor AND 1, L_0x63d1409d5240, L_0x63d1409d53d0, C4<1>, C4<1>;
L_0x7e517decf408 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d4c90 .functor PMOS 1, L_0x7e517decf408, L_0x63d1409d4b80, C4<0>, C4<0>;
L_0x63d1409d4da0 .functor NMOS 1, L_0x63d1409d4e60, L_0x63d1409d4b80, C4<0>, C4<0>;
L_0x7e517decf450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d4e60 .functor NMOS 1, L_0x7e517decf450, L_0x63d1409d4f70, C4<0>, C4<0>;
L_0x63d1409d4f70 .functor NOT 1, L_0x63d1409d4b10, C4<0>, C4<0>, C4<0>;
L_0x63d1409d5080 .functor NMOS 1, L_0x63d1409d5500, L_0x63d1409d4b10, C4<0>, C4<0>;
L_0x63d1409d50f0 .functor XNOR 1, L_0x63d1409d4b10, L_0x63d1409d5500, C4<0>, C4<0>;
v0x63d1409c4ab0_0 .net "G", 0 0, L_0x63d1409d4b80;  1 drivers
v0x63d1409c4b90_0 .net "P", 0 0, L_0x63d1409d4b10;  1 drivers
v0x63d1409c4c50_0 .net "_cin", 0 0, L_0x63d1409d5500;  1 drivers
v0x63d1409c4d20_0 .net8 "_cout", 0 0, RS_0x7e517e4d8e18;  3 drivers, strength-aware
v0x63d1409c4de0_0 .net8 "_inter", 0 0, L_0x63d1409d4e60;  1 drivers, strength-aware
v0x63d1409c4ef0_0 .net *"_ivl_6", 0 0, L_0x63d1409d4f70;  1 drivers
v0x63d1409c4fd0_0 .net "_st0", 0 0, L_0x7e517decf450;  1 drivers
v0x63d1409c5090_0 .net8 "_wk1", 0 0, L_0x7e517decf408;  1 drivers, strength-aware
v0x63d1409c5150_0 .net "a", 0 0, L_0x63d1409d5240;  1 drivers
v0x63d1409c52a0_0 .net "b", 0 0, L_0x63d1409d53d0;  1 drivers
v0x63d1409c5360_0 .net "s", 0 0, L_0x63d1409d50f0;  1 drivers
S_0x63d1409c5c20 .scope generate, "gen_mcc[2]" "gen_mcc[2]" 5 10, 5 10 0, S_0x63d1409bc840;
 .timescale 0 0;
P_0x63d1409c5e20 .param/l "i" 1 5 10, +C4<010>;
S_0x63d1409c5ee0 .scope module, "_mcc" "MCC4" 5 11, 5 23 0, S_0x63d1409c5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63d1409d85f0 .functor NOT 1, L_0x63d1409d8d00, C4<0>, C4<0>, C4<0>;
L_0x63d1409d8b00 .functor NOT 1, L_0x63d1409d8a60, C4<0>, C4<0>, C4<0>;
v0x63d1409c9e20_0 .net "C", 3 -1, L_0x63d1409d8700;  1 drivers
v0x63d1409c9f20_0 .net *"_ivl_32", 0 0, L_0x63d1409d85f0;  1 drivers
v0x63d1409ca000_0 .net *"_ivl_35", 0 0, L_0x63d1409d8a60;  1 drivers
v0x63d1409ca0c0_0 .net "a", 3 0, L_0x63d1409d8b70;  1 drivers
v0x63d1409ca1a0_0 .net "b", 3 0, L_0x63d1409d8c10;  1 drivers
v0x63d1409ca280_0 .net "cin", 0 0, L_0x63d1409d8d00;  1 drivers
v0x63d1409ca340_0 .net "cout", 0 0, L_0x63d1409d8b00;  1 drivers
v0x63d1409ca400_0 .net "s", 3 0, L_0x63d1409d8660;  1 drivers
L_0x63d1409d64f0 .part L_0x63d1409d8b70, 0, 1;
L_0x63d1409d6590 .part L_0x63d1409d8c10, 0, 1;
L_0x63d1409d6630 .part L_0x63d1409d8700, 0, 1;
L_0x63d1409d6e30 .part L_0x63d1409d8b70, 1, 1;
L_0x63d1409d6f50 .part L_0x63d1409d8c10, 1, 1;
L_0x63d1409d7040 .part L_0x63d1409d8700, 1, 1;
L_0x63d1409d78a0 .part L_0x63d1409d8b70, 2, 1;
L_0x63d1409d7940 .part L_0x63d1409d8c10, 2, 1;
L_0x63d1409d7a30 .part L_0x63d1409d8700, 2, 1;
L_0x63d1409d8200 .part L_0x63d1409d8b70, 3, 1;
L_0x63d1409d8390 .part L_0x63d1409d8c10, 3, 1;
L_0x63d1409d84c0 .part L_0x63d1409d8700, 3, 1;
L_0x63d1409d8660 .concat8 [ 1 1 1 1], L_0x63d1409d6430, L_0x63d1409d6ce0, L_0x63d1409d7750, L_0x63d1409d80b0;
RS_0x7e517e4d9388 .resolv tri, L_0x63d1409d5f90, L_0x63d1409d60a0, L_0x63d1409d63c0;
RS_0x7e517e4d9688 .resolv tri, L_0x63d1409d6850, L_0x63d1409d6960, L_0x63d1409d6c70;
RS_0x7e517e4d9988 .resolv tri, L_0x63d1409d72b0, L_0x63d1409d73c0, L_0x63d1409d76e0;
LS_0x63d1409d8700_0_0 .concat8 [ 1 1 1 1], L_0x63d1409d85f0, RS_0x7e517e4d9388, RS_0x7e517e4d9688, RS_0x7e517e4d9988;
RS_0x7e517e4d9c88 .resolv tri, L_0x63d1409d7c50, L_0x63d1409d7d60, L_0x63d1409d8040;
LS_0x63d1409d8700_0_4 .concat8 [ 1 0 0 0], RS_0x7e517e4d9c88;
L_0x63d1409d8700 .concat8 [ 4 1 0 0], LS_0x63d1409d8700_0_0, LS_0x63d1409d8700_0_4;
L_0x63d1409d8a60 .part L_0x63d1409d8700, 4, 1;
S_0x63d1409c6170 .scope generate, "gen_mcc[0]" "gen_mcc[0]" 5 34, 5 34 0, S_0x63d1409c5ee0;
 .timescale 0 0;
P_0x63d1409c6390 .param/l "i" 1 5 34, +C4<00>;
S_0x63d1409c6470 .scope module, "_1" "MCC1" 5 35, 5 47 0, S_0x63d1409c6170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "_cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "_cout";
L_0x63d1409d5eb0 .functor XOR 1, L_0x63d1409d64f0, L_0x63d1409d6590, C4<0>, C4<0>;
L_0x63d1409d5f20 .functor AND 1, L_0x63d1409d64f0, L_0x63d1409d6590, C4<1>, C4<1>;
L_0x7e517decf498 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d5f90 .functor PMOS 1, L_0x7e517decf498, L_0x63d1409d5f20, C4<0>, C4<0>;
L_0x63d1409d60a0 .functor NMOS 1, L_0x63d1409d6160, L_0x63d1409d5f20, C4<0>, C4<0>;
L_0x7e517decf4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d6160 .functor NMOS 1, L_0x7e517decf4e0, L_0x63d1409d6270, C4<0>, C4<0>;
L_0x63d1409d6270 .functor NOT 1, L_0x63d1409d5eb0, C4<0>, C4<0>, C4<0>;
L_0x63d1409d63c0 .functor NMOS 1, L_0x63d1409d6630, L_0x63d1409d5eb0, C4<0>, C4<0>;
L_0x63d1409d6430 .functor XNOR 1, L_0x63d1409d5eb0, L_0x63d1409d6630, C4<0>, C4<0>;
v0x63d1409c6700_0 .net "G", 0 0, L_0x63d1409d5f20;  1 drivers
v0x63d1409c67e0_0 .net "P", 0 0, L_0x63d1409d5eb0;  1 drivers
v0x63d1409c68a0_0 .net "_cin", 0 0, L_0x63d1409d6630;  1 drivers
v0x63d1409c6970_0 .net8 "_cout", 0 0, RS_0x7e517e4d9388;  3 drivers, strength-aware
v0x63d1409c6a30_0 .net8 "_inter", 0 0, L_0x63d1409d6160;  1 drivers, strength-aware
v0x63d1409c6b40_0 .net *"_ivl_6", 0 0, L_0x63d1409d6270;  1 drivers
v0x63d1409c6c20_0 .net "_st0", 0 0, L_0x7e517decf4e0;  1 drivers
v0x63d1409c6ce0_0 .net8 "_wk1", 0 0, L_0x7e517decf498;  1 drivers, strength-aware
v0x63d1409c6da0_0 .net "a", 0 0, L_0x63d1409d64f0;  1 drivers
v0x63d1409c6ef0_0 .net "b", 0 0, L_0x63d1409d6590;  1 drivers
v0x63d1409c6fb0_0 .net "s", 0 0, L_0x63d1409d6430;  1 drivers
S_0x63d1409c7110 .scope generate, "gen_mcc[1]" "gen_mcc[1]" 5 34, 5 34 0, S_0x63d1409c5ee0;
 .timescale 0 0;
P_0x63d1409c72e0 .param/l "i" 1 5 34, +C4<01>;
S_0x63d1409c73a0 .scope module, "_1" "MCC1" 5 35, 5 47 0, S_0x63d1409c7110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "_cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "_cout";
L_0x63d1409d66d0 .functor XOR 1, L_0x63d1409d6e30, L_0x63d1409d6f50, C4<0>, C4<0>;
L_0x63d1409d6740 .functor AND 1, L_0x63d1409d6e30, L_0x63d1409d6f50, C4<1>, C4<1>;
L_0x7e517decf528 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d6850 .functor PMOS 1, L_0x7e517decf528, L_0x63d1409d6740, C4<0>, C4<0>;
L_0x63d1409d6960 .functor NMOS 1, L_0x63d1409d6a50, L_0x63d1409d6740, C4<0>, C4<0>;
L_0x7e517decf570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d6a50 .functor NMOS 1, L_0x7e517decf570, L_0x63d1409d6b60, C4<0>, C4<0>;
L_0x63d1409d6b60 .functor NOT 1, L_0x63d1409d66d0, C4<0>, C4<0>, C4<0>;
L_0x63d1409d6c70 .functor NMOS 1, L_0x63d1409d7040, L_0x63d1409d66d0, C4<0>, C4<0>;
L_0x63d1409d6ce0 .functor XNOR 1, L_0x63d1409d66d0, L_0x63d1409d7040, C4<0>, C4<0>;
v0x63d1409c7600_0 .net "G", 0 0, L_0x63d1409d6740;  1 drivers
v0x63d1409c76e0_0 .net "P", 0 0, L_0x63d1409d66d0;  1 drivers
v0x63d1409c77a0_0 .net "_cin", 0 0, L_0x63d1409d7040;  1 drivers
v0x63d1409c7870_0 .net8 "_cout", 0 0, RS_0x7e517e4d9688;  3 drivers, strength-aware
v0x63d1409c7930_0 .net8 "_inter", 0 0, L_0x63d1409d6a50;  1 drivers, strength-aware
v0x63d1409c7a40_0 .net *"_ivl_6", 0 0, L_0x63d1409d6b60;  1 drivers
v0x63d1409c7b20_0 .net "_st0", 0 0, L_0x7e517decf570;  1 drivers
v0x63d1409c7be0_0 .net8 "_wk1", 0 0, L_0x7e517decf528;  1 drivers, strength-aware
v0x63d1409c7ca0_0 .net "a", 0 0, L_0x63d1409d6e30;  1 drivers
v0x63d1409c7df0_0 .net "b", 0 0, L_0x63d1409d6f50;  1 drivers
v0x63d1409c7eb0_0 .net "s", 0 0, L_0x63d1409d6ce0;  1 drivers
S_0x63d1409c8010 .scope generate, "gen_mcc[2]" "gen_mcc[2]" 5 34, 5 34 0, S_0x63d1409c5ee0;
 .timescale 0 0;
P_0x63d1409c81c0 .param/l "i" 1 5 34, +C4<010>;
S_0x63d1409c8280 .scope module, "_1" "MCC1" 5 35, 5 47 0, S_0x63d1409c8010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "_cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "_cout";
L_0x63d1409d7130 .functor XOR 1, L_0x63d1409d78a0, L_0x63d1409d7940, C4<0>, C4<0>;
L_0x63d1409d71a0 .functor AND 1, L_0x63d1409d78a0, L_0x63d1409d7940, C4<1>, C4<1>;
L_0x7e517decf5b8 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d72b0 .functor PMOS 1, L_0x7e517decf5b8, L_0x63d1409d71a0, C4<0>, C4<0>;
L_0x63d1409d73c0 .functor NMOS 1, L_0x63d1409d7480, L_0x63d1409d71a0, C4<0>, C4<0>;
L_0x7e517decf600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d7480 .functor NMOS 1, L_0x7e517decf600, L_0x63d1409d7590, C4<0>, C4<0>;
L_0x63d1409d7590 .functor NOT 1, L_0x63d1409d7130, C4<0>, C4<0>, C4<0>;
L_0x63d1409d76e0 .functor NMOS 1, L_0x63d1409d7a30, L_0x63d1409d7130, C4<0>, C4<0>;
L_0x63d1409d7750 .functor XNOR 1, L_0x63d1409d7130, L_0x63d1409d7a30, C4<0>, C4<0>;
v0x63d1409c8510_0 .net "G", 0 0, L_0x63d1409d71a0;  1 drivers
v0x63d1409c85f0_0 .net "P", 0 0, L_0x63d1409d7130;  1 drivers
v0x63d1409c86b0_0 .net "_cin", 0 0, L_0x63d1409d7a30;  1 drivers
v0x63d1409c8780_0 .net8 "_cout", 0 0, RS_0x7e517e4d9988;  3 drivers, strength-aware
v0x63d1409c8840_0 .net8 "_inter", 0 0, L_0x63d1409d7480;  1 drivers, strength-aware
v0x63d1409c8950_0 .net *"_ivl_6", 0 0, L_0x63d1409d7590;  1 drivers
v0x63d1409c8a30_0 .net "_st0", 0 0, L_0x7e517decf600;  1 drivers
v0x63d1409c8af0_0 .net8 "_wk1", 0 0, L_0x7e517decf5b8;  1 drivers, strength-aware
v0x63d1409c8bb0_0 .net "a", 0 0, L_0x63d1409d78a0;  1 drivers
v0x63d1409c8d00_0 .net "b", 0 0, L_0x63d1409d7940;  1 drivers
v0x63d1409c8dc0_0 .net "s", 0 0, L_0x63d1409d7750;  1 drivers
S_0x63d1409c8f20 .scope generate, "gen_mcc[3]" "gen_mcc[3]" 5 34, 5 34 0, S_0x63d1409c5ee0;
 .timescale 0 0;
P_0x63d1409c90d0 .param/l "i" 1 5 34, +C4<011>;
S_0x63d1409c91b0 .scope module, "_1" "MCC1" 5 35, 5 47 0, S_0x63d1409c8f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "_cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "_cout";
L_0x63d1409d7ad0 .functor XOR 1, L_0x63d1409d8200, L_0x63d1409d8390, C4<0>, C4<0>;
L_0x63d1409d7b40 .functor AND 1, L_0x63d1409d8200, L_0x63d1409d8390, C4<1>, C4<1>;
L_0x7e517decf648 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d7c50 .functor PMOS 1, L_0x7e517decf648, L_0x63d1409d7b40, C4<0>, C4<0>;
L_0x63d1409d7d60 .functor NMOS 1, L_0x63d1409d7e20, L_0x63d1409d7b40, C4<0>, C4<0>;
L_0x7e517decf690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d7e20 .functor NMOS 1, L_0x7e517decf690, L_0x63d1409d7f30, C4<0>, C4<0>;
L_0x63d1409d7f30 .functor NOT 1, L_0x63d1409d7ad0, C4<0>, C4<0>, C4<0>;
L_0x63d1409d8040 .functor NMOS 1, L_0x63d1409d84c0, L_0x63d1409d7ad0, C4<0>, C4<0>;
L_0x63d1409d80b0 .functor XNOR 1, L_0x63d1409d7ad0, L_0x63d1409d84c0, C4<0>, C4<0>;
v0x63d1409c9410_0 .net "G", 0 0, L_0x63d1409d7b40;  1 drivers
v0x63d1409c94f0_0 .net "P", 0 0, L_0x63d1409d7ad0;  1 drivers
v0x63d1409c95b0_0 .net "_cin", 0 0, L_0x63d1409d84c0;  1 drivers
v0x63d1409c9680_0 .net8 "_cout", 0 0, RS_0x7e517e4d9c88;  3 drivers, strength-aware
v0x63d1409c9740_0 .net8 "_inter", 0 0, L_0x63d1409d7e20;  1 drivers, strength-aware
v0x63d1409c9850_0 .net *"_ivl_6", 0 0, L_0x63d1409d7f30;  1 drivers
v0x63d1409c9930_0 .net "_st0", 0 0, L_0x7e517decf690;  1 drivers
v0x63d1409c99f0_0 .net8 "_wk1", 0 0, L_0x7e517decf648;  1 drivers, strength-aware
v0x63d1409c9ab0_0 .net "a", 0 0, L_0x63d1409d8200;  1 drivers
v0x63d1409c9c00_0 .net "b", 0 0, L_0x63d1409d8390;  1 drivers
v0x63d1409c9cc0_0 .net "s", 0 0, L_0x63d1409d80b0;  1 drivers
S_0x63d1409ca580 .scope generate, "gen_mcc[3]" "gen_mcc[3]" 5 10, 5 10 0, S_0x63d1409bc840;
 .timescale 0 0;
P_0x63d1409ca780 .param/l "i" 1 5 10, +C4<011>;
S_0x63d1409ca860 .scope module, "_mcc" "MCC4" 5 11, 5 23 0, S_0x63d1409ca580;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x63d1409db570 .functor NOT 1, L_0x63d1409dbc90, C4<0>, C4<0>, C4<0>;
L_0x63d1409dba80 .functor NOT 1, L_0x63d1409db9e0, C4<0>, C4<0>, C4<0>;
v0x63d1409ce770_0 .net "C", 3 -1, L_0x63d1409db680;  1 drivers
v0x63d1409ce870_0 .net *"_ivl_32", 0 0, L_0x63d1409db570;  1 drivers
v0x63d1409ce950_0 .net *"_ivl_35", 0 0, L_0x63d1409db9e0;  1 drivers
v0x63d1409cea10_0 .net "a", 3 0, L_0x63d1409dbaf0;  1 drivers
v0x63d1409ceaf0_0 .net "b", 3 0, L_0x63d1409dbbf0;  1 drivers
v0x63d1409cebd0_0 .net "cin", 0 0, L_0x63d1409dbc90;  1 drivers
v0x63d1409cec90_0 .net "cout", 0 0, L_0x63d1409dba80;  1 drivers
v0x63d1409ced50_0 .net "s", 3 0, L_0x63d1409db5e0;  1 drivers
L_0x63d1409d9480 .part L_0x63d1409dbaf0, 0, 1;
L_0x63d1409d9520 .part L_0x63d1409dbbf0, 0, 1;
L_0x63d1409d95c0 .part L_0x63d1409db680, 0, 1;
L_0x63d1409d9df0 .part L_0x63d1409dbaf0, 1, 1;
L_0x63d1409d9f10 .part L_0x63d1409dbbf0, 1, 1;
L_0x63d1409da000 .part L_0x63d1409db680, 1, 1;
L_0x63d1409da820 .part L_0x63d1409dbaf0, 2, 1;
L_0x63d1409da8c0 .part L_0x63d1409dbbf0, 2, 1;
L_0x63d1409da9b0 .part L_0x63d1409db680, 2, 1;
L_0x63d1409db180 .part L_0x63d1409dbaf0, 3, 1;
L_0x63d1409db310 .part L_0x63d1409dbbf0, 3, 1;
L_0x63d1409db440 .part L_0x63d1409db680, 3, 1;
L_0x63d1409db5e0 .concat8 [ 1 1 1 1], L_0x63d1409d9330, L_0x63d1409d9ca0, L_0x63d1409da6d0, L_0x63d1409db030;
RS_0x7e517e4da1f8 .resolv tri, L_0x63d1409d8ed0, L_0x63d1409d8fe0, L_0x63d1409d92c0;
RS_0x7e517e4da4f8 .resolv tri, L_0x63d1409d97e0, L_0x63d1409d9920, L_0x63d1409d9c30;
RS_0x7e517e4da7f8 .resolv tri, L_0x63d1409da270, L_0x63d1409da380, L_0x63d1409da660;
LS_0x63d1409db680_0_0 .concat8 [ 1 1 1 1], L_0x63d1409db570, RS_0x7e517e4da1f8, RS_0x7e517e4da4f8, RS_0x7e517e4da7f8;
RS_0x7e517e4daaf8 .resolv tri, L_0x63d1409dabd0, L_0x63d1409dace0, L_0x63d1409dafc0;
LS_0x63d1409db680_0_4 .concat8 [ 1 0 0 0], RS_0x7e517e4daaf8;
L_0x63d1409db680 .concat8 [ 4 1 0 0], LS_0x63d1409db680_0_0, LS_0x63d1409db680_0_4;
L_0x63d1409db9e0 .part L_0x63d1409db680, 4, 1;
S_0x63d1409caac0 .scope generate, "gen_mcc[0]" "gen_mcc[0]" 5 34, 5 34 0, S_0x63d1409ca860;
 .timescale 0 0;
P_0x63d1409cace0 .param/l "i" 1 5 34, +C4<00>;
S_0x63d1409cadc0 .scope module, "_1" "MCC1" 5 35, 5 47 0, S_0x63d1409caac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "_cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "_cout";
L_0x63d1409d8da0 .functor XOR 1, L_0x63d1409d9480, L_0x63d1409d9520, C4<0>, C4<0>;
L_0x63d1409d8e10 .functor AND 1, L_0x63d1409d9480, L_0x63d1409d9520, C4<1>, C4<1>;
L_0x7e517decf6d8 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d8ed0 .functor PMOS 1, L_0x7e517decf6d8, L_0x63d1409d8e10, C4<0>, C4<0>;
L_0x63d1409d8fe0 .functor NMOS 1, L_0x63d1409d90a0, L_0x63d1409d8e10, C4<0>, C4<0>;
L_0x7e517decf720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d90a0 .functor NMOS 1, L_0x7e517decf720, L_0x63d1409d91b0, C4<0>, C4<0>;
L_0x63d1409d91b0 .functor NOT 1, L_0x63d1409d8da0, C4<0>, C4<0>, C4<0>;
L_0x63d1409d92c0 .functor NMOS 1, L_0x63d1409d95c0, L_0x63d1409d8da0, C4<0>, C4<0>;
L_0x63d1409d9330 .functor XNOR 1, L_0x63d1409d8da0, L_0x63d1409d95c0, C4<0>, C4<0>;
v0x63d1409cb050_0 .net "G", 0 0, L_0x63d1409d8e10;  1 drivers
v0x63d1409cb130_0 .net "P", 0 0, L_0x63d1409d8da0;  1 drivers
v0x63d1409cb1f0_0 .net "_cin", 0 0, L_0x63d1409d95c0;  1 drivers
v0x63d1409cb2c0_0 .net8 "_cout", 0 0, RS_0x7e517e4da1f8;  3 drivers, strength-aware
v0x63d1409cb380_0 .net8 "_inter", 0 0, L_0x63d1409d90a0;  1 drivers, strength-aware
v0x63d1409cb490_0 .net *"_ivl_6", 0 0, L_0x63d1409d91b0;  1 drivers
v0x63d1409cb570_0 .net "_st0", 0 0, L_0x7e517decf720;  1 drivers
v0x63d1409cb630_0 .net8 "_wk1", 0 0, L_0x7e517decf6d8;  1 drivers, strength-aware
v0x63d1409cb6f0_0 .net "a", 0 0, L_0x63d1409d9480;  1 drivers
v0x63d1409cb840_0 .net "b", 0 0, L_0x63d1409d9520;  1 drivers
v0x63d1409cb900_0 .net "s", 0 0, L_0x63d1409d9330;  1 drivers
S_0x63d1409cba60 .scope generate, "gen_mcc[1]" "gen_mcc[1]" 5 34, 5 34 0, S_0x63d1409ca860;
 .timescale 0 0;
P_0x63d1409cbc30 .param/l "i" 1 5 34, +C4<01>;
S_0x63d1409cbcf0 .scope module, "_1" "MCC1" 5 35, 5 47 0, S_0x63d1409cba60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "_cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "_cout";
L_0x63d1409d9660 .functor XOR 1, L_0x63d1409d9df0, L_0x63d1409d9f10, C4<0>, C4<0>;
L_0x63d1409d96d0 .functor AND 1, L_0x63d1409d9df0, L_0x63d1409d9f10, C4<1>, C4<1>;
L_0x7e517decf768 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d97e0 .functor PMOS 1, L_0x7e517decf768, L_0x63d1409d96d0, C4<0>, C4<0>;
L_0x63d1409d9920 .functor NMOS 1, L_0x63d1409d9a10, L_0x63d1409d96d0, C4<0>, C4<0>;
L_0x7e517decf7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63d1409d9a10 .functor NMOS 1, L_0x7e517decf7b0, L_0x63d1409d9b20, C4<0>, C4<0>;
L_0x63d1409d9b20 .functor NOT 1, L_0x63d1409d9660, C4<0>, C4<0>, C4<0>;
L_0x63d1409d9c30 .functor NMOS 1, L_0x63d1409da000, L_0x63d1409d9660, C4<0>, C4<0>;
L_0x63d1409d9ca0 .functor XNOR 1, L_0x63d1409d9660, L_0x63d1409da000, C4<0>, C4<0>;
v0x63d1409cbf50_0 .net "G", 0 0, L_0x63d1409d96d0;  1 drivers
v0x63d1409cc030_0 .net "P", 0 0, L_0x63d1409d9660;  1 drivers
v0x63d1409cc0f0_0 .net "_cin", 0 0, L_0x63d1409da000;  1 drivers
v0x63d1409cc1c0_0 .net8 "_cout", 0 0, RS_0x7e517e4da4f8;  3 drivers, strength-aware
v0x63d1409cc280_0 .net8 "_inter", 0 0, L_0x63d1409d9a10;  1 drivers, strength-aware
v0x63d1409cc390_0 .net *"_ivl_6", 0 0, L_0x63d1409d9b20;  1 drivers
v0x63d1409cc470_0 .net "_st0", 0 0, L_0x7e517decf7b0;  1 drivers
v0x63d1409cc530_0 .net8 "_wk1", 0 0, L_0x7e517decf768;  1 drivers, strength-aware
v0x63d1409cc5f0_0 .net "a", 0 0, L_0x63d1409d9df0;  1 drivers
v0x63d1409cc740_0 .net "b", 0 0, L_0x63d1409d9f10;  1 drivers
v0x63d1409cc800_0 .net "s", 0 0, L_0x63d1409d9ca0;  1 drivers
S_0x63d1409cc960 .scope generate, "gen_mcc[2]" "gen_mcc[2]" 5 34, 5 34 0, S_0x63d1409ca860;
 .timescale 0 0;
P_0x63d1409ccb10 .param/l "i" 1 5 34, +C4<010>;
S_0x63d1409ccbd0 .scope module, "_1" "MCC1" 5 35, 5 47 0, S_0x63d1409cc960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "_cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "_cout";
L_0x63d1409da0f0 .functor XOR 1, L_0x63d1409da820, L_0x63d1409da8c0, C4<0>, C4<0>;
L_0x63d1409da160 .functor AND 1, L_0x63d1409da820, L_0x63d1409da8c0, C4<1>, C4<1>;
L_0x7e517decf7f8 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
L_0x63d1409da270 .functor PMOS 1, L_0x7e517decf7f8, L_0x63d1409da160, C4<0>, C4<0>;
L_0x63d1409da380 .functor NMOS 1, L_0x63d1409da440, L_0x63d1409da160, C4<0>, C4<0>;
L_0x7e517decf840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63d1409da440 .functor NMOS 1, L_0x7e517decf840, L_0x63d1409da550, C4<0>, C4<0>;
L_0x63d1409da550 .functor NOT 1, L_0x63d1409da0f0, C4<0>, C4<0>, C4<0>;
L_0x63d1409da660 .functor NMOS 1, L_0x63d1409da9b0, L_0x63d1409da0f0, C4<0>, C4<0>;
L_0x63d1409da6d0 .functor XNOR 1, L_0x63d1409da0f0, L_0x63d1409da9b0, C4<0>, C4<0>;
v0x63d1409cce60_0 .net "G", 0 0, L_0x63d1409da160;  1 drivers
v0x63d1409ccf40_0 .net "P", 0 0, L_0x63d1409da0f0;  1 drivers
v0x63d1409cd000_0 .net "_cin", 0 0, L_0x63d1409da9b0;  1 drivers
v0x63d1409cd0d0_0 .net8 "_cout", 0 0, RS_0x7e517e4da7f8;  3 drivers, strength-aware
v0x63d1409cd190_0 .net8 "_inter", 0 0, L_0x63d1409da440;  1 drivers, strength-aware
v0x63d1409cd2a0_0 .net *"_ivl_6", 0 0, L_0x63d1409da550;  1 drivers
v0x63d1409cd380_0 .net "_st0", 0 0, L_0x7e517decf840;  1 drivers
v0x63d1409cd440_0 .net8 "_wk1", 0 0, L_0x7e517decf7f8;  1 drivers, strength-aware
v0x63d1409cd500_0 .net "a", 0 0, L_0x63d1409da820;  1 drivers
v0x63d1409cd650_0 .net "b", 0 0, L_0x63d1409da8c0;  1 drivers
v0x63d1409cd710_0 .net "s", 0 0, L_0x63d1409da6d0;  1 drivers
S_0x63d1409cd870 .scope generate, "gen_mcc[3]" "gen_mcc[3]" 5 34, 5 34 0, S_0x63d1409ca860;
 .timescale 0 0;
P_0x63d1409cda20 .param/l "i" 1 5 34, +C4<011>;
S_0x63d1409cdb00 .scope module, "_1" "MCC1" 5 35, 5 47 0, S_0x63d1409cd870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "_cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "_cout";
L_0x63d1409daa50 .functor XOR 1, L_0x63d1409db180, L_0x63d1409db310, C4<0>, C4<0>;
L_0x63d1409daac0 .functor AND 1, L_0x63d1409db180, L_0x63d1409db310, C4<1>, C4<1>;
L_0x7e517decf888 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
L_0x63d1409dabd0 .functor PMOS 1, L_0x7e517decf888, L_0x63d1409daac0, C4<0>, C4<0>;
L_0x63d1409dace0 .functor NMOS 1, L_0x63d1409dada0, L_0x63d1409daac0, C4<0>, C4<0>;
L_0x7e517decf8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63d1409dada0 .functor NMOS 1, L_0x7e517decf8d0, L_0x63d1409daeb0, C4<0>, C4<0>;
L_0x63d1409daeb0 .functor NOT 1, L_0x63d1409daa50, C4<0>, C4<0>, C4<0>;
L_0x63d1409dafc0 .functor NMOS 1, L_0x63d1409db440, L_0x63d1409daa50, C4<0>, C4<0>;
L_0x63d1409db030 .functor XNOR 1, L_0x63d1409daa50, L_0x63d1409db440, C4<0>, C4<0>;
v0x63d1409cdd60_0 .net "G", 0 0, L_0x63d1409daac0;  1 drivers
v0x63d1409cde40_0 .net "P", 0 0, L_0x63d1409daa50;  1 drivers
v0x63d1409cdf00_0 .net "_cin", 0 0, L_0x63d1409db440;  1 drivers
v0x63d1409cdfd0_0 .net8 "_cout", 0 0, RS_0x7e517e4daaf8;  3 drivers, strength-aware
v0x63d1409ce090_0 .net8 "_inter", 0 0, L_0x63d1409dada0;  1 drivers, strength-aware
v0x63d1409ce1a0_0 .net *"_ivl_6", 0 0, L_0x63d1409daeb0;  1 drivers
v0x63d1409ce280_0 .net "_st0", 0 0, L_0x7e517decf8d0;  1 drivers
v0x63d1409ce340_0 .net8 "_wk1", 0 0, L_0x7e517decf888;  1 drivers, strength-aware
v0x63d1409ce400_0 .net "a", 0 0, L_0x63d1409db180;  1 drivers
v0x63d1409ce550_0 .net "b", 0 0, L_0x63d1409db310;  1 drivers
v0x63d1409ce610_0 .net "s", 0 0, L_0x63d1409db030;  1 drivers
    .scope S_0x63d140988a60;
T_0 ;
    %wait E_0x63d14095dcb0;
    %load/vec4 v0x63d140991ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x63d1409ae0f0_0;
    %assign/vec4 v0x63d1409ac040_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 3, 0, 32;
T_0.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.3, 5;
    %jmp/1 T_0.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x63d1409ac040_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x63d1409ac040_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x63d1409ac040_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0x63d1409ac040_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0x63d1409ac040_0;
    %parti/s 1, 7, 4;
    %xor;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x63d1409ac040_0, 4, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x63d1409ac040_0, 4, 7;
    %jmp T_0.2;
T_0.3 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x63d1409936e0;
T_1 ;
    %wait E_0x63d14095dcb0;
    %load/vec4 v0x63d1409bb5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x63d1409bb690_0;
    %assign/vec4 v0x63d1409bb530_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 3, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x63d1409bb530_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x63d1409bb530_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x63d1409bb530_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0x63d1409bb530_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0x63d1409bb530_0;
    %parti/s 1, 7, 4;
    %xor;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x63d1409bb530_0, 4, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x63d1409bb530_0, 4, 7;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x63d1409bb7e0;
T_2 ;
    %wait E_0x63d14095dcb0;
    %load/vec4 v0x63d1409bbc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x63d1409bbd20_0;
    %assign/vec4 v0x63d1409bbb50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 3, 0, 32;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x63d1409bbb50_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x63d1409bbb50_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x63d1409bbb50_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0x63d1409bbb50_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0x63d1409bbb50_0;
    %parti/s 1, 7, 4;
    %xor;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x63d1409bbb50_0, 4, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x63d1409bbb50_0, 4, 7;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x63d1409bbe60;
T_3 ;
    %wait E_0x63d14095dcb0;
    %load/vec4 v0x63d1409bc250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x63d1409bc320_0;
    %assign/vec4 v0x63d1409bc170_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 3, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x63d1409bc170_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x63d1409bc170_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x63d1409bc170_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0x63d1409bc170_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0x63d1409bc170_0;
    %parti/s 1, 7, 4;
    %xor;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x63d1409bc170_0, 4, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x63d1409bc170_0, 4, 7;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x63d140991bc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63d1409cf940_0, 0, 1;
T_4.0 ;
    %delay 1, 0;
    %load/vec4 v0x63d1409cf940_0;
    %inv;
    %store/vec4 v0x63d1409cf940_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x63d140991bc0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63d1409cf9e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63d1409cf9e0_0, 0, 1;
    %vpi_call/w 3 37 "$monitor", "%b", &PV<v0x63d1409cfaa0_0, 0, 8> {0 0 0};
    %delay 40, 0;
    %vpi_call/w 3 39 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "digital/MCCBench.v";
    "digital/RNG.v";
    "digital/MCCAdder.v";
