//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30672275
// Cuda compilation tools, release 11.5, V11.5.119
// Based on NVVM 7.0.1
//

.version 7.5
.target sm_52
.address_size 64

	// .globl	__raygen__rg
.const .align 8 .b8 params[32];
.global .align 4 .f32 _ZZN4tcnn19gaussian_cdf_approxEffE20MAGIC_SIGMOID_FACTOR = 0f3F4ABDDD;
.global .align 4 .f32 _ZZN4tcnn30gaussian_cdf_approx_derivativeEffE20MAGIC_SIGMOID_FACTOR = 0f3F4ABDDD;
.global .align 4 .b8 _ZZN3ngp5sobolEjjE10directions[640] = {0, 0, 0, 128, 0, 0, 0, 64, 0, 0, 0, 32, 0, 0, 0, 16, 0, 0, 0, 8, 0, 0, 0, 4, 0, 0, 0, 2, 0, 0, 0, 1, 0, 0, 128, 0, 0, 0, 64, 0, 0, 0, 32, 0, 0, 0, 16, 0, 0, 0, 8, 0, 0, 0, 4, 0, 0, 0, 2, 0, 0, 0, 1, 0, 0, 128, 0, 0, 0, 64, 0, 0, 0, 32, 0, 0, 0, 16, 0, 0, 0, 8, 0, 0, 0, 4, 0, 0, 0, 2, 0, 0, 0, 1, 0, 0, 128, 0, 0, 0, 64, 0, 0, 0, 32, 0, 0, 0, 16, 0, 0, 0, 8, 0, 0, 0, 4, 0, 0, 0, 2, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 128, 0, 0, 0, 192, 0, 0, 0, 160, 0, 0, 0, 240, 0, 0, 0, 136, 0, 0, 0, 204, 0, 0, 0, 170, 0, 0, 0, 255, 0, 0, 128, 128, 0, 0, 192, 192, 0, 0, 160, 160, 0, 0, 240, 240, 0, 0, 136, 136, 0, 0, 204, 204, 0, 0, 170, 170, 0, 0, 255, 255, 0, 128, 0, 128, 0, 192, 0, 192, 0, 160, 0, 160, 0, 240, 0, 240, 0, 136, 0, 136, 0, 204, 0, 204, 0, 170, 0, 170, 0, 255, 0, 255, 128, 128, 128, 128, 192, 192, 192, 192, 160, 160, 160, 160, 240, 240, 240, 240, 136, 136, 136, 136, 204, 204, 204, 204, 170, 170, 170, 170, 255, 255, 255, 255, 0, 0, 0, 128, 0, 0, 0, 192, 0, 0, 0, 96, 0, 0, 0, 144, 0, 0, 0, 232, 0, 0, 0, 92, 0, 0, 0, 142, 0, 0, 0, 197, 0, 0, 128, 104, 0, 0, 192, 156, 0, 0, 96, 238, 0, 0, 144, 85, 0, 0, 104, 128, 0, 0, 156, 192, 0, 0, 238, 96, 0, 0, 85, 144, 0, 128, 128, 232, 0, 192, 192, 92, 0, 96, 96, 142, 0, 144, 144, 197, 0, 232, 104, 104, 0, 92, 156, 156, 0, 142, 238, 238, 0, 197, 85, 85, 128, 232, 0, 128, 192, 92, 0, 192, 96, 142, 0, 96, 144, 197, 0, 144, 104, 104, 0, 232, 156, 156, 0, 92, 238, 238, 0, 142, 85, 85, 0, 197, 0, 0, 0, 128, 0, 0, 0, 192, 0, 0, 0, 32, 0, 0, 0, 80, 0, 0, 0, 248, 0, 0, 0, 116, 0, 0, 0, 162, 0, 0, 0, 147, 0, 0, 128, 216, 0, 0, 64, 37, 0, 0, 224, 89, 0, 0, 208, 230, 0, 0, 8, 120, 0, 0, 12, 180, 0, 0, 2, 130, 0, 0, 5, 195, 0, 128, 143, 32, 0, 64, 71, 81, 0, 32, 234, 251, 0, 48, 217, 117, 0, 136, 133, 160, 0, 84, 78, 145, 0, 158, 231, 219, 0, 109, 219, 37, 128, 0, 128, 88, 192, 0, 64, 229, 32, 0, 224, 121, 80, 0, 208, 182, 248, 0, 8, 128, 116, 0, 12, 192, 162, 0, 2, 32, 147, 0, 5, 80, 0, 0, 0, 128, 0, 0, 0, 64, 0, 0, 0, 32, 0, 0, 0, 176, 0, 0, 0, 248, 0, 0, 0, 220, 0, 0, 0, 122, 0, 0, 0, 157, 0, 0, 128, 90, 0, 0, 192, 47, 0, 0, 96, 161, 0, 0, 176, 240, 0, 0, 136, 218, 0, 0, 196, 111, 0, 0, 98, 129, 0, 0, 187, 64, 0, 128, 135, 34, 0, 192, 201, 179, 0, 160, 101, 251, 0, 208, 178, 221, 0, 40, 2, 120, 0, 60, 11, 156, 0, 182, 15, 90, 0, 219, 13, 45, 128, 128, 135, 162, 64, 192, 201, 243, 32, 160, 101, 219, 176, 208, 178, 109, 248, 40, 2, 128, 220, 60, 11, 64, 122, 182, 15, 32, 157, 219, 13, 176};
.global .align 4 .u32 _ZZ12__raygen__rgE7N_PATHS = 32;
.global .align 4 .u32 _ZZ12__raygen__rgE9N_BOUNCES = 4;
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry __raygen__rg()
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<118>;
	.reg .f32 	%f<673>;
	.reg .b32 	%r<725>;
	.reg .f64 	%fd<15>;
	.reg .b64 	%rd<318>;


	mov.u64 	%SPL, __local_depot0;
	add.u64 	%rd1, %SPL, 0;
	// begin inline asm
	call (%r128), _optix_get_launch_index_x, ();
	// end inline asm
	mov.u64 	%rd282, 0;
	ld.const.u64 	%rd99, [params];
	cvta.to.global.u64 	%rd100, %rd99;
	cvt.u64.u32 	%rd2, %r128;
	mul.wide.u32 	%rd101, %r128, 12;
	add.s64 	%rd102, %rd100, %rd101;
	ld.global.f32 	%f1, [%rd102];
	ld.global.f32 	%f2, [%rd102+4];
	ld.global.f32 	%f3, [%rd102+8];
	shl.b32 	%r1, %r128, 9;
	setp.eq.s32 	%p2, %r1, 0;
	mov.u64 	%rd286, -8846114313915602277;
	@%p2 bra 	$L__BB0_4;

	cvt.u64.u32 	%rd281, %r1;
	mov.u64 	%rd285, 1;
	mov.u64 	%rd284, -2720673578348880933;
	mov.u64 	%rd283, 6364136223846793005;

$L__BB0_2:
	and.b64  	%rd107, %rd281, 1;
	setp.eq.b64 	%p3, %rd107, 1;
	mul.lo.s64 	%rd108, %rd282, %rd283;
	add.s64 	%rd109, %rd108, %rd284;
	selp.b64 	%rd110, %rd283, 1, %p3;
	mul.lo.s64 	%rd285, %rd110, %rd285;
	selp.b64 	%rd282, %rd109, %rd282, %p3;
	add.s64 	%rd111, %rd283, 1;
	mul.lo.s64 	%rd284, %rd111, %rd284;
	mul.lo.s64 	%rd283, %rd283, %rd283;
	shr.u64 	%rd281, %rd281, 1;
	setp.ne.s64 	%p4, %rd281, 0;
	@%p4 bra 	$L__BB0_2;

	mul.lo.s64 	%rd286, %rd285, -8846114313915602277;

$L__BB0_4:
	add.s64 	%rd316, %rd282, %rd286;
	ld.const.u64 	%rd18, [params+24];
	ld.const.u64 	%rd112, [params+8];
	cvta.to.global.u64 	%rd19, %rd112;
	mov.u32 	%r698, 0;
	mov.f32 	%f118, 0f3F800000;
	mov.f32 	%f122, 0fBFC90FDA;
	mov.f32 	%f124, 0fB3A22168;
	mov.f32 	%f126, 0fA7C234C5;
	add.s64 	%rd22, %rd1, 24;
	mov.u32 	%r699, %r698;

$L__BB0_5:
	mul.lo.s64 	%rd113, %rd316, 6364136223846793005;
	add.s64 	%rd21, %rd113, -2720673578348880933;
	shr.u64 	%rd114, %rd316, 18;
	xor.b64  	%rd115, %rd114, %rd316;
	shr.u64 	%rd116, %rd115, 27;
	cvt.u32.u64 	%r137, %rd116;
	shr.u64 	%rd117, %rd316, 59;
	cvt.u32.u64 	%r138, %rd117;
	shf.r.wrap.b32 	%r139, %r137, %r137, %r138;
	shr.u32 	%r140, %r139, 9;
	or.b32  	%r141, %r140, 1065353216;
	mov.b32 	%f113, %r141;
	add.f32 	%f114, %f113, 0fBF800000;
	shr.u64 	%rd118, %rd21, 18;
	xor.b64  	%rd119, %rd118, %rd21;
	shr.u64 	%rd120, %rd119, 27;
	cvt.u32.u64 	%r142, %rd120;
	shr.u64 	%rd121, %rd21, 59;
	cvt.u32.u64 	%r143, %rd121;
	shf.r.wrap.b32 	%r144, %r142, %r142, %r143;
	shr.u32 	%r145, %r144, 9;
	or.b32  	%r146, %r145, 1065353216;
	mov.b32 	%f115, %r146;
	add.f32 	%f116, %f115, 0fBF800000;
	add.f32 	%f117, %f114, %f114;
	sub.f32 	%f4, %f118, %f117;
	add.f32 	%f119, %f116, 0fBF000000;
	mul.f32 	%f5, %f119, 0f40C90FDB;
	mul.f32 	%f120, %f5, 0f3F22F983;
	cvt.rni.s32.f32 	%r704, %f120;
	cvt.rn.f32.s32 	%f121, %r704;
	fma.rn.f32 	%f123, %f121, %f122, %f5;
	fma.rn.f32 	%f125, %f121, %f124, %f123;
	fma.rn.f32 	%f654, %f121, %f126, %f125;
	abs.f32 	%f7, %f5;
	setp.leu.f32 	%p5, %f7, 0f47CE4780;
	@%p5 bra 	$L__BB0_13;

	setp.eq.f32 	%p6, %f7, 0f7F800000;
	@%p6 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_7;

$L__BB0_12:
	mov.f32 	%f129, 0f00000000;
	mul.rn.f32 	%f654, %f5, %f129;
	bra.uni 	$L__BB0_13;

$L__BB0_7:
	mov.b32 	%r6, %f5;
	bfe.u32 	%r148, %r6, 23, 8;
	add.s32 	%r7, %r148, -128;
	shl.b32 	%r149, %r6, 8;
	or.b32  	%r8, %r149, -2147483648;
	shr.u32 	%r9, %r7, 5;
	mov.u64 	%rd291, 0;
	mov.u32 	%r701, 0;
	mov.u64 	%rd289, __cudart_i2opi_f;
	mov.u64 	%rd290, %rd1;

$L__BB0_8:
	.pragma "nounroll";
	ld.global.nc.u32 	%r150, [%rd289];
	mad.wide.u32 	%rd124, %r150, %r8, %rd291;
	shr.u64 	%rd291, %rd124, 32;
	st.local.u32 	[%rd290], %rd124;
	add.s64 	%rd290, %rd290, 4;
	add.s64 	%rd289, %rd289, 4;
	add.s32 	%r701, %r701, 1;
	setp.ne.s32 	%p7, %r701, 6;
	@%p7 bra 	$L__BB0_8;

	st.local.u32 	[%rd22], %rd291;
	mov.u32 	%r151, 4;
	sub.s32 	%r12, %r151, %r9;
	mov.u32 	%r152, 6;
	sub.s32 	%r153, %r152, %r9;
	mul.wide.s32 	%rd125, %r153, 4;
	add.s64 	%rd126, %rd1, %rd125;
	ld.local.u32 	%r702, [%rd126];
	ld.local.u32 	%r703, [%rd126+-4];
	and.b32  	%r15, %r7, 31;
	setp.eq.s32 	%p8, %r15, 0;
	@%p8 bra 	$L__BB0_11;

	mov.u32 	%r154, 32;
	sub.s32 	%r155, %r154, %r15;
	shr.u32 	%r156, %r703, %r155;
	shl.b32 	%r157, %r702, %r15;
	add.s32 	%r702, %r156, %r157;
	mul.wide.s32 	%rd127, %r12, 4;
	add.s64 	%rd128, %rd1, %rd127;
	ld.local.u32 	%r158, [%rd128];
	shr.u32 	%r159, %r158, %r155;
	shl.b32 	%r160, %r703, %r15;
	add.s32 	%r703, %r159, %r160;

$L__BB0_11:
	and.b32  	%r161, %r6, -2147483648;
	shr.u32 	%r162, %r703, 30;
	shl.b32 	%r163, %r702, 2;
	or.b32  	%r164, %r162, %r163;
	shr.u32 	%r165, %r164, 31;
	shr.u32 	%r166, %r702, 30;
	add.s32 	%r167, %r165, %r166;
	neg.s32 	%r168, %r167;
	setp.eq.s32 	%p9, %r161, 0;
	selp.b32 	%r704, %r167, %r168, %p9;
	setp.ne.s32 	%p10, %r165, 0;
	xor.b32  	%r169, %r161, -2147483648;
	selp.b32 	%r170, %r169, %r161, %p10;
	selp.b32 	%r171, -1, 0, %p10;
	xor.b32  	%r172, %r164, %r171;
	shl.b32 	%r173, %r703, 2;
	xor.b32  	%r174, %r173, %r171;
	cvt.u64.u32 	%rd129, %r172;
	cvt.u64.u32 	%rd130, %r174;
	bfi.b64 	%rd131, %rd129, %rd130, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd131;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f127, %fd2;
	setp.eq.s32 	%p11, %r170, 0;
	neg.f32 	%f128, %f127;
	selp.f32 	%f654, %f127, %f128, %p11;

$L__BB0_13:
	mul.f32 	%f139, %f4, %f4;
	sub.f32 	%f141, %f118, %f139;
	mov.f32 	%f138, 0f00000000;
	max.f32 	%f142, %f141, %f138;
	sqrt.rn.f32 	%f143, %f142;
	mul.f32 	%f144, %f654, %f654;
	mov.f32 	%f145, 0fBAB607ED;
	mov.f32 	%f146, 0f37CBAC00;
	fma.rn.f32 	%f147, %f146, %f144, %f145;
	mov.f32 	%f148, 0f3D2AAABB;
	fma.rn.f32 	%f149, %f147, %f144, %f148;
	mov.f32 	%f150, 0fBEFFFFFF;
	fma.rn.f32 	%f151, %f149, %f144, %f150;
	fma.rn.f32 	%f152, %f151, %f144, %f118;
	fma.rn.f32 	%f153, %f144, %f654, %f138;
	mov.f32 	%f154, 0f3C0885E4;
	mov.f32 	%f155, 0fB94D4153;
	fma.rn.f32 	%f156, %f155, %f144, %f154;
	mov.f32 	%f157, 0fBE2AAAA8;
	fma.rn.f32 	%f158, %f156, %f144, %f157;
	fma.rn.f32 	%f159, %f158, %f153, %f654;
	mov.u32 	%r213, 1;
	and.b32  	%r246, %r704, 1;
	setp.eq.b32 	%p12, %r246, 1;
	mov.u32 	%r245, 0;
	selp.f32 	%f160, %f152, %f159, %p12;
	selp.f32 	%f161, %f159, %f152, %p12;
	and.b32  	%r247, %r704, 2;
	setp.eq.s32 	%p13, %r247, 0;
	neg.f32 	%f162, %f160;
	selp.f32 	%f163, %f160, %f162, %p13;
	add.s32 	%r248, %r704, 1;
	and.b32  	%r249, %r248, 2;
	setp.eq.s32 	%p14, %r249, 0;
	neg.f32 	%f164, %f161;
	selp.f32 	%f165, %f161, %f164, %p14;
	mul.f32 	%f133, %f143, %f165;
	mul.f32 	%f134, %f143, %f163;
	mul.lo.s64 	%rd133, %rd21, 6364136223846793005;
	add.s64 	%rd316, %rd133, -2720673578348880933;
	mov.f32 	%f137, 0f5A0E1BCA;
	mov.u32 	%r208, 255;
	// begin inline asm
	call(%r175,%r176,%r177,%r178,%r179,%r180,%r181,%r182,%r183,%r184,%r185,%r186,%r187,%r188,%r189,%r190,%r191,%r192,%r193,%r194,%r195,%r196,%r197,%r198,%r199,%r200,%r201,%r202,%r203,%r204,%r205,%r206),_optix_trace_typed_32,(%r245,%rd18,%f1,%f2,%f3,%f133,%f134,%f4,%f138,%f137,%f138,%r208,%r213,%r245,%r213,%r245,%r213,%r700,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245,%r245);
	// end inline asm
	setp.eq.s32 	%p15, %r175, -1;
	@%p15 bra 	$L__BB0_98;

	mul.wide.u32 	%rd134, %r175, 36;
	add.s64 	%rd135, %rd19, %rd134;
	ld.global.f32 	%f166, [%rd135];
	ld.global.f32 	%f167, [%rd135+12];
	sub.f32 	%f168, %f167, %f166;
	ld.global.f32 	%f169, [%rd135+4];
	ld.global.f32 	%f170, [%rd135+16];
	sub.f32 	%f171, %f170, %f169;
	ld.global.f32 	%f172, [%rd135+8];
	ld.global.f32 	%f173, [%rd135+20];
	sub.f32 	%f174, %f173, %f172;
	ld.global.f32 	%f175, [%rd135+24];
	sub.f32 	%f176, %f175, %f166;
	ld.global.f32 	%f177, [%rd135+28];
	sub.f32 	%f178, %f177, %f169;
	ld.global.f32 	%f179, [%rd135+32];
	sub.f32 	%f180, %f179, %f172;
	sub.f32 	%f181, %f1, %f166;
	sub.f32 	%f182, %f2, %f169;
	sub.f32 	%f183, %f3, %f172;
	mul.f32 	%f184, %f171, %f180;
	mul.f32 	%f185, %f174, %f178;
	sub.f32 	%f186, %f184, %f185;
	mul.f32 	%f187, %f174, %f176;
	mul.f32 	%f188, %f168, %f180;
	sub.f32 	%f189, %f187, %f188;
	mul.f32 	%f190, %f168, %f178;
	mul.f32 	%f191, %f171, %f176;
	sub.f32 	%f192, %f190, %f191;
	mul.f32 	%f193, %f4, %f182;
	mul.f32 	%f194, %f134, %f183;
	sub.f32 	%f195, %f193, %f194;
	mul.f32 	%f196, %f133, %f183;
	mul.f32 	%f197, %f4, %f181;
	sub.f32 	%f198, %f196, %f197;
	mul.f32 	%f199, %f134, %f181;
	mul.f32 	%f200, %f133, %f182;
	sub.f32 	%f201, %f199, %f200;
	mul.f32 	%f202, %f134, %f189;
	fma.rn.f32 	%f203, %f133, %f186, %f202;
	fma.rn.f32 	%f204, %f4, %f192, %f203;
	rcp.rn.f32 	%f205, %f204;
	mul.f32 	%f206, %f176, %f195;
	fma.rn.f32 	%f207, %f178, %f198, %f206;
	fma.rn.f32 	%f208, %f180, %f201, %f207;
	mul.f32 	%f209, %f205, %f208;
	mul.f32 	%f210, %f168, %f195;
	fma.rn.f32 	%f211, %f171, %f198, %f210;
	fma.rn.f32 	%f212, %f174, %f201, %f211;
	mul.f32 	%f213, %f205, %f212;
	mul.f32 	%f214, %f189, %f182;
	fma.rn.f32 	%f215, %f181, %f186, %f214;
	fma.rn.f32 	%f216, %f192, %f183, %f215;
	mul.f32 	%f217, %f216, %f205;
	setp.gt.f32 	%p16, %f209, 0f80000000;
	setp.lt.f32 	%p17, %f209, 0fBF800000;
	or.pred  	%p18, %p16, %p17;
	setp.lt.f32 	%p19, %f213, 0f00000000;
	or.pred  	%p20, %p19, %p18;
	sub.f32 	%f219, %f213, %f209;
	setp.gt.f32 	%p21, %f219, 0f3F800000;
	or.pred  	%p22, %p21, %p20;
	setp.gt.f32 	%p23, %f217, 0f80000000;
	or.pred  	%p24, %p23, %p22;
	setp.lt.f32 	%p25, %f204, 0f00000000;
	neg.f32 	%f220, %f186;
	neg.f32 	%f221, %f189;
	neg.f32 	%f222, %f192;
	selp.f32 	%f223, %f186, %f220, %p25;
	selp.f32 	%f224, %f189, %f221, %p25;
	selp.f32 	%f225, %f192, %f222, %p25;
	mul.f32 	%f226, %f224, %f224;
	fma.rn.f32 	%f227, %f223, %f223, %f226;
	fma.rn.f32 	%f228, %f225, %f225, %f227;
	sqrt.rn.f32 	%f229, %f228;
	rcp.rn.f32 	%f230, %f229;
	mul.f32 	%f13, %f230, %f223;
	mul.f32 	%f14, %f230, %f224;
	mul.f32 	%f15, %f230, %f225;
	mov.f32 	%f231, 0fBA83126F;
	sub.f32 	%f232, %f231, %f217;
	selp.f32 	%f233, 0f7F7FFFFF, %f232, %p24;
	max.f32 	%f234, %f138, %f233;
	fma.rn.f32 	%f16, %f133, %f234, %f1;
	fma.rn.f32 	%f17, %f134, %f234, %f2;
	fma.rn.f32 	%f18, %f4, %f234, %f3;
	mul.lo.s64 	%rd136, %rd316, 6364136223846793005;
	add.s64 	%rd30, %rd136, -2720673578348880933;
	shr.u64 	%rd137, %rd316, 18;
	xor.b64  	%rd138, %rd137, %rd316;
	shr.u64 	%rd139, %rd138, 27;
	cvt.u32.u64 	%r250, %rd139;
	shr.u64 	%rd140, %rd316, 59;
	cvt.u32.u64 	%r251, %rd140;
	shf.r.wrap.b32 	%r252, %r250, %r250, %r251;
	shr.u32 	%r253, %r252, 9;
	or.b32  	%r254, %r253, 1065353216;
	mov.b32 	%f235, %r254;
	add.f32 	%f236, %f235, 0fBF800000;
	shr.u64 	%rd141, %rd30, 18;
	xor.b64  	%rd142, %rd141, %rd30;
	shr.u64 	%rd143, %rd142, 27;
	cvt.u32.u64 	%r255, %rd143;
	shr.u64 	%rd144, %rd30, 59;
	cvt.u32.u64 	%r256, %rd144;
	shf.r.wrap.b32 	%r257, %r255, %r255, %r256;
	shr.u32 	%r258, %r257, 9;
	or.b32  	%r259, %r258, 1065353216;
	mov.b32 	%f237, %r259;
	add.f32 	%f238, %f237, 0fBF800000;
	sqrt.rn.f32 	%f19, %f236;
	mul.f32 	%f20, %f238, 0f40C90FDB;
	mul.f32 	%f239, %f20, 0f3F22F983;
	cvt.rni.s32.f32 	%r710, %f239;
	cvt.rn.f32.s32 	%f240, %r710;
	fma.rn.f32 	%f242, %f240, %f122, %f20;
	fma.rn.f32 	%f244, %f240, %f124, %f242;
	fma.rn.f32 	%f658, %f240, %f126, %f244;
	abs.f32 	%f22, %f20;
	setp.leu.f32 	%p26, %f22, 0f47CE4780;
	mov.u32 	%r707, %r710;
	mov.f32 	%f655, %f658;
	@%p26 bra 	$L__BB0_22;

	setp.eq.f32 	%p27, %f22, 0f7F800000;
	@%p27 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_16;

$L__BB0_21:
	mul.rn.f32 	%f655, %f20, %f138;
	mov.u32 	%r707, %r710;
	bra.uni 	$L__BB0_22;

$L__BB0_16:
	mov.b32 	%r24, %f20;
	bfe.u32 	%r260, %r24, 23, 8;
	add.s32 	%r25, %r260, -128;
	shl.b32 	%r261, %r24, 8;
	or.b32  	%r26, %r261, -2147483648;
	shr.u32 	%r27, %r25, 5;
	mov.u64 	%rd293, 0;
	mov.u64 	%rd292, %rd1;
	mov.u64 	%rd294, %rd293;

$L__BB0_17:
	.pragma "nounroll";
	shl.b64 	%rd147, %rd293, 2;
	mov.u64 	%rd148, __cudart_i2opi_f;
	add.s64 	%rd149, %rd148, %rd147;
	ld.global.nc.u32 	%r262, [%rd149];
	mad.wide.u32 	%rd150, %r262, %r26, %rd294;
	shr.u64 	%rd294, %rd150, 32;
	st.local.u32 	[%rd292], %rd150;
	cvt.u32.u64 	%r263, %rd293;
	add.s32 	%r264, %r263, 1;
	cvt.s64.s32 	%rd293, %r264;
	mul.wide.s32 	%rd151, %r264, 4;
	add.s64 	%rd292, %rd1, %rd151;
	setp.ne.s32 	%p28, %r264, 6;
	@%p28 bra 	$L__BB0_17;

	st.local.u32 	[%rd22], %rd294;
	mov.u32 	%r265, 4;
	sub.s32 	%r28, %r265, %r27;
	mov.u32 	%r266, 6;
	sub.s32 	%r267, %r266, %r27;
	mul.wide.s32 	%rd152, %r267, 4;
	add.s64 	%rd153, %rd1, %rd152;
	ld.local.u32 	%r705, [%rd153];
	ld.local.u32 	%r706, [%rd153+-4];
	and.b32  	%r31, %r25, 31;
	setp.eq.s32 	%p29, %r31, 0;
	@%p29 bra 	$L__BB0_20;

	mov.u32 	%r268, 32;
	sub.s32 	%r269, %r268, %r31;
	shr.u32 	%r270, %r706, %r269;
	shl.b32 	%r271, %r705, %r31;
	add.s32 	%r705, %r270, %r271;
	mul.wide.s32 	%rd154, %r28, 4;
	add.s64 	%rd155, %rd1, %rd154;
	ld.local.u32 	%r272, [%rd155];
	shr.u32 	%r273, %r272, %r269;
	shl.b32 	%r274, %r706, %r31;
	add.s32 	%r706, %r273, %r274;

$L__BB0_20:
	and.b32  	%r275, %r24, -2147483648;
	shr.u32 	%r276, %r706, 30;
	shl.b32 	%r277, %r705, 2;
	or.b32  	%r278, %r276, %r277;
	shr.u32 	%r279, %r278, 31;
	shr.u32 	%r280, %r705, 30;
	add.s32 	%r281, %r279, %r280;
	neg.s32 	%r282, %r281;
	setp.eq.s32 	%p30, %r275, 0;
	selp.b32 	%r707, %r281, %r282, %p30;
	setp.ne.s32 	%p31, %r279, 0;
	xor.b32  	%r283, %r275, -2147483648;
	selp.b32 	%r284, %r283, %r275, %p31;
	selp.b32 	%r285, -1, 0, %p31;
	xor.b32  	%r286, %r278, %r285;
	shl.b32 	%r287, %r706, 2;
	xor.b32  	%r288, %r287, %r285;
	cvt.u64.u32 	%rd156, %r286;
	cvt.u64.u32 	%rd157, %r288;
	bfi.b64 	%rd158, %rd156, %rd157, 32, 32;
	cvt.rn.f64.s64 	%fd3, %rd158;
	mul.f64 	%fd4, %fd3, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f246, %fd4;
	setp.eq.s32 	%p32, %r284, 0;
	neg.f32 	%f247, %f246;
	selp.f32 	%f655, %f246, %f247, %p32;

$L__BB0_22:
	mov.f32 	%f656, 0fB94D4153;
	add.s32 	%r38, %r707, 1;
	and.b32  	%r39, %r38, 1;
	setp.eq.s32 	%p33, %r39, 0;
	selp.f32 	%f26, %f655, 0f3F800000, %p33;
	mul.rn.f32 	%f27, %f655, %f655;
	@%p33 bra 	$L__BB0_24;

	mov.f32 	%f638, 0fBAB607ED;
	mov.f32 	%f637, 0f37CBAC00;
	fma.rn.f32 	%f656, %f637, %f27, %f638;

$L__BB0_24:
	selp.f32 	%f252, 0f3C0885E4, 0f3D2AAABB, %p33;
	fma.rn.f32 	%f253, %f656, %f27, %f252;
	selp.f32 	%f254, 0fBE2AAAA8, 0fBEFFFFFF, %p33;
	fma.rn.f32 	%f255, %f253, %f27, %f254;
	fma.rn.f32 	%f257, %f27, %f26, %f138;
	fma.rn.f32 	%f657, %f255, %f257, %f26;
	and.b32  	%r289, %r38, 2;
	setp.eq.s32 	%p35, %r289, 0;
	@%p35 bra 	$L__BB0_26;

	mov.f32 	%f259, 0fBF800000;
	fma.rn.f32 	%f657, %f657, %f259, %f138;

$L__BB0_26:
	@%p26 bra 	$L__BB0_34;

	setp.eq.f32 	%p37, %f22, 0f7F800000;
	@%p37 bra 	$L__BB0_33;
	bra.uni 	$L__BB0_28;

$L__BB0_33:
	mul.rn.f32 	%f658, %f20, %f138;
	bra.uni 	$L__BB0_34;

$L__BB0_28:
	mov.b32 	%r40, %f20;
	bfe.u32 	%r290, %r40, 23, 8;
	add.s32 	%r41, %r290, -128;
	shl.b32 	%r291, %r40, 8;
	or.b32  	%r42, %r291, -2147483648;
	shr.u32 	%r43, %r41, 5;
	mov.u64 	%rd296, 0;
	mov.u64 	%rd295, %rd1;
	mov.u64 	%rd297, %rd296;

$L__BB0_29:
	.pragma "nounroll";
	shl.b64 	%rd161, %rd296, 2;
	mov.u64 	%rd162, __cudart_i2opi_f;
	add.s64 	%rd163, %rd162, %rd161;
	ld.global.nc.u32 	%r292, [%rd163];
	mad.wide.u32 	%rd164, %r292, %r42, %rd297;
	shr.u64 	%rd297, %rd164, 32;
	st.local.u32 	[%rd295], %rd164;
	cvt.u32.u64 	%r293, %rd296;
	add.s32 	%r294, %r293, 1;
	cvt.s64.s32 	%rd296, %r294;
	mul.wide.s32 	%rd165, %r294, 4;
	add.s64 	%rd295, %rd1, %rd165;
	setp.ne.s32 	%p38, %r294, 6;
	@%p38 bra 	$L__BB0_29;

	st.local.u32 	[%rd22], %rd297;
	mov.u32 	%r295, 4;
	sub.s32 	%r44, %r295, %r43;
	mov.u32 	%r296, 6;
	sub.s32 	%r297, %r296, %r43;
	mul.wide.s32 	%rd166, %r297, 4;
	add.s64 	%rd167, %rd1, %rd166;
	ld.local.u32 	%r708, [%rd167];
	ld.local.u32 	%r709, [%rd167+-4];
	and.b32  	%r47, %r41, 31;
	setp.eq.s32 	%p39, %r47, 0;
	@%p39 bra 	$L__BB0_32;

	mov.u32 	%r298, 32;
	sub.s32 	%r299, %r298, %r47;
	shr.u32 	%r300, %r709, %r299;
	shl.b32 	%r301, %r708, %r47;
	add.s32 	%r708, %r300, %r301;
	mul.wide.s32 	%rd168, %r44, 4;
	add.s64 	%rd169, %rd1, %rd168;
	ld.local.u32 	%r302, [%rd169];
	shr.u32 	%r303, %r302, %r299;
	shl.b32 	%r304, %r709, %r47;
	add.s32 	%r709, %r303, %r304;

$L__BB0_32:
	and.b32  	%r305, %r40, -2147483648;
	shr.u32 	%r306, %r709, 30;
	shl.b32 	%r307, %r708, 2;
	or.b32  	%r308, %r306, %r307;
	shr.u32 	%r309, %r308, 31;
	shr.u32 	%r310, %r708, 30;
	add.s32 	%r311, %r309, %r310;
	neg.s32 	%r312, %r311;
	setp.eq.s32 	%p40, %r305, 0;
	selp.b32 	%r710, %r311, %r312, %p40;
	setp.ne.s32 	%p41, %r309, 0;
	xor.b32  	%r313, %r305, -2147483648;
	selp.b32 	%r314, %r313, %r305, %p41;
	selp.b32 	%r315, -1, 0, %p41;
	xor.b32  	%r316, %r308, %r315;
	shl.b32 	%r317, %r709, 2;
	xor.b32  	%r318, %r317, %r315;
	cvt.u64.u32 	%rd170, %r316;
	cvt.u64.u32 	%rd171, %r318;
	bfi.b64 	%rd172, %rd170, %rd171, 32, 32;
	cvt.rn.f64.s64 	%fd5, %rd172;
	mul.f64 	%fd6, %fd5, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f260, %fd6;
	setp.eq.s32 	%p42, %r314, 0;
	neg.f32 	%f261, %f260;
	selp.f32 	%f658, %f260, %f261, %p42;

$L__BB0_34:
	mul.f32 	%f36, %f19, %f657;
	and.b32  	%r54, %r710, 1;
	setp.eq.s32 	%p43, %r54, 0;
	selp.f32 	%f37, %f658, 0f3F800000, %p43;
	mul.rn.f32 	%f38, %f658, %f658;
	mov.f32 	%f659, 0fB94D4153;
	@%p43 bra 	$L__BB0_36;

	mov.f32 	%f640, 0fBAB607ED;
	mov.f32 	%f639, 0f37CBAC00;
	fma.rn.f32 	%f659, %f639, %f38, %f640;

$L__BB0_36:
	selp.f32 	%f266, 0f3C0885E4, 0f3D2AAABB, %p43;
	fma.rn.f32 	%f267, %f659, %f38, %f266;
	selp.f32 	%f268, 0fBE2AAAA8, 0fBEFFFFFF, %p43;
	fma.rn.f32 	%f269, %f267, %f38, %f268;
	fma.rn.f32 	%f271, %f38, %f37, %f138;
	fma.rn.f32 	%f660, %f269, %f271, %f37;
	and.b32  	%r319, %r710, 2;
	setp.eq.s32 	%p45, %r319, 0;
	@%p45 bra 	$L__BB0_38;

	mov.f32 	%f273, 0fBF800000;
	fma.rn.f32 	%f660, %f660, %f273, %f138;

$L__BB0_38:
	mov.u32 	%r691, 1;
	mov.u32 	%r690, 255;
	mov.f32 	%f641, 0f5A0E1BCA;
	mov.u32 	%r689, 0;
	mul.f32 	%f283, %f36, %f36;
	sub.f32 	%f285, %f118, %f283;
	mul.f32 	%f286, %f19, %f660;
	mul.f32 	%f287, %f286, %f286;
	sub.f32 	%f288, %f285, %f287;
	max.f32 	%f289, %f138, %f288;
	sqrt.rn.f32 	%f290, %f289;
	abs.f32 	%f291, %f15;
	abs.f32 	%f292, %f13;
	setp.gt.f32 	%p46, %f292, %f291;
	selp.f32 	%f293, 0f00000000, %f14, %p46;
	neg.f32 	%f294, %f15;
	selp.f32 	%f295, %f13, %f294, %p46;
	neg.f32 	%f296, %f14;
	selp.f32 	%f297, %f296, 0f00000000, %p46;
	mul.f32 	%f298, %f295, %f295;
	fma.rn.f32 	%f299, %f297, %f297, %f298;
	fma.rn.f32 	%f300, %f293, %f293, %f299;
	sqrt.rn.f32 	%f301, %f300;
	rcp.rn.f32 	%f302, %f301;
	mul.f32 	%f303, %f297, %f302;
	mul.f32 	%f304, %f295, %f302;
	mul.f32 	%f305, %f293, %f302;
	mul.f32 	%f306, %f15, %f304;
	mul.f32 	%f307, %f14, %f305;
	sub.f32 	%f308, %f306, %f307;
	mul.f32 	%f309, %f13, %f305;
	mul.f32 	%f310, %f15, %f303;
	sub.f32 	%f311, %f309, %f310;
	mul.f32 	%f312, %f14, %f303;
	mul.f32 	%f313, %f13, %f304;
	sub.f32 	%f314, %f312, %f313;
	mul.f32 	%f315, %f36, %f308;
	mul.f32 	%f316, %f36, %f311;
	mul.f32 	%f317, %f36, %f314;
	fma.rn.f32 	%f318, %f286, %f303, %f315;
	fma.rn.f32 	%f319, %f286, %f304, %f316;
	fma.rn.f32 	%f320, %f286, %f305, %f317;
	fma.rn.f32 	%f44, %f13, %f290, %f318;
	fma.rn.f32 	%f45, %f14, %f290, %f319;
	fma.rn.f32 	%f46, %f15, %f290, %f320;
	mul.lo.s64 	%rd174, %rd30, 6364136223846793005;
	add.s64 	%rd316, %rd174, -2720673578348880933;
	// begin inline asm
	call(%r320,%r321,%r322,%r323,%r324,%r325,%r326,%r327,%r328,%r329,%r330,%r331,%r332,%r333,%r334,%r335,%r336,%r337,%r338,%r339,%r340,%r341,%r342,%r343,%r344,%r345,%r346,%r347,%r348,%r349,%r350,%r351),_optix_trace_typed_32,(%r689,%rd18,%f16,%f17,%f18,%f44,%f45,%f46,%f138,%f641,%f138,%r690,%r691,%r689,%r691,%r689,%r691,%r175,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689,%r689);
	// end inline asm
	setp.eq.s32 	%p47, %r320, -1;
	@%p47 bra 	$L__BB0_98;

	mov.f32 	%f642, 0fBA83126F;
	mul.wide.u32 	%rd175, %r320, 36;
	add.s64 	%rd176, %rd19, %rd175;
	ld.global.f32 	%f321, [%rd176];
	ld.global.f32 	%f322, [%rd176+12];
	sub.f32 	%f323, %f322, %f321;
	ld.global.f32 	%f324, [%rd176+4];
	ld.global.f32 	%f325, [%rd176+16];
	sub.f32 	%f326, %f325, %f324;
	ld.global.f32 	%f327, [%rd176+8];
	ld.global.f32 	%f328, [%rd176+20];
	sub.f32 	%f329, %f328, %f327;
	ld.global.f32 	%f330, [%rd176+24];
	sub.f32 	%f331, %f330, %f321;
	ld.global.f32 	%f332, [%rd176+28];
	sub.f32 	%f333, %f332, %f324;
	ld.global.f32 	%f334, [%rd176+32];
	sub.f32 	%f335, %f334, %f327;
	sub.f32 	%f336, %f16, %f321;
	sub.f32 	%f337, %f17, %f324;
	sub.f32 	%f338, %f18, %f327;
	mul.f32 	%f339, %f326, %f335;
	mul.f32 	%f340, %f329, %f333;
	sub.f32 	%f341, %f339, %f340;
	mul.f32 	%f342, %f329, %f331;
	mul.f32 	%f343, %f323, %f335;
	sub.f32 	%f344, %f342, %f343;
	mul.f32 	%f345, %f323, %f333;
	mul.f32 	%f346, %f326, %f331;
	sub.f32 	%f347, %f345, %f346;
	mul.f32 	%f348, %f46, %f337;
	mul.f32 	%f349, %f45, %f338;
	sub.f32 	%f350, %f348, %f349;
	mul.f32 	%f351, %f44, %f338;
	mul.f32 	%f352, %f46, %f336;
	sub.f32 	%f353, %f351, %f352;
	mul.f32 	%f354, %f45, %f336;
	mul.f32 	%f355, %f44, %f337;
	sub.f32 	%f356, %f354, %f355;
	mul.f32 	%f357, %f45, %f344;
	fma.rn.f32 	%f358, %f44, %f341, %f357;
	fma.rn.f32 	%f359, %f46, %f347, %f358;
	rcp.rn.f32 	%f360, %f359;
	mul.f32 	%f361, %f331, %f350;
	fma.rn.f32 	%f362, %f333, %f353, %f361;
	fma.rn.f32 	%f363, %f335, %f356, %f362;
	mul.f32 	%f364, %f360, %f363;
	mul.f32 	%f365, %f323, %f350;
	fma.rn.f32 	%f366, %f326, %f353, %f365;
	fma.rn.f32 	%f367, %f329, %f356, %f366;
	mul.f32 	%f368, %f360, %f367;
	mul.f32 	%f369, %f344, %f337;
	fma.rn.f32 	%f370, %f336, %f341, %f369;
	fma.rn.f32 	%f371, %f347, %f338, %f370;
	mul.f32 	%f372, %f371, %f360;
	setp.gt.f32 	%p48, %f364, 0f80000000;
	setp.lt.f32 	%p49, %f364, 0fBF800000;
	or.pred  	%p50, %p48, %p49;
	setp.lt.f32 	%p51, %f368, 0f00000000;
	or.pred  	%p52, %p51, %p50;
	sub.f32 	%f374, %f368, %f364;
	setp.gt.f32 	%p53, %f374, 0f3F800000;
	or.pred  	%p54, %p53, %p52;
	setp.gt.f32 	%p55, %f372, 0f80000000;
	or.pred  	%p56, %p55, %p54;
	setp.lt.f32 	%p57, %f359, 0f00000000;
	neg.f32 	%f375, %f341;
	neg.f32 	%f376, %f344;
	neg.f32 	%f377, %f347;
	selp.f32 	%f378, %f341, %f375, %p57;
	selp.f32 	%f379, %f344, %f376, %p57;
	selp.f32 	%f380, %f347, %f377, %p57;
	mul.f32 	%f381, %f379, %f379;
	fma.rn.f32 	%f382, %f378, %f378, %f381;
	fma.rn.f32 	%f383, %f380, %f380, %f382;
	sqrt.rn.f32 	%f384, %f383;
	rcp.rn.f32 	%f385, %f384;
	mul.f32 	%f47, %f385, %f378;
	mul.f32 	%f48, %f385, %f379;
	mul.f32 	%f49, %f385, %f380;
	sub.f32 	%f387, %f642, %f372;
	selp.f32 	%f388, 0f7F7FFFFF, %f387, %p56;
	max.f32 	%f389, %f138, %f388;
	fma.rn.f32 	%f50, %f44, %f389, %f16;
	fma.rn.f32 	%f51, %f45, %f389, %f17;
	fma.rn.f32 	%f52, %f46, %f389, %f18;
	mul.lo.s64 	%rd177, %rd316, 6364136223846793005;
	add.s64 	%rd46, %rd177, -2720673578348880933;
	shr.u64 	%rd178, %rd316, 18;
	xor.b64  	%rd179, %rd178, %rd316;
	shr.u64 	%rd180, %rd179, 27;
	cvt.u32.u64 	%r391, %rd180;
	shr.u64 	%rd181, %rd316, 59;
	cvt.u32.u64 	%r392, %rd181;
	shf.r.wrap.b32 	%r393, %r391, %r391, %r392;
	shr.u32 	%r394, %r393, 9;
	or.b32  	%r395, %r394, 1065353216;
	mov.b32 	%f390, %r395;
	add.f32 	%f391, %f390, 0fBF800000;
	shr.u64 	%rd182, %rd46, 18;
	xor.b64  	%rd183, %rd182, %rd46;
	shr.u64 	%rd184, %rd183, 27;
	cvt.u32.u64 	%r396, %rd184;
	shr.u64 	%rd185, %rd46, 59;
	cvt.u32.u64 	%r397, %rd185;
	shf.r.wrap.b32 	%r398, %r396, %r396, %r397;
	shr.u32 	%r399, %r398, 9;
	or.b32  	%r400, %r399, 1065353216;
	mov.b32 	%f392, %r400;
	add.f32 	%f393, %f392, 0fBF800000;
	sqrt.rn.f32 	%f53, %f391;
	mul.f32 	%f54, %f393, 0f40C90FDB;
	mul.f32 	%f394, %f54, 0f3F22F983;
	cvt.rni.s32.f32 	%r716, %f394;
	cvt.rn.f32.s32 	%f395, %r716;
	fma.rn.f32 	%f397, %f395, %f122, %f54;
	fma.rn.f32 	%f399, %f395, %f124, %f397;
	fma.rn.f32 	%f664, %f395, %f126, %f399;
	abs.f32 	%f56, %f54;
	setp.leu.f32 	%p58, %f56, 0f47CE4780;
	mov.u32 	%r713, %r716;
	mov.f32 	%f661, %f664;
	@%p58 bra 	$L__BB0_47;

	setp.eq.f32 	%p59, %f56, 0f7F800000;
	@%p59 bra 	$L__BB0_46;
	bra.uni 	$L__BB0_41;

$L__BB0_46:
	mul.rn.f32 	%f661, %f54, %f138;
	mov.u32 	%r713, %r716;
	bra.uni 	$L__BB0_47;

$L__BB0_41:
	mov.b32 	%r57, %f54;
	bfe.u32 	%r401, %r57, 23, 8;
	add.s32 	%r58, %r401, -128;
	shl.b32 	%r402, %r57, 8;
	or.b32  	%r59, %r402, -2147483648;
	shr.u32 	%r60, %r58, 5;
	mov.u64 	%rd299, 0;
	mov.u64 	%rd298, %rd1;
	mov.u64 	%rd300, %rd299;

$L__BB0_42:
	.pragma "nounroll";
	shl.b64 	%rd188, %rd299, 2;
	mov.u64 	%rd189, __cudart_i2opi_f;
	add.s64 	%rd190, %rd189, %rd188;
	ld.global.nc.u32 	%r403, [%rd190];
	mad.wide.u32 	%rd191, %r403, %r59, %rd300;
	shr.u64 	%rd300, %rd191, 32;
	st.local.u32 	[%rd298], %rd191;
	cvt.u32.u64 	%r404, %rd299;
	add.s32 	%r405, %r404, 1;
	cvt.s64.s32 	%rd299, %r405;
	mul.wide.s32 	%rd192, %r405, 4;
	add.s64 	%rd298, %rd1, %rd192;
	setp.ne.s32 	%p60, %r405, 6;
	@%p60 bra 	$L__BB0_42;

	st.local.u32 	[%rd22], %rd300;
	mov.u32 	%r406, 4;
	sub.s32 	%r61, %r406, %r60;
	mov.u32 	%r407, 6;
	sub.s32 	%r408, %r407, %r60;
	mul.wide.s32 	%rd193, %r408, 4;
	add.s64 	%rd194, %rd1, %rd193;
	ld.local.u32 	%r711, [%rd194];
	ld.local.u32 	%r712, [%rd194+-4];
	and.b32  	%r64, %r58, 31;
	setp.eq.s32 	%p61, %r64, 0;
	@%p61 bra 	$L__BB0_45;

	mov.u32 	%r409, 32;
	sub.s32 	%r410, %r409, %r64;
	shr.u32 	%r411, %r712, %r410;
	shl.b32 	%r412, %r711, %r64;
	add.s32 	%r711, %r411, %r412;
	mul.wide.s32 	%rd195, %r61, 4;
	add.s64 	%rd196, %rd1, %rd195;
	ld.local.u32 	%r413, [%rd196];
	shr.u32 	%r414, %r413, %r410;
	shl.b32 	%r415, %r712, %r64;
	add.s32 	%r712, %r414, %r415;

$L__BB0_45:
	and.b32  	%r416, %r57, -2147483648;
	shr.u32 	%r417, %r712, 30;
	shl.b32 	%r418, %r711, 2;
	or.b32  	%r419, %r417, %r418;
	shr.u32 	%r420, %r419, 31;
	shr.u32 	%r421, %r711, 30;
	add.s32 	%r422, %r420, %r421;
	neg.s32 	%r423, %r422;
	setp.eq.s32 	%p62, %r416, 0;
	selp.b32 	%r713, %r422, %r423, %p62;
	setp.ne.s32 	%p63, %r420, 0;
	xor.b32  	%r424, %r416, -2147483648;
	selp.b32 	%r425, %r424, %r416, %p63;
	selp.b32 	%r426, -1, 0, %p63;
	xor.b32  	%r427, %r419, %r426;
	shl.b32 	%r428, %r712, 2;
	xor.b32  	%r429, %r428, %r426;
	cvt.u64.u32 	%rd197, %r427;
	cvt.u64.u32 	%rd198, %r429;
	bfi.b64 	%rd199, %rd197, %rd198, 32, 32;
	cvt.rn.f64.s64 	%fd7, %rd199;
	mul.f64 	%fd8, %fd7, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f401, %fd8;
	setp.eq.s32 	%p64, %r425, 0;
	neg.f32 	%f402, %f401;
	selp.f32 	%f661, %f401, %f402, %p64;

$L__BB0_47:
	add.s32 	%r71, %r713, 1;
	and.b32  	%r72, %r71, 1;
	setp.eq.s32 	%p65, %r72, 0;
	selp.f32 	%f60, %f661, 0f3F800000, %p65;
	mul.rn.f32 	%f61, %f661, %f661;
	mov.f32 	%f662, 0fB94D4153;
	@%p65 bra 	$L__BB0_49;

	mov.f32 	%f644, 0fBAB607ED;
	mov.f32 	%f643, 0f37CBAC00;
	fma.rn.f32 	%f662, %f643, %f61, %f644;

$L__BB0_49:
	selp.f32 	%f407, 0f3C0885E4, 0f3D2AAABB, %p65;
	fma.rn.f32 	%f408, %f662, %f61, %f407;
	selp.f32 	%f409, 0fBE2AAAA8, 0fBEFFFFFF, %p65;
	fma.rn.f32 	%f410, %f408, %f61, %f409;
	fma.rn.f32 	%f412, %f61, %f60, %f138;
	fma.rn.f32 	%f663, %f410, %f412, %f60;
	and.b32  	%r430, %r71, 2;
	setp.eq.s32 	%p67, %r430, 0;
	@%p67 bra 	$L__BB0_51;

	mov.f32 	%f414, 0fBF800000;
	fma.rn.f32 	%f663, %f663, %f414, %f138;

$L__BB0_51:
	@%p58 bra 	$L__BB0_59;

	setp.eq.f32 	%p69, %f56, 0f7F800000;
	@%p69 bra 	$L__BB0_58;
	bra.uni 	$L__BB0_53;

$L__BB0_58:
	mul.rn.f32 	%f664, %f54, %f138;
	bra.uni 	$L__BB0_59;

$L__BB0_53:
	mov.b32 	%r73, %f54;
	bfe.u32 	%r431, %r73, 23, 8;
	add.s32 	%r74, %r431, -128;
	shl.b32 	%r432, %r73, 8;
	or.b32  	%r75, %r432, -2147483648;
	shr.u32 	%r76, %r74, 5;
	mov.u64 	%rd302, 0;
	mov.u64 	%rd301, %rd1;
	mov.u64 	%rd303, %rd302;

$L__BB0_54:
	.pragma "nounroll";
	shl.b64 	%rd202, %rd302, 2;
	mov.u64 	%rd203, __cudart_i2opi_f;
	add.s64 	%rd204, %rd203, %rd202;
	ld.global.nc.u32 	%r433, [%rd204];
	mad.wide.u32 	%rd205, %r433, %r75, %rd303;
	shr.u64 	%rd303, %rd205, 32;
	st.local.u32 	[%rd301], %rd205;
	cvt.u32.u64 	%r434, %rd302;
	add.s32 	%r435, %r434, 1;
	cvt.s64.s32 	%rd302, %r435;
	mul.wide.s32 	%rd206, %r435, 4;
	add.s64 	%rd301, %rd1, %rd206;
	setp.ne.s32 	%p70, %r435, 6;
	@%p70 bra 	$L__BB0_54;

	st.local.u32 	[%rd22], %rd303;
	mov.u32 	%r436, 4;
	sub.s32 	%r77, %r436, %r76;
	mov.u32 	%r437, 6;
	sub.s32 	%r438, %r437, %r76;
	mul.wide.s32 	%rd207, %r438, 4;
	add.s64 	%rd208, %rd1, %rd207;
	ld.local.u32 	%r714, [%rd208];
	ld.local.u32 	%r715, [%rd208+-4];
	and.b32  	%r80, %r74, 31;
	setp.eq.s32 	%p71, %r80, 0;
	@%p71 bra 	$L__BB0_57;

	mov.u32 	%r439, 32;
	sub.s32 	%r440, %r439, %r80;
	shr.u32 	%r441, %r715, %r440;
	shl.b32 	%r442, %r714, %r80;
	add.s32 	%r714, %r441, %r442;
	mul.wide.s32 	%rd209, %r77, 4;
	add.s64 	%rd210, %rd1, %rd209;
	ld.local.u32 	%r443, [%rd210];
	shr.u32 	%r444, %r443, %r440;
	shl.b32 	%r445, %r715, %r80;
	add.s32 	%r715, %r444, %r445;

$L__BB0_57:
	and.b32  	%r446, %r73, -2147483648;
	shr.u32 	%r447, %r715, 30;
	shl.b32 	%r448, %r714, 2;
	or.b32  	%r449, %r447, %r448;
	shr.u32 	%r450, %r449, 31;
	shr.u32 	%r451, %r714, 30;
	add.s32 	%r452, %r450, %r451;
	neg.s32 	%r453, %r452;
	setp.eq.s32 	%p72, %r446, 0;
	selp.b32 	%r716, %r452, %r453, %p72;
	setp.ne.s32 	%p73, %r450, 0;
	xor.b32  	%r454, %r446, -2147483648;
	selp.b32 	%r455, %r454, %r446, %p73;
	selp.b32 	%r456, -1, 0, %p73;
	xor.b32  	%r457, %r449, %r456;
	shl.b32 	%r458, %r715, 2;
	xor.b32  	%r459, %r458, %r456;
	cvt.u64.u32 	%rd211, %r457;
	cvt.u64.u32 	%rd212, %r459;
	bfi.b64 	%rd213, %rd211, %rd212, 32, 32;
	cvt.rn.f64.s64 	%fd9, %rd213;
	mul.f64 	%fd10, %fd9, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f415, %fd10;
	setp.eq.s32 	%p74, %r455, 0;
	neg.f32 	%f416, %f415;
	selp.f32 	%f664, %f415, %f416, %p74;

$L__BB0_59:
	mul.f32 	%f70, %f53, %f663;
	and.b32  	%r87, %r716, 1;
	setp.eq.s32 	%p75, %r87, 0;
	selp.f32 	%f71, %f664, 0f3F800000, %p75;
	mul.rn.f32 	%f72, %f664, %f664;
	mov.f32 	%f665, 0fB94D4153;
	@%p75 bra 	$L__BB0_61;

	mov.f32 	%f646, 0fBAB607ED;
	mov.f32 	%f645, 0f37CBAC00;
	fma.rn.f32 	%f665, %f645, %f72, %f646;

$L__BB0_61:
	selp.f32 	%f421, 0f3C0885E4, 0f3D2AAABB, %p75;
	fma.rn.f32 	%f422, %f665, %f72, %f421;
	selp.f32 	%f423, 0fBE2AAAA8, 0fBEFFFFFF, %p75;
	fma.rn.f32 	%f424, %f422, %f72, %f423;
	fma.rn.f32 	%f426, %f72, %f71, %f138;
	fma.rn.f32 	%f666, %f424, %f426, %f71;
	and.b32  	%r460, %r716, 2;
	setp.eq.s32 	%p77, %r460, 0;
	@%p77 bra 	$L__BB0_63;

	mov.f32 	%f428, 0fBF800000;
	fma.rn.f32 	%f666, %f666, %f428, %f138;

$L__BB0_63:
	mov.u32 	%r694, 1;
	mov.u32 	%r693, 255;
	mov.f32 	%f647, 0f5A0E1BCA;
	mov.u32 	%r692, 0;
	mul.f32 	%f438, %f70, %f70;
	sub.f32 	%f440, %f118, %f438;
	mul.f32 	%f441, %f53, %f666;
	mul.f32 	%f442, %f441, %f441;
	sub.f32 	%f443, %f440, %f442;
	max.f32 	%f444, %f138, %f443;
	sqrt.rn.f32 	%f445, %f444;
	abs.f32 	%f446, %f49;
	abs.f32 	%f447, %f47;
	setp.gt.f32 	%p78, %f447, %f446;
	selp.f32 	%f448, 0f00000000, %f48, %p78;
	neg.f32 	%f449, %f49;
	selp.f32 	%f450, %f47, %f449, %p78;
	neg.f32 	%f451, %f48;
	selp.f32 	%f452, %f451, 0f00000000, %p78;
	mul.f32 	%f453, %f450, %f450;
	fma.rn.f32 	%f454, %f452, %f452, %f453;
	fma.rn.f32 	%f455, %f448, %f448, %f454;
	sqrt.rn.f32 	%f456, %f455;
	rcp.rn.f32 	%f457, %f456;
	mul.f32 	%f458, %f452, %f457;
	mul.f32 	%f459, %f450, %f457;
	mul.f32 	%f460, %f448, %f457;
	mul.f32 	%f461, %f49, %f459;
	mul.f32 	%f462, %f48, %f460;
	sub.f32 	%f463, %f461, %f462;
	mul.f32 	%f464, %f47, %f460;
	mul.f32 	%f465, %f49, %f458;
	sub.f32 	%f466, %f464, %f465;
	mul.f32 	%f467, %f48, %f458;
	mul.f32 	%f468, %f47, %f459;
	sub.f32 	%f469, %f467, %f468;
	mul.f32 	%f470, %f70, %f463;
	mul.f32 	%f471, %f70, %f466;
	mul.f32 	%f472, %f70, %f469;
	fma.rn.f32 	%f473, %f441, %f458, %f470;
	fma.rn.f32 	%f474, %f441, %f459, %f471;
	fma.rn.f32 	%f475, %f441, %f460, %f472;
	fma.rn.f32 	%f78, %f47, %f445, %f473;
	fma.rn.f32 	%f79, %f48, %f445, %f474;
	fma.rn.f32 	%f80, %f49, %f445, %f475;
	mul.lo.s64 	%rd215, %rd46, 6364136223846793005;
	add.s64 	%rd316, %rd215, -2720673578348880933;
	// begin inline asm
	call(%r461,%r462,%r463,%r464,%r465,%r466,%r467,%r468,%r469,%r470,%r471,%r472,%r473,%r474,%r475,%r476,%r477,%r478,%r479,%r480,%r481,%r482,%r483,%r484,%r485,%r486,%r487,%r488,%r489,%r490,%r491,%r492),_optix_trace_typed_32,(%r692,%rd18,%f50,%f51,%f52,%f78,%f79,%f80,%f138,%f647,%f138,%r693,%r694,%r692,%r694,%r692,%r694,%r320,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692,%r692);
	// end inline asm
	setp.eq.s32 	%p79, %r461, -1;
	@%p79 bra 	$L__BB0_98;

	mov.f32 	%f648, 0fBA83126F;
	mul.wide.u32 	%rd216, %r461, 36;
	add.s64 	%rd217, %rd19, %rd216;
	ld.global.f32 	%f476, [%rd217];
	ld.global.f32 	%f477, [%rd217+12];
	sub.f32 	%f478, %f477, %f476;
	ld.global.f32 	%f479, [%rd217+4];
	ld.global.f32 	%f480, [%rd217+16];
	sub.f32 	%f481, %f480, %f479;
	ld.global.f32 	%f482, [%rd217+8];
	ld.global.f32 	%f483, [%rd217+20];
	sub.f32 	%f484, %f483, %f482;
	ld.global.f32 	%f485, [%rd217+24];
	sub.f32 	%f486, %f485, %f476;
	ld.global.f32 	%f487, [%rd217+28];
	sub.f32 	%f488, %f487, %f479;
	ld.global.f32 	%f489, [%rd217+32];
	sub.f32 	%f490, %f489, %f482;
	sub.f32 	%f491, %f50, %f476;
	sub.f32 	%f492, %f51, %f479;
	sub.f32 	%f493, %f52, %f482;
	mul.f32 	%f494, %f481, %f490;
	mul.f32 	%f495, %f484, %f488;
	sub.f32 	%f496, %f494, %f495;
	mul.f32 	%f497, %f484, %f486;
	mul.f32 	%f498, %f478, %f490;
	sub.f32 	%f499, %f497, %f498;
	mul.f32 	%f500, %f478, %f488;
	mul.f32 	%f501, %f481, %f486;
	sub.f32 	%f502, %f500, %f501;
	mul.f32 	%f503, %f80, %f492;
	mul.f32 	%f504, %f79, %f493;
	sub.f32 	%f505, %f503, %f504;
	mul.f32 	%f506, %f78, %f493;
	mul.f32 	%f507, %f80, %f491;
	sub.f32 	%f508, %f506, %f507;
	mul.f32 	%f509, %f79, %f491;
	mul.f32 	%f510, %f78, %f492;
	sub.f32 	%f511, %f509, %f510;
	mul.f32 	%f512, %f79, %f499;
	fma.rn.f32 	%f513, %f78, %f496, %f512;
	fma.rn.f32 	%f514, %f80, %f502, %f513;
	rcp.rn.f32 	%f515, %f514;
	mul.f32 	%f516, %f486, %f505;
	fma.rn.f32 	%f517, %f488, %f508, %f516;
	fma.rn.f32 	%f518, %f490, %f511, %f517;
	mul.f32 	%f519, %f515, %f518;
	mul.f32 	%f520, %f478, %f505;
	fma.rn.f32 	%f521, %f481, %f508, %f520;
	fma.rn.f32 	%f522, %f484, %f511, %f521;
	mul.f32 	%f523, %f515, %f522;
	mul.f32 	%f524, %f499, %f492;
	fma.rn.f32 	%f525, %f491, %f496, %f524;
	fma.rn.f32 	%f526, %f502, %f493, %f525;
	mul.f32 	%f527, %f526, %f515;
	setp.gt.f32 	%p80, %f519, 0f80000000;
	setp.lt.f32 	%p81, %f519, 0fBF800000;
	or.pred  	%p82, %p80, %p81;
	setp.lt.f32 	%p83, %f523, 0f00000000;
	or.pred  	%p84, %p83, %p82;
	sub.f32 	%f529, %f523, %f519;
	setp.gt.f32 	%p85, %f529, 0f3F800000;
	or.pred  	%p86, %p85, %p84;
	setp.gt.f32 	%p87, %f527, 0f80000000;
	or.pred  	%p88, %p87, %p86;
	setp.lt.f32 	%p89, %f514, 0f00000000;
	neg.f32 	%f530, %f496;
	neg.f32 	%f531, %f499;
	neg.f32 	%f532, %f502;
	selp.f32 	%f533, %f496, %f530, %p89;
	selp.f32 	%f534, %f499, %f531, %p89;
	selp.f32 	%f535, %f502, %f532, %p89;
	mul.f32 	%f536, %f534, %f534;
	fma.rn.f32 	%f537, %f533, %f533, %f536;
	fma.rn.f32 	%f538, %f535, %f535, %f537;
	sqrt.rn.f32 	%f539, %f538;
	rcp.rn.f32 	%f540, %f539;
	mul.f32 	%f81, %f540, %f533;
	mul.f32 	%f82, %f540, %f534;
	mul.f32 	%f83, %f540, %f535;
	sub.f32 	%f542, %f648, %f527;
	selp.f32 	%f543, 0f7F7FFFFF, %f542, %p88;
	max.f32 	%f544, %f138, %f543;
	fma.rn.f32 	%f84, %f78, %f544, %f50;
	fma.rn.f32 	%f85, %f79, %f544, %f51;
	fma.rn.f32 	%f86, %f80, %f544, %f52;
	mul.lo.s64 	%rd218, %rd316, 6364136223846793005;
	add.s64 	%rd62, %rd218, -2720673578348880933;
	shr.u64 	%rd219, %rd316, 18;
	xor.b64  	%rd220, %rd219, %rd316;
	shr.u64 	%rd221, %rd220, 27;
	cvt.u32.u64 	%r532, %rd221;
	shr.u64 	%rd222, %rd316, 59;
	cvt.u32.u64 	%r533, %rd222;
	shf.r.wrap.b32 	%r534, %r532, %r532, %r533;
	shr.u32 	%r535, %r534, 9;
	or.b32  	%r536, %r535, 1065353216;
	mov.b32 	%f545, %r536;
	add.f32 	%f546, %f545, 0fBF800000;
	shr.u64 	%rd223, %rd62, 18;
	xor.b64  	%rd224, %rd223, %rd62;
	shr.u64 	%rd225, %rd224, 27;
	cvt.u32.u64 	%r537, %rd225;
	shr.u64 	%rd226, %rd62, 59;
	cvt.u32.u64 	%r538, %rd226;
	shf.r.wrap.b32 	%r539, %r537, %r537, %r538;
	shr.u32 	%r540, %r539, 9;
	or.b32  	%r541, %r540, 1065353216;
	mov.b32 	%f547, %r541;
	add.f32 	%f548, %f547, 0fBF800000;
	sqrt.rn.f32 	%f87, %f546;
	mul.f32 	%f88, %f548, 0f40C90FDB;
	mul.f32 	%f549, %f88, 0f3F22F983;
	cvt.rni.s32.f32 	%r722, %f549;
	cvt.rn.f32.s32 	%f550, %r722;
	fma.rn.f32 	%f552, %f550, %f122, %f88;
	fma.rn.f32 	%f554, %f550, %f124, %f552;
	fma.rn.f32 	%f670, %f550, %f126, %f554;
	abs.f32 	%f90, %f88;
	setp.leu.f32 	%p90, %f90, 0f47CE4780;
	mov.u32 	%r719, %r722;
	mov.f32 	%f667, %f670;
	@%p90 bra 	$L__BB0_72;

	setp.eq.f32 	%p91, %f90, 0f7F800000;
	@%p91 bra 	$L__BB0_71;
	bra.uni 	$L__BB0_66;

$L__BB0_71:
	mul.rn.f32 	%f667, %f88, %f138;
	mov.u32 	%r719, %r722;
	bra.uni 	$L__BB0_72;

$L__BB0_66:
	mov.b32 	%r90, %f88;
	bfe.u32 	%r542, %r90, 23, 8;
	add.s32 	%r91, %r542, -128;
	shl.b32 	%r543, %r90, 8;
	or.b32  	%r92, %r543, -2147483648;
	shr.u32 	%r93, %r91, 5;
	mov.u64 	%rd305, 0;
	mov.u64 	%rd304, %rd1;
	mov.u64 	%rd306, %rd305;

$L__BB0_67:
	.pragma "nounroll";
	shl.b64 	%rd229, %rd305, 2;
	mov.u64 	%rd230, __cudart_i2opi_f;
	add.s64 	%rd231, %rd230, %rd229;
	ld.global.nc.u32 	%r544, [%rd231];
	mad.wide.u32 	%rd232, %r544, %r92, %rd306;
	shr.u64 	%rd306, %rd232, 32;
	st.local.u32 	[%rd304], %rd232;
	cvt.u32.u64 	%r545, %rd305;
	add.s32 	%r546, %r545, 1;
	cvt.s64.s32 	%rd305, %r546;
	mul.wide.s32 	%rd233, %r546, 4;
	add.s64 	%rd304, %rd1, %rd233;
	setp.ne.s32 	%p92, %r546, 6;
	@%p92 bra 	$L__BB0_67;

	st.local.u32 	[%rd22], %rd306;
	mov.u32 	%r547, 4;
	sub.s32 	%r94, %r547, %r93;
	mov.u32 	%r548, 6;
	sub.s32 	%r549, %r548, %r93;
	mul.wide.s32 	%rd234, %r549, 4;
	add.s64 	%rd235, %rd1, %rd234;
	ld.local.u32 	%r717, [%rd235];
	ld.local.u32 	%r718, [%rd235+-4];
	and.b32  	%r97, %r91, 31;
	setp.eq.s32 	%p93, %r97, 0;
	@%p93 bra 	$L__BB0_70;

	mov.u32 	%r550, 32;
	sub.s32 	%r551, %r550, %r97;
	shr.u32 	%r552, %r718, %r551;
	shl.b32 	%r553, %r717, %r97;
	add.s32 	%r717, %r552, %r553;
	mul.wide.s32 	%rd236, %r94, 4;
	add.s64 	%rd237, %rd1, %rd236;
	ld.local.u32 	%r554, [%rd237];
	shr.u32 	%r555, %r554, %r551;
	shl.b32 	%r556, %r718, %r97;
	add.s32 	%r718, %r555, %r556;

$L__BB0_70:
	and.b32  	%r557, %r90, -2147483648;
	shr.u32 	%r558, %r718, 30;
	shl.b32 	%r559, %r717, 2;
	or.b32  	%r560, %r558, %r559;
	shr.u32 	%r561, %r560, 31;
	shr.u32 	%r562, %r717, 30;
	add.s32 	%r563, %r561, %r562;
	neg.s32 	%r564, %r563;
	setp.eq.s32 	%p94, %r557, 0;
	selp.b32 	%r719, %r563, %r564, %p94;
	setp.ne.s32 	%p95, %r561, 0;
	xor.b32  	%r565, %r557, -2147483648;
	selp.b32 	%r566, %r565, %r557, %p95;
	selp.b32 	%r567, -1, 0, %p95;
	xor.b32  	%r568, %r560, %r567;
	shl.b32 	%r569, %r718, 2;
	xor.b32  	%r570, %r569, %r567;
	cvt.u64.u32 	%rd238, %r568;
	cvt.u64.u32 	%rd239, %r570;
	bfi.b64 	%rd240, %rd238, %rd239, 32, 32;
	cvt.rn.f64.s64 	%fd11, %rd240;
	mul.f64 	%fd12, %fd11, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f556, %fd12;
	setp.eq.s32 	%p96, %r566, 0;
	neg.f32 	%f557, %f556;
	selp.f32 	%f667, %f556, %f557, %p96;

$L__BB0_72:
	add.s32 	%r104, %r719, 1;
	and.b32  	%r105, %r104, 1;
	setp.eq.s32 	%p97, %r105, 0;
	selp.f32 	%f94, %f667, 0f3F800000, %p97;
	mul.rn.f32 	%f95, %f667, %f667;
	mov.f32 	%f668, 0fB94D4153;
	@%p97 bra 	$L__BB0_74;

	mov.f32 	%f650, 0fBAB607ED;
	mov.f32 	%f649, 0f37CBAC00;
	fma.rn.f32 	%f668, %f649, %f95, %f650;

$L__BB0_74:
	selp.f32 	%f562, 0f3C0885E4, 0f3D2AAABB, %p97;
	fma.rn.f32 	%f563, %f668, %f95, %f562;
	selp.f32 	%f564, 0fBE2AAAA8, 0fBEFFFFFF, %p97;
	fma.rn.f32 	%f565, %f563, %f95, %f564;
	fma.rn.f32 	%f567, %f95, %f94, %f138;
	fma.rn.f32 	%f669, %f565, %f567, %f94;
	and.b32  	%r571, %r104, 2;
	setp.eq.s32 	%p99, %r571, 0;
	@%p99 bra 	$L__BB0_76;

	mov.f32 	%f569, 0fBF800000;
	fma.rn.f32 	%f669, %f669, %f569, %f138;

$L__BB0_76:
	@%p90 bra 	$L__BB0_84;

	setp.eq.f32 	%p101, %f90, 0f7F800000;
	@%p101 bra 	$L__BB0_83;
	bra.uni 	$L__BB0_78;

$L__BB0_83:
	mul.rn.f32 	%f670, %f88, %f138;
	bra.uni 	$L__BB0_84;

$L__BB0_78:
	mov.b32 	%r106, %f88;
	bfe.u32 	%r572, %r106, 23, 8;
	add.s32 	%r107, %r572, -128;
	shl.b32 	%r573, %r106, 8;
	or.b32  	%r108, %r573, -2147483648;
	shr.u32 	%r109, %r107, 5;
	mov.u64 	%rd308, 0;
	mov.u64 	%rd307, %rd1;
	mov.u64 	%rd309, %rd308;

$L__BB0_79:
	.pragma "nounroll";
	shl.b64 	%rd243, %rd308, 2;
	mov.u64 	%rd244, __cudart_i2opi_f;
	add.s64 	%rd245, %rd244, %rd243;
	ld.global.nc.u32 	%r574, [%rd245];
	mad.wide.u32 	%rd246, %r574, %r108, %rd309;
	shr.u64 	%rd309, %rd246, 32;
	st.local.u32 	[%rd307], %rd246;
	cvt.u32.u64 	%r575, %rd308;
	add.s32 	%r576, %r575, 1;
	cvt.s64.s32 	%rd308, %r576;
	mul.wide.s32 	%rd247, %r576, 4;
	add.s64 	%rd307, %rd1, %rd247;
	setp.ne.s32 	%p102, %r576, 6;
	@%p102 bra 	$L__BB0_79;

	st.local.u32 	[%rd22], %rd309;
	mov.u32 	%r577, 4;
	sub.s32 	%r110, %r577, %r109;
	mov.u32 	%r578, 6;
	sub.s32 	%r579, %r578, %r109;
	mul.wide.s32 	%rd248, %r579, 4;
	add.s64 	%rd249, %rd1, %rd248;
	ld.local.u32 	%r720, [%rd249];
	ld.local.u32 	%r721, [%rd249+-4];
	and.b32  	%r113, %r107, 31;
	setp.eq.s32 	%p103, %r113, 0;
	@%p103 bra 	$L__BB0_82;

	mov.u32 	%r580, 32;
	sub.s32 	%r581, %r580, %r113;
	shr.u32 	%r582, %r721, %r581;
	shl.b32 	%r583, %r720, %r113;
	add.s32 	%r720, %r582, %r583;
	mul.wide.s32 	%rd250, %r110, 4;
	add.s64 	%rd251, %rd1, %rd250;
	ld.local.u32 	%r584, [%rd251];
	shr.u32 	%r585, %r584, %r581;
	shl.b32 	%r586, %r721, %r113;
	add.s32 	%r721, %r585, %r586;

$L__BB0_82:
	and.b32  	%r587, %r106, -2147483648;
	shr.u32 	%r588, %r721, 30;
	shl.b32 	%r589, %r720, 2;
	or.b32  	%r590, %r588, %r589;
	shr.u32 	%r591, %r590, 31;
	shr.u32 	%r592, %r720, 30;
	add.s32 	%r593, %r591, %r592;
	neg.s32 	%r594, %r593;
	setp.eq.s32 	%p104, %r587, 0;
	selp.b32 	%r722, %r593, %r594, %p104;
	setp.ne.s32 	%p105, %r591, 0;
	xor.b32  	%r595, %r587, -2147483648;
	selp.b32 	%r596, %r595, %r587, %p105;
	selp.b32 	%r597, -1, 0, %p105;
	xor.b32  	%r598, %r590, %r597;
	shl.b32 	%r599, %r721, 2;
	xor.b32  	%r600, %r599, %r597;
	cvt.u64.u32 	%rd252, %r598;
	cvt.u64.u32 	%rd253, %r600;
	bfi.b64 	%rd254, %rd252, %rd253, 32, 32;
	cvt.rn.f64.s64 	%fd13, %rd254;
	mul.f64 	%fd14, %fd13, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f570, %fd14;
	setp.eq.s32 	%p106, %r596, 0;
	neg.f32 	%f571, %f570;
	selp.f32 	%f670, %f570, %f571, %p106;

$L__BB0_84:
	mul.f32 	%f104, %f87, %f669;
	and.b32  	%r120, %r722, 1;
	setp.eq.s32 	%p107, %r120, 0;
	selp.f32 	%f105, %f670, 0f3F800000, %p107;
	mul.rn.f32 	%f106, %f670, %f670;
	mov.f32 	%f671, 0fB94D4153;
	@%p107 bra 	$L__BB0_86;

	mov.f32 	%f652, 0fBAB607ED;
	mov.f32 	%f651, 0f37CBAC00;
	fma.rn.f32 	%f671, %f651, %f106, %f652;

$L__BB0_86:
	selp.f32 	%f576, 0f3C0885E4, 0f3D2AAABB, %p107;
	fma.rn.f32 	%f577, %f671, %f106, %f576;
	selp.f32 	%f578, 0fBE2AAAA8, 0fBEFFFFFF, %p107;
	fma.rn.f32 	%f579, %f577, %f106, %f578;
	fma.rn.f32 	%f581, %f106, %f105, %f138;
	fma.rn.f32 	%f672, %f579, %f581, %f105;
	and.b32  	%r601, %r722, 2;
	setp.eq.s32 	%p109, %r601, 0;
	@%p109 bra 	$L__BB0_88;

	mov.f32 	%f583, 0fBF800000;
	fma.rn.f32 	%f672, %f672, %f583, %f138;

$L__BB0_88:
	mov.u32 	%r697, 1;
	mov.u32 	%r696, 255;
	mov.f32 	%f653, 0f5A0E1BCA;
	mov.u32 	%r695, 0;
	mul.f32 	%f593, %f104, %f104;
	sub.f32 	%f595, %f118, %f593;
	mul.f32 	%f596, %f87, %f672;
	mul.f32 	%f597, %f596, %f596;
	sub.f32 	%f598, %f595, %f597;
	max.f32 	%f599, %f138, %f598;
	sqrt.rn.f32 	%f600, %f599;
	abs.f32 	%f601, %f83;
	abs.f32 	%f602, %f81;
	setp.gt.f32 	%p110, %f602, %f601;
	selp.f32 	%f603, 0f00000000, %f82, %p110;
	neg.f32 	%f604, %f83;
	selp.f32 	%f605, %f81, %f604, %p110;
	neg.f32 	%f606, %f82;
	selp.f32 	%f607, %f606, 0f00000000, %p110;
	mul.f32 	%f608, %f605, %f605;
	fma.rn.f32 	%f609, %f607, %f607, %f608;
	fma.rn.f32 	%f610, %f603, %f603, %f609;
	sqrt.rn.f32 	%f611, %f610;
	rcp.rn.f32 	%f612, %f611;
	mul.f32 	%f613, %f607, %f612;
	mul.f32 	%f614, %f605, %f612;
	mul.f32 	%f615, %f603, %f612;
	mul.f32 	%f616, %f83, %f614;
	mul.f32 	%f617, %f82, %f615;
	sub.f32 	%f618, %f616, %f617;
	mul.f32 	%f619, %f81, %f615;
	mul.f32 	%f620, %f83, %f613;
	sub.f32 	%f621, %f619, %f620;
	mul.f32 	%f622, %f82, %f613;
	mul.f32 	%f623, %f81, %f614;
	sub.f32 	%f624, %f622, %f623;
	mul.f32 	%f625, %f104, %f618;
	mul.f32 	%f626, %f104, %f621;
	mul.f32 	%f627, %f104, %f624;
	fma.rn.f32 	%f628, %f596, %f613, %f625;
	fma.rn.f32 	%f629, %f596, %f614, %f626;
	fma.rn.f32 	%f630, %f596, %f615, %f627;
	fma.rn.f32 	%f587, %f81, %f600, %f628;
	fma.rn.f32 	%f588, %f82, %f600, %f629;
	fma.rn.f32 	%f589, %f83, %f600, %f630;
	mul.lo.s64 	%rd256, %rd62, 6364136223846793005;
	add.s64 	%rd316, %rd256, -2720673578348880933;
	// begin inline asm
	call(%r700,%r603,%r604,%r605,%r606,%r607,%r608,%r609,%r610,%r611,%r612,%r613,%r614,%r615,%r616,%r617,%r618,%r619,%r620,%r621,%r622,%r623,%r624,%r625,%r626,%r627,%r628,%r629,%r630,%r631,%r632,%r633),_optix_trace_typed_32,(%r695,%rd18,%f84,%f85,%f86,%f587,%f588,%f589,%f138,%f653,%f138,%r696,%r697,%r695,%r697,%r695,%r697,%r461,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695,%r695);
	// end inline asm
	setp.eq.s32 	%p111, %r700, -1;
	@%p111 bra 	$L__BB0_98;

	mul.lo.s64 	%rd257, %rd316, 6364136223846793005;
	add.s64 	%rd78, %rd257, -2720673578348880933;
	shr.u64 	%rd258, %rd78, 18;
	xor.b64  	%rd259, %rd258, %rd78;
	shr.u64 	%rd260, %rd259, 27;
	cvt.u32.u64 	%r673, %rd260;
	shr.u64 	%rd261, %rd78, 59;
	cvt.u32.u64 	%r674, %rd261;
	shf.r.wrap.b32 	%r675, %r673, %r673, %r674;
	shr.u32 	%r676, %r675, 9;
	or.b32  	%r677, %r676, 1065353216;
	mov.b32 	%f631, %r677;
	add.f32 	%f632, %f631, 0fBF800000;
	mul.f32 	%f112, %f632, 0f40C90FDB;
	abs.f32 	%f633, %f112;
	setp.leu.f32 	%p112, %f633, 0f47CE4780;
	setp.eq.f32 	%p113, %f633, 0f7F800000;
	or.pred  	%p1, %p113, %p112;
	@%p1 bra 	$L__BB0_93;

	mov.b32 	%r678, %f112;
	shl.b32 	%r679, %r678, 8;
	or.b32  	%r122, %r679, -2147483648;
	mov.u64 	%rd311, 0;
	mov.u64 	%rd310, %rd1;
	mov.u64 	%rd312, %rd311;

$L__BB0_91:
	.pragma "nounroll";
	shl.b64 	%rd264, %rd311, 2;
	mov.u64 	%rd265, __cudart_i2opi_f;
	add.s64 	%rd266, %rd265, %rd264;
	ld.global.nc.u32 	%r680, [%rd266];
	mad.wide.u32 	%rd267, %r680, %r122, %rd312;
	shr.u64 	%rd312, %rd267, 32;
	st.local.u32 	[%rd310], %rd267;
	cvt.u32.u64 	%r681, %rd311;
	add.s32 	%r682, %r681, 1;
	cvt.s64.s32 	%rd311, %r682;
	mul.wide.s32 	%rd268, %r682, 4;
	add.s64 	%rd310, %rd1, %rd268;
	setp.ne.s32 	%p114, %r682, 6;
	@%p114 bra 	$L__BB0_91;

	st.local.u32 	[%rd22], %rd312;

$L__BB0_93:
	@%p1 bra 	$L__BB0_97;

	mov.b32 	%r683, %f112;
	shl.b32 	%r684, %r683, 8;
	or.b32  	%r123, %r684, -2147483648;
	mov.u64 	%rd314, 0;
	mov.u64 	%rd313, %rd1;
	mov.u64 	%rd315, %rd314;

$L__BB0_95:
	.pragma "nounroll";
	shl.b64 	%rd271, %rd314, 2;
	mov.u64 	%rd272, __cudart_i2opi_f;
	add.s64 	%rd273, %rd272, %rd271;
	ld.global.nc.u32 	%r685, [%rd273];
	mad.wide.u32 	%rd274, %r685, %r123, %rd315;
	shr.u64 	%rd315, %rd274, 32;
	st.local.u32 	[%rd313], %rd274;
	cvt.u32.u64 	%r686, %rd314;
	add.s32 	%r687, %r686, 1;
	cvt.s64.s32 	%rd314, %r687;
	mul.wide.s32 	%rd275, %r687, 4;
	add.s64 	%rd313, %rd1, %rd275;
	setp.ne.s32 	%p115, %r687, 6;
	@%p115 bra 	$L__BB0_95;

	st.local.u32 	[%rd22], %rd315;

$L__BB0_97:
	mul.lo.s64 	%rd276, %rd78, 6364136223846793005;
	add.s64 	%rd316, %rd276, -2720673578348880933;
	bra.uni 	$L__BB0_99;

$L__BB0_98:
	add.s32 	%r699, %r699, 1;
	setp.gt.u32 	%p116, %r699, 2;
	mov.u32 	%r700, -1;
	@%p116 bra 	$L__BB0_101;

$L__BB0_99:
	add.s32 	%r698, %r698, 1;
	setp.lt.u32 	%p117, %r698, 32;
	@%p117 bra 	$L__BB0_5;

	ld.const.u64 	%rd277, [params+16];
	cvta.to.global.u64 	%rd278, %rd277;
	shl.b64 	%rd279, %rd2, 2;
	add.s64 	%rd280, %rd278, %rd279;
	ld.global.f32 	%f634, [%rd280];
	neg.f32 	%f635, %f634;
	st.global.f32 	[%rd280], %f635;

$L__BB0_101:
	ret;

}
	// .globl	__miss__ms
.visible .entry __miss__ms()
{
	.reg .b32 	%r<3>;


	mov.u32 	%r1, 0;
	mov.u32 	%r2, -1;
	// begin inline asm
	call _optix_set_payload, (%r1, %r2);
	// end inline asm
	ret;

}
	// .globl	__closesthit__ch
.visible .entry __closesthit__ch()
{
	.reg .b32 	%r<4>;


	// begin inline asm
	call (%r1), _optix_read_primitive_idx, ();
	// end inline asm
	mov.u32 	%r2, 0;
	// begin inline asm
	call _optix_set_payload, (%r2, %r1);
	// end inline asm
	ret;

}

