<<<
[#insns-c_lh,reftext="Load signed halfword, 16-bit encoding"]
=== c.lh

Synopsis::
Load signed halfword, 16-bit encoding

Mnemonic::
c.lh _rd'_, _uimm_(_rs1'_)

Encoding (RV32, RV64)::
[wavedrom, , svg]
....
include::sailwavedrom:encdec_compressed[left-clause="C_LH(_, _, _)",right,type=mapping,raw]
....

include::c_lhsh_imm_offset.adoc[]

Description::
This instruction loads a halfword from the memory address formed by adding _rs1'_ to the zero extended immediate _uimm_. The resulting halfword is sign extended to XLEN bits and is written to _rd'_. 

[NOTE]
  _rd'_ and _rs1'_ are from the standard 8-register set x8-x15.

Prerequisites::
None

32-bit equivalent::
<<insns-lh>>

Operation::
+
sail::execute[clause="C_LH(_, _, _)",part=body,dedent]

include::Zcb_footer.adoc[]
