$date
	Sat Oct 21 22:48:29 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module seq_det_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ reset $end
$scope module m1 $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ reset $end
$var reg 2 % cst [1:0] $end
$var reg 2 & nst [1:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
0$
0#
0"
x!
$end
#5000
0!
b1 &
b0 %
1"
#10000
b0 &
0"
1#
#15000
1"
#20000
b1 &
0"
0#
#25000
b1 %
1"
#30000
b10 &
0"
1#
#35000
b0 &
b10 %
1"
#40000
b11 &
0"
0#
#45000
b1 &
b11 %
1"
#50000
1!
b10 &
0"
1#
#55000
0!
b0 &
b10 %
1"
#60000
b11 &
0"
0#
#65000
b1 &
b11 %
1"
#70000
1!
b10 &
0"
1#
#75000
0!
b0 &
b10 %
1"
#80000
b11 &
0"
0#
#85000
b1 &
b11 %
1"
#90000
1!
b10 &
0"
1#
#95000
0!
b0 &
b10 %
1"
#100000
b11 &
0"
0#
