INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'ram1_8x256' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'ram1_8x256'...
WARNING:sim - A core named 'ram1_8x256' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'ram1_8x256'...
Delivering associated files for 'ram1_8x256'...
Delivering EJava files for 'ram1_8x256'...
Generating implementation netlist for 'ram1_8x256'...
INFO:sim - Pre-processing HDL files for 'ram1_8x256'...
Running synthesis for 'ram1_8x256'
Running ngcbuild...
Writing VEO instantiation template for 'ram1_8x256'...
Writing Verilog behavioral simulation model for 'ram1_8x256'...
WARNING:sim - Overwriting existing file
   C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/ipcore_dir/t
   mp/_cg/ram1_8x256/doc/blk_mem_gen_v7_3_vinfo.html with file from view
   xilinx_documentation
Delivered 1 file into directory
C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/ipcore_dir/tmp/
_cg/ram1_8x256
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ram1_8x256'...
Generating metadata file...
Regenerating ISE project file for 'ram1_8x256'...
Generating ISE project...
XCO file found: ram1_8x256.xco
XMDF file found: ram1_8x256_xmdf.tcl
Adding
C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/ipcore_dir/tmp/
_cg/ram1_8x256.asy -view all -origin_type imported
Adding
C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/ipcore_dir/tmp/
_cg/ram1_8x256.ngc -view all -origin_type created
Checking file
"C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/ipcore_dir/tmp
/_cg/ram1_8x256.ngc" for project device match ...
File
"C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/ipcore_dir/tmp
/_cg/ram1_8x256.ngc" device information matches project device.
Adding
C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/ipcore_dir/tmp/
_cg/ram1_8x256.sym -view all -origin_type imported
Adding
C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/ipcore_dir/tmp/
_cg/ram1_8x256.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/ipcore_dir/
   tmp/_cg/ram1_8x256.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/SOFT_project/FPGA/Xilinx_project/Sinhron_B600/B700_sinhron_V4/ipcore_dir/tmp/
_cg/ram1_8x256.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ram1_8x256"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ram1_8x256'.
