<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="altera_mf.altera_mf_components" />
		<HAS_SIM_LIB VALUE="ON" />
		<TREAT_DEFAULT_PORT_VALUE_AS_UNUSED VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="INTENDED_DEVICE_FAMILY" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="EXTEND_OE_DISABLE" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="INVERT_OUTPUT" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="OE_REG" TYPE="STRING" VALUE="REGISTERED|UNREGISTERED" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="POWER_UP_HIGH" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="WIDTH" TYPE="INTEGER" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="altddio_out" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="aclr" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="aset" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="datain_h" TYPE="INPUT" WIDTH="WIDTH" />
		<PORT NAME="datain_l" TYPE="INPUT" WIDTH="WIDTH" />
		<PORT NAME="dataout" TYPE="OUTPUT" WIDTH="WIDTH" />
		<PORT NAME="oe" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="oe_out" TYPE="OUTPUT" WIDTH="WIDTH" />
		<PORT NAME="outclock" TYPE="INPUT" />
		<PORT NAME="outclocken" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="sclr" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="sset" TYPE="INPUT" DEFAULT_VALUE="0" />
	</PORTS>
</ROOT>
