







.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv119__pointer_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__function_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 1 .b8 _ZN75_INTERNAL_53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e6thrust6system6detail10sequential3seqE[1];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 8 .b8 _ZTVN6caffe28OperatorINS_11CUDAContextEEE[136];
.global .align 8 .b8 _ZTVN6caffe227BinaryElementwiseWithArgsOpINS_11TensorTypesIJilfdEEENS_11CUDAContextENS_28BinaryFunctorWithDefaultCtorINS_10MulFunctorIS3_EEEENS_15SameTypeAsInputEEE[136];
.global .align 8 .b8 _ZTVN6caffe235BinaryElementwiseWithArgsGradientOpINS_11TensorTypesIJilfdEEENS_11CUDAContextENS_28BinaryFunctorWithDefaultCtorINS_10MulFunctorIS3_EEEENS_15SameTypeAsInputES8_EE[136];

































.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[24],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[4],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[4],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[24],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b16 %rs<17>;
.reg .b32 %r<86>;
.reg .b64 %rd<26>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r18, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r82, %ctaid.x;
setp.ge.s32	%p2, %r82, %r18;
@%p2 bra BB0_12;

cvt.u64.u32	%rd3, %r23;
cvt.u64.u32	%rd4, %r21;

	mov.u32 %r41, %laneid;

	cvta.to.global.u64 %rd23, %rd9;

BB0_2:
mov.u32 %r25, %tid.x;
mov.u32 %r84, 0;
setp.ge.s32	%p3, %r25, %r19;
@%p3 bra BB0_5;

mul.lo.s32 %r7, %r82, %r19;
mov.u32 %r84, 0;
mov.u32 %r83, %r25;

BB0_4:
mov.u32 %r9, %r83;
add.s32 %r29, %r9, %r7;
cvt.s64.s32	%rd12, %r29;
mul.lo.s64 %rd13, %rd2, %rd12;
cvt.u32.u64	%r30, %rd3;
shr.u64 %rd14, %rd13, %r30;
cvt.u32.u64	%r31, %rd14;
mul.lo.s32 %r32, %r31, %r4;
sub.s32 %r33, %r29, %r32;
mul.lo.s32 %r34, %r33, %r2;
cvt.s64.s32	%rd15, %r34;
mul.lo.s64 %rd16, %rd1, %rd15;
cvt.u32.u64	%r35, %rd4;
shr.u64 %rd17, %rd16, %r35;
cvt.u32.u64	%r36, %rd17;
mul.lo.s32 %r37, %r36, %r1;
sub.s32 %r38, %r34, %r37;
mul.lo.s32 %r39, %r38, %r3;
mul.wide.s32 %rd18, %r34, 4;
add.s64 %rd10, %rd7, %rd18;

	ld.global.nc.s32 %r27, [%rd10];

	mul.wide.s32 %rd19, %r39, 4;
add.s64 %rd11, %rd8, %rd19;

	ld.global.nc.s32 %r28, [%rd11];

	mad.lo.s32 %r84, %r28, %r27, %r84;
mov.u32 %r40, %ntid.x;
add.s32 %r12, %r40, %r9;
setp.lt.s32	%p4, %r12, %r19;
mov.u32 %r83, %r12;
@%p4 bra BB0_4;

BB0_5:
mov.u32 %r44, 1;
mov.u32 %r61, 31;

	shfl.down.b32 %r42, %r84, %r44, %r61;

	add.s32 %r62, %r41, 1;
setp.lt.s32	%p5, %r62, 32;
selp.b32	%r63, %r42, 0, %p5;
add.s32 %r47, %r63, %r84;
mov.u32 %r48, 2;

	shfl.down.b32 %r46, %r47, %r48, %r61;

	add.s32 %r64, %r41, 2;
setp.lt.s32	%p6, %r64, 32;
selp.b32	%r65, %r46, 0, %p6;
add.s32 %r51, %r47, %r65;
mov.u32 %r52, 4;

	shfl.down.b32 %r50, %r51, %r52, %r61;

	add.s32 %r66, %r41, 4;
setp.lt.s32	%p7, %r66, 32;
selp.b32	%r67, %r50, 0, %p7;
add.s32 %r55, %r51, %r67;
mov.u32 %r56, 8;

	shfl.down.b32 %r54, %r55, %r56, %r61;

	add.s32 %r68, %r41, 8;
setp.lt.s32	%p8, %r68, 32;
selp.b32	%r69, %r54, 0, %p8;
add.s32 %r59, %r55, %r69;
mov.u32 %r60, 16;

	shfl.down.b32 %r58, %r59, %r60, %r61;

	add.s32 %r70, %r41, 16;
setp.lt.s32	%p9, %r70, 32;
selp.b32	%r71, %r58, 0, %p9;
add.s32 %r85, %r59, %r71;
setp.ne.s32	%p10, %r41, 0;
@%p10 bra BB0_7;

shr.u32 %r73, %r25, 5;
mul.wide.u32 %rd20, %r73, 4;
mov.u64 %rd21, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd22, %rd21, %rd20;
st.shared.u32 [%rd22+4], %r85;

BB0_7:
setp.eq.s32	%p1, %r25, 0;
bar.sync 0;
@!%p1 bra BB0_9;
bra.uni BB0_8;

BB0_8:
ld.shared.u32 %r75, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.s32 %r76, %r75, %r85;
ld.shared.u32 %r77, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.s32 %r78, %r76, %r77;
ld.shared.u32 %r79, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s32 %r85, %r78, %r79;

BB0_9:
setp.ne.s32	%p11, %r25, 0;
@%p11 bra BB0_11;

mul.wide.s32 %rd24, %r82, 4;
add.s64 %rd25, %rd23, %rd24;
st.global.u32 [%rd25], %r85;

BB0_11:
bar.sync 0;
mov.u32 %r81, %nctaid.x;
add.s32 %r82, %r81, %r82;
setp.lt.s32	%p12, %r82, %r18;
@%p12 bra BB0_2;

BB0_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[48],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[8],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[8],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[48],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b16 %rs<33>;
.reg .b32 %r<104>;
.reg .b64 %rd<38>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r22, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r100, %ctaid.x;
setp.ge.s32	%p2, %r100, %r22;
@%p2 bra BB1_12;

cvt.u64.u32	%rd5, %r31;
cvt.u64.u32	%rd6, %r29;
cvt.u64.u32	%rd7, %r27;
cvt.u64.u32	%rd8, %r25;

	mov.u32 %r59, %laneid;

	cvta.to.global.u64 %rd35, %rd15;

BB1_2:
mov.u32 %r33, %tid.x;
mov.u32 %r102, 0;
setp.ge.s32	%p3, %r33, %r23;
@%p3 bra BB1_5;

mul.lo.s32 %r11, %r100, %r23;
mov.u32 %r102, 0;
mov.u32 %r101, %r33;

BB1_4:
mov.u32 %r13, %r101;
add.s32 %r37, %r13, %r11;
cvt.s64.s32	%rd18, %r37;
mul.lo.s64 %rd19, %rd4, %rd18;
cvt.u32.u64	%r38, %rd5;
shr.u64 %rd20, %rd19, %r38;
cvt.u32.u64	%r39, %rd20;
mul.lo.s32 %r40, %r39, %r8;
sub.s32 %r41, %r37, %r40;
mul.lo.s32 %r42, %r41, %r4;
cvt.s64.s32 %rd21, %rd20;
mul.lo.s64 %rd22, %rd3, %rd21;
cvt.u32.u64	%r43, %rd6;
shr.u64 %rd23, %rd22, %r43;
cvt.u32.u64	%r44, %rd23;
mul.lo.s32 %r45, %r44, %r7;
sub.s32 %r46, %r39, %r45;
mad.lo.s32 %r47, %r46, %r3, %r42;
cvt.s64.s32	%rd24, %r47;
mul.lo.s64 %rd25, %rd2, %rd24;
cvt.u32.u64	%r48, %rd7;
shr.u64 %rd26, %rd25, %r48;
cvt.u32.u64	%r49, %rd26;
mul.lo.s32 %r50, %r49, %r2;
sub.s32 %r51, %r47, %r50;
mul.lo.s32 %r52, %r51, %r6;
cvt.s64.s32 %rd27, %rd26;
mul.lo.s64 %rd28, %rd1, %rd27;
cvt.u32.u64	%r53, %rd8;
shr.u64 %rd29, %rd28, %r53;
cvt.u32.u64	%r54, %rd29;
mul.lo.s32 %r55, %r54, %r1;
sub.s32 %r56, %r49, %r55;
mad.lo.s32 %r57, %r56, %r5, %r52;
mul.wide.s32 %rd30, %r47, 4;
add.s64 %rd16, %rd13, %rd30;

	ld.global.nc.s32 %r35, [%rd16];

	mul.wide.s32 %rd31, %r57, 4;
add.s64 %rd17, %rd14, %rd31;

	ld.global.nc.s32 %r36, [%rd17];

	mad.lo.s32 %r102, %r36, %r35, %r102;
mov.u32 %r58, %ntid.x;
add.s32 %r16, %r58, %r13;
setp.lt.s32	%p4, %r16, %r23;
mov.u32 %r101, %r16;
@%p4 bra BB1_4;

BB1_5:
mov.u32 %r62, 1;
mov.u32 %r79, 31;

	shfl.down.b32 %r60, %r102, %r62, %r79;

	add.s32 %r80, %r59, 1;
setp.lt.s32	%p5, %r80, 32;
selp.b32	%r81, %r60, 0, %p5;
add.s32 %r65, %r81, %r102;
mov.u32 %r66, 2;

	shfl.down.b32 %r64, %r65, %r66, %r79;

	add.s32 %r82, %r59, 2;
setp.lt.s32	%p6, %r82, 32;
selp.b32	%r83, %r64, 0, %p6;
add.s32 %r69, %r65, %r83;
mov.u32 %r70, 4;

	shfl.down.b32 %r68, %r69, %r70, %r79;

	add.s32 %r84, %r59, 4;
setp.lt.s32	%p7, %r84, 32;
selp.b32	%r85, %r68, 0, %p7;
add.s32 %r73, %r69, %r85;
mov.u32 %r74, 8;

	shfl.down.b32 %r72, %r73, %r74, %r79;

	add.s32 %r86, %r59, 8;
setp.lt.s32	%p8, %r86, 32;
selp.b32	%r87, %r72, 0, %p8;
add.s32 %r77, %r73, %r87;
mov.u32 %r78, 16;

	shfl.down.b32 %r76, %r77, %r78, %r79;

	add.s32 %r88, %r59, 16;
setp.lt.s32	%p9, %r88, 32;
selp.b32	%r89, %r76, 0, %p9;
add.s32 %r103, %r77, %r89;
setp.ne.s32	%p10, %r59, 0;
@%p10 bra BB1_7;

shr.u32 %r91, %r33, 5;
mul.wide.u32 %rd32, %r91, 4;
mov.u64 %rd33, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd34, %rd33, %rd32;
st.shared.u32 [%rd34+4], %r103;

BB1_7:
setp.eq.s32	%p1, %r33, 0;
bar.sync 0;
@!%p1 bra BB1_9;
bra.uni BB1_8;

BB1_8:
ld.shared.u32 %r93, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.s32 %r94, %r93, %r103;
ld.shared.u32 %r95, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.s32 %r96, %r94, %r95;
ld.shared.u32 %r97, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s32 %r103, %r96, %r97;

BB1_9:
setp.ne.s32	%p11, %r33, 0;
@%p11 bra BB1_11;

mul.wide.s32 %rd36, %r100, 4;
add.s64 %rd37, %rd35, %rd36;
st.global.u32 [%rd37], %r103;

BB1_11:
bar.sync 0;
mov.u32 %r99, %nctaid.x;
add.s32 %r100, %r99, %r100;
setp.lt.s32	%p12, %r100, %r22;
@%p12 bra BB1_2;

BB1_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[72],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[12],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[12],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[72],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b16 %rs<49>;
.reg .b32 %r<122>;
.reg .b64 %rd<50>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r39, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u64 %rd6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u64 %rd5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u32 %r35, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r118, %ctaid.x;
setp.ge.s32	%p2, %r118, %r26;
@%p2 bra BB2_12;

cvt.u64.u32	%rd7, %r39;
cvt.u64.u32	%rd8, %r37;
cvt.u64.u32	%rd9, %r35;
cvt.u64.u32	%rd10, %r33;
cvt.u64.u32	%rd11, %r31;
cvt.u64.u32	%rd12, %r29;

	mov.u32 %r77, %laneid;

	cvta.to.global.u64 %rd47, %rd21;

BB2_2:
mov.u32 %r41, %tid.x;
mov.u32 %r120, 0;
setp.ge.s32	%p3, %r41, %r27;
@%p3 bra BB2_5;

mul.lo.s32 %r15, %r118, %r27;
mov.u32 %r120, 0;
mov.u32 %r119, %r41;

BB2_4:
mov.u32 %r17, %r119;
add.s32 %r45, %r17, %r15;
cvt.s64.s32	%rd24, %r45;
mul.lo.s64 %rd25, %rd6, %rd24;
cvt.u32.u64	%r46, %rd7;
shr.u64 %rd26, %rd25, %r46;
cvt.u32.u64	%r47, %rd26;
mul.lo.s32 %r48, %r47, %r12;
sub.s32 %r49, %r45, %r48;
mul.lo.s32 %r50, %r49, %r6;
cvt.s64.s32 %rd27, %rd26;
mul.lo.s64 %rd28, %rd5, %rd27;
cvt.u32.u64	%r51, %rd8;
shr.u64 %rd29, %rd28, %r51;
cvt.u32.u64	%r52, %rd29;
mul.lo.s32 %r53, %r52, %r11;
sub.s32 %r54, %r47, %r53;
mad.lo.s32 %r55, %r54, %r5, %r50;
cvt.s64.s32 %rd30, %rd29;
mul.lo.s64 %rd31, %rd4, %rd30;
cvt.u32.u64	%r56, %rd9;
shr.u64 %rd32, %rd31, %r56;
cvt.u32.u64	%r57, %rd32;
mul.lo.s32 %r58, %r57, %r10;
sub.s32 %r59, %r52, %r58;
mad.lo.s32 %r60, %r59, %r4, %r55;
cvt.s64.s32	%rd33, %r60;
mul.lo.s64 %rd34, %rd3, %rd33;
cvt.u32.u64	%r61, %rd10;
shr.u64 %rd35, %rd34, %r61;
cvt.u32.u64	%r62, %rd35;
mul.lo.s32 %r63, %r62, %r3;
sub.s32 %r64, %r60, %r63;
mul.lo.s32 %r65, %r64, %r9;
cvt.s64.s32 %rd36, %rd35;
mul.lo.s64 %rd37, %rd2, %rd36;
cvt.u32.u64	%r66, %rd11;
shr.u64 %rd38, %rd37, %r66;
cvt.u32.u64	%r67, %rd38;
mul.lo.s32 %r68, %r67, %r2;
sub.s32 %r69, %r62, %r68;
mad.lo.s32 %r70, %r69, %r8, %r65;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd1, %rd39;
cvt.u32.u64	%r71, %rd12;
shr.u64 %rd41, %rd40, %r71;
cvt.u32.u64	%r72, %rd41;
mul.lo.s32 %r73, %r72, %r1;
sub.s32 %r74, %r67, %r73;
mad.lo.s32 %r75, %r74, %r7, %r70;
mul.wide.s32 %rd42, %r60, 4;
add.s64 %rd22, %rd19, %rd42;

	ld.global.nc.s32 %r43, [%rd22];

	mul.wide.s32 %rd43, %r75, 4;
add.s64 %rd23, %rd20, %rd43;

	ld.global.nc.s32 %r44, [%rd23];

	mad.lo.s32 %r120, %r44, %r43, %r120;
mov.u32 %r76, %ntid.x;
add.s32 %r20, %r76, %r17;
setp.lt.s32	%p4, %r20, %r27;
mov.u32 %r119, %r20;
@%p4 bra BB2_4;

BB2_5:
mov.u32 %r80, 1;
mov.u32 %r97, 31;

	shfl.down.b32 %r78, %r120, %r80, %r97;

	add.s32 %r98, %r77, 1;
setp.lt.s32	%p5, %r98, 32;
selp.b32	%r99, %r78, 0, %p5;
add.s32 %r83, %r99, %r120;
mov.u32 %r84, 2;

	shfl.down.b32 %r82, %r83, %r84, %r97;

	add.s32 %r100, %r77, 2;
setp.lt.s32	%p6, %r100, 32;
selp.b32	%r101, %r82, 0, %p6;
add.s32 %r87, %r83, %r101;
mov.u32 %r88, 4;

	shfl.down.b32 %r86, %r87, %r88, %r97;

	add.s32 %r102, %r77, 4;
setp.lt.s32	%p7, %r102, 32;
selp.b32	%r103, %r86, 0, %p7;
add.s32 %r91, %r87, %r103;
mov.u32 %r92, 8;

	shfl.down.b32 %r90, %r91, %r92, %r97;

	add.s32 %r104, %r77, 8;
setp.lt.s32	%p8, %r104, 32;
selp.b32	%r105, %r90, 0, %p8;
add.s32 %r95, %r91, %r105;
mov.u32 %r96, 16;

	shfl.down.b32 %r94, %r95, %r96, %r97;

	add.s32 %r106, %r77, 16;
setp.lt.s32	%p9, %r106, 32;
selp.b32	%r107, %r94, 0, %p9;
add.s32 %r121, %r95, %r107;
setp.ne.s32	%p10, %r77, 0;
@%p10 bra BB2_7;

shr.u32 %r109, %r41, 5;
mul.wide.u32 %rd44, %r109, 4;
mov.u64 %rd45, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd46, %rd45, %rd44;
st.shared.u32 [%rd46+4], %r121;

BB2_7:
setp.eq.s32	%p1, %r41, 0;
bar.sync 0;
@!%p1 bra BB2_9;
bra.uni BB2_8;

BB2_8:
ld.shared.u32 %r111, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.s32 %r112, %r111, %r121;
ld.shared.u32 %r113, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.s32 %r114, %r112, %r113;
ld.shared.u32 %r115, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s32 %r121, %r114, %r115;

BB2_9:
setp.ne.s32	%p11, %r41, 0;
@%p11 bra BB2_11;

mul.wide.s32 %rd48, %r118, 4;
add.s64 %rd49, %rd47, %rd48;
st.global.u32 [%rd49], %r121;

BB2_11:
bar.sync 0;
mov.u32 %r117, %nctaid.x;
add.s32 %r118, %r117, %r118;
setp.lt.s32	%p12, %r118, %r26;
@%p12 bra BB2_2;

BB2_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[96],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[16],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[16],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[96],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b16 %rs<65>;
.reg .b32 %r<147>;
.reg .b64 %rd<66>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r30, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r39, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+88];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+80];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+72];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u32 %r35, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r47, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+88];
ld.param.u32 %r45, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u32 %r43, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u32 %r41, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u32 %r13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r143, %ctaid.x;
setp.ge.s32	%p2, %r143, %r30;
@%p2 bra BB3_12;

cvt.u64.u32	%rd9, %r47;
cvt.u64.u32	%rd10, %r45;
cvt.u64.u32	%rd11, %r43;
cvt.u64.u32	%rd12, %r41;
cvt.u64.u32	%rd13, %r39;
cvt.u64.u32	%rd14, %r37;
cvt.u64.u32	%rd15, %r35;
cvt.u64.u32	%rd16, %r33;

	mov.u32 %r95, %laneid;

	cvta.to.global.u64 %rd59, %rd27;

BB3_2:
mov.u32 %r49, %tid.x;
mov.u32 %r145, 0;
setp.ge.s32	%p3, %r49, %r31;
@%p3 bra BB3_5;

mov.u32 %r145, 0;
mov.u32 %r144, %r49;

BB3_4:
mov.u32 %r21, %r144;
ld.param.u64 %rd65, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r142, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r141, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u64 %rd64, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r140, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r139, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u64 %rd63, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
ld.param.u32 %r138, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r137, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+72];
ld.param.u64 %rd62, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+80];
mul.lo.s32 %r136, %r143, %r31;
add.s32 %r53, %r21, %r136;
cvt.s64.s32	%rd30, %r53;
mul.lo.s64 %rd31, %rd62, %rd30;
cvt.u32.u64	%r54, %rd9;
shr.u64 %rd32, %rd31, %r54;
cvt.u32.u64	%r55, %rd32;
mul.lo.s32 %r56, %r55, %r137;
sub.s32 %r57, %r53, %r56;
mul.lo.s32 %r58, %r57, %r138;
cvt.s64.s32 %rd33, %rd32;
mul.lo.s64 %rd34, %rd63, %rd33;
cvt.u32.u64	%r59, %rd10;
shr.u64 %rd35, %rd34, %r59;
cvt.u32.u64	%r60, %rd35;
mul.lo.s32 %r61, %r60, %r139;
sub.s32 %r62, %r55, %r61;
mad.lo.s32 %r63, %r62, %r140, %r58;
cvt.s64.s32 %rd36, %rd35;
mul.lo.s64 %rd37, %rd64, %rd36;
cvt.u32.u64	%r64, %rd11;
shr.u64 %rd38, %rd37, %r64;
cvt.u32.u64	%r65, %rd38;
mul.lo.s32 %r66, %r65, %r141;
sub.s32 %r67, %r60, %r66;
mad.lo.s32 %r68, %r67, %r142, %r63;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd65, %rd39;
cvt.u32.u64	%r69, %rd12;
shr.u64 %rd41, %rd40, %r69;
cvt.u32.u64	%r70, %rd41;
mul.lo.s32 %r71, %r70, %r13;
sub.s32 %r72, %r65, %r71;
mad.lo.s32 %r73, %r72, %r5, %r68;
cvt.s64.s32	%rd42, %r73;
mul.lo.s64 %rd43, %rd4, %rd42;
cvt.u32.u64	%r74, %rd13;
shr.u64 %rd44, %rd43, %r74;
cvt.u32.u64	%r75, %rd44;
mul.lo.s32 %r76, %r75, %r4;
sub.s32 %r77, %r73, %r76;
mul.lo.s32 %r78, %r77, %r12;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd3, %rd45;
cvt.u32.u64	%r79, %rd14;
shr.u64 %rd47, %rd46, %r79;
cvt.u32.u64	%r80, %rd47;
mul.lo.s32 %r81, %r80, %r3;
sub.s32 %r82, %r75, %r81;
mad.lo.s32 %r83, %r82, %r11, %r78;
cvt.s64.s32 %rd48, %rd47;
mul.lo.s64 %rd49, %rd2, %rd48;
cvt.u32.u64	%r84, %rd15;
shr.u64 %rd50, %rd49, %r84;
cvt.u32.u64	%r85, %rd50;
mul.lo.s32 %r86, %r85, %r2;
sub.s32 %r87, %r80, %r86;
mad.lo.s32 %r88, %r87, %r10, %r83;
cvt.s64.s32 %rd51, %rd50;
mul.lo.s64 %rd52, %rd1, %rd51;
cvt.u32.u64	%r89, %rd16;
shr.u64 %rd53, %rd52, %r89;
cvt.u32.u64	%r90, %rd53;
mul.lo.s32 %r91, %r90, %r1;
sub.s32 %r92, %r85, %r91;
mad.lo.s32 %r93, %r92, %r9, %r88;
mul.wide.s32 %rd54, %r73, 4;
add.s64 %rd28, %rd25, %rd54;

	ld.global.nc.s32 %r51, [%rd28];

	mul.wide.s32 %rd55, %r93, 4;
add.s64 %rd29, %rd26, %rd55;

	ld.global.nc.s32 %r52, [%rd29];

	mad.lo.s32 %r145, %r52, %r51, %r145;
mov.u32 %r94, %ntid.x;
add.s32 %r24, %r94, %r21;
setp.lt.s32	%p4, %r24, %r31;
mov.u32 %r144, %r24;
@%p4 bra BB3_4;

BB3_5:
mov.u32 %r98, 1;
mov.u32 %r115, 31;

	shfl.down.b32 %r96, %r145, %r98, %r115;

	add.s32 %r116, %r95, 1;
setp.lt.s32	%p5, %r116, 32;
selp.b32	%r117, %r96, 0, %p5;
add.s32 %r101, %r117, %r145;
mov.u32 %r102, 2;

	shfl.down.b32 %r100, %r101, %r102, %r115;

	add.s32 %r118, %r95, 2;
setp.lt.s32	%p6, %r118, 32;
selp.b32	%r119, %r100, 0, %p6;
add.s32 %r105, %r101, %r119;
mov.u32 %r106, 4;

	shfl.down.b32 %r104, %r105, %r106, %r115;

	add.s32 %r120, %r95, 4;
setp.lt.s32	%p7, %r120, 32;
selp.b32	%r121, %r104, 0, %p7;
add.s32 %r109, %r105, %r121;
mov.u32 %r110, 8;

	shfl.down.b32 %r108, %r109, %r110, %r115;

	add.s32 %r122, %r95, 8;
setp.lt.s32	%p8, %r122, 32;
selp.b32	%r123, %r108, 0, %p8;
add.s32 %r113, %r109, %r123;
mov.u32 %r114, 16;

	shfl.down.b32 %r112, %r113, %r114, %r115;

	add.s32 %r124, %r95, 16;
setp.lt.s32	%p9, %r124, 32;
selp.b32	%r125, %r112, 0, %p9;
add.s32 %r146, %r113, %r125;
setp.ne.s32	%p10, %r95, 0;
@%p10 bra BB3_7;

shr.u32 %r127, %r49, 5;
mul.wide.u32 %rd56, %r127, 4;
mov.u64 %rd57, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd58, %rd57, %rd56;
st.shared.u32 [%rd58+4], %r146;

BB3_7:
setp.eq.s32	%p1, %r49, 0;
bar.sync 0;
@!%p1 bra BB3_9;
bra.uni BB3_8;

BB3_8:
ld.shared.u32 %r129, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.s32 %r130, %r129, %r146;
ld.shared.u32 %r131, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.s32 %r132, %r130, %r131;
ld.shared.u32 %r133, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s32 %r146, %r132, %r133;

BB3_9:
setp.ne.s32	%p11, %r49, 0;
@%p11 bra BB3_11;

mul.wide.s32 %rd60, %r143, 4;
add.s64 %rd61, %rd59, %rd60;
st.global.u32 [%rd61], %r146;

BB3_11:
bar.sync 0;
mov.u32 %r135, %nctaid.x;
add.s32 %r143, %r135, %r143;
setp.lt.s32	%p12, %r143, %r30;
@%p12 bra BB3_2;

BB3_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[120],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[20],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[20],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[120],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b16 %rs<81>;
.reg .b32 %r<173>;
.reg .b64 %rd<82>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r34, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r35, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r45, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+112];
ld.param.u32 %r43, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+88];
ld.param.u32 %r41, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u32 %r39, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r55, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+112];
ld.param.u32 %r53, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+88];
ld.param.u32 %r51, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u32 %r49, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u32 %r47, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd32, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r169, %ctaid.x;
setp.ge.s32	%p2, %r169, %r34;
@%p2 bra BB4_12;

cvt.u64.u32	%rd11, %r55;
cvt.u64.u32	%rd12, %r53;
cvt.u64.u32	%rd13, %r51;
cvt.u64.u32	%rd14, %r49;
cvt.u64.u32	%rd15, %r47;
cvt.u64.u32	%rd16, %r45;
cvt.u64.u32	%rd17, %r43;
cvt.u64.u32	%rd18, %r41;
cvt.u64.u32	%rd19, %r39;
cvt.u64.u32	%rd20, %r37;

	mov.u32 %r113, %laneid;

	cvta.to.global.u64 %rd71, %rd33;

BB4_2:
mov.u32 %r57, %tid.x;
mov.u32 %r171, 0;
setp.ge.s32	%p3, %r57, %r35;
@%p3 bra BB4_5;

mov.u32 %r171, 0;
mov.u32 %r170, %r57;

BB4_4:
mov.u32 %r25, %r170;
ld.param.u64 %rd81, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r168, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r167, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+72];
ld.param.u64 %rd80, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+80];
ld.param.u32 %r166, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r165, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+96];
ld.param.u64 %rd79, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+104];
ld.param.u32 %r164, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r163, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd78, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r162, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r161, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u64 %rd77, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r160, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r159, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u64 %rd76, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
ld.param.u32 %r158, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r157, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+72];
ld.param.u64 %rd75, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+80];
ld.param.u32 %r156, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r155, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+96];
ld.param.u64 %rd74, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+104];
mul.lo.s32 %r154, %r169, %r35;
add.s32 %r61, %r25, %r154;
cvt.s64.s32	%rd36, %r61;
mul.lo.s64 %rd37, %rd74, %rd36;
cvt.u32.u64	%r62, %rd11;
shr.u64 %rd38, %rd37, %r62;
cvt.u32.u64	%r63, %rd38;
mul.lo.s32 %r64, %r63, %r155;
sub.s32 %r65, %r61, %r64;
mul.lo.s32 %r66, %r65, %r156;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd75, %rd39;
cvt.u32.u64	%r67, %rd12;
shr.u64 %rd41, %rd40, %r67;
cvt.u32.u64	%r68, %rd41;
mul.lo.s32 %r69, %r68, %r157;
sub.s32 %r70, %r63, %r69;
mad.lo.s32 %r71, %r70, %r158, %r66;
cvt.s64.s32 %rd42, %rd41;
mul.lo.s64 %rd43, %rd76, %rd42;
cvt.u32.u64	%r72, %rd13;
shr.u64 %rd44, %rd43, %r72;
cvt.u32.u64	%r73, %rd44;
mul.lo.s32 %r74, %r73, %r159;
sub.s32 %r75, %r68, %r74;
mad.lo.s32 %r76, %r75, %r160, %r71;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd77, %rd45;
cvt.u32.u64	%r77, %rd14;
shr.u64 %rd47, %rd46, %r77;
cvt.u32.u64	%r78, %rd47;
mul.lo.s32 %r79, %r78, %r161;
sub.s32 %r80, %r73, %r79;
mad.lo.s32 %r81, %r80, %r162, %r76;
cvt.s64.s32 %rd48, %rd47;
mul.lo.s64 %rd49, %rd78, %rd48;
cvt.u32.u64	%r82, %rd15;
shr.u64 %rd50, %rd49, %r82;
cvt.u32.u64	%r83, %rd50;
mul.lo.s32 %r84, %r83, %r163;
sub.s32 %r85, %r78, %r84;
mad.lo.s32 %r86, %r85, %r164, %r81;
cvt.s64.s32	%rd51, %r86;
mul.lo.s64 %rd52, %rd79, %rd51;
cvt.u32.u64	%r87, %rd16;
shr.u64 %rd53, %rd52, %r87;
cvt.u32.u64	%r88, %rd53;
mul.lo.s32 %r89, %r88, %r165;
sub.s32 %r90, %r86, %r89;
mul.lo.s32 %r91, %r90, %r166;
cvt.s64.s32 %rd54, %rd53;
mul.lo.s64 %rd55, %rd80, %rd54;
cvt.u32.u64	%r92, %rd17;
shr.u64 %rd56, %rd55, %r92;
cvt.u32.u64	%r93, %rd56;
mul.lo.s32 %r94, %r93, %r167;
sub.s32 %r95, %r88, %r94;
mad.lo.s32 %r96, %r95, %r168, %r91;
cvt.s64.s32 %rd57, %rd56;
mul.lo.s64 %rd58, %rd81, %rd57;
cvt.u32.u64	%r97, %rd18;
shr.u64 %rd59, %rd58, %r97;
cvt.u32.u64	%r98, %rd59;
mul.lo.s32 %r99, %r98, %r3;
sub.s32 %r100, %r93, %r99;
mad.lo.s32 %r101, %r100, %r13, %r96;
cvt.s64.s32 %rd60, %rd59;
mul.lo.s64 %rd61, %rd2, %rd60;
cvt.u32.u64	%r102, %rd19;
shr.u64 %rd62, %rd61, %r102;
cvt.u32.u64	%r103, %rd62;
mul.lo.s32 %r104, %r103, %r2;
sub.s32 %r105, %r98, %r104;
mad.lo.s32 %r106, %r105, %r12, %r101;
cvt.s64.s32 %rd63, %rd62;
mul.lo.s64 %rd64, %rd1, %rd63;
cvt.u32.u64	%r107, %rd20;
shr.u64 %rd65, %rd64, %r107;
cvt.u32.u64	%r108, %rd65;
mul.lo.s32 %r109, %r108, %r1;
sub.s32 %r110, %r103, %r109;
mad.lo.s32 %r111, %r110, %r11, %r106;
mul.wide.s32 %rd66, %r86, 4;
add.s64 %rd34, %rd31, %rd66;

	ld.global.nc.s32 %r59, [%rd34];

	mul.wide.s32 %rd67, %r111, 4;
add.s64 %rd35, %rd32, %rd67;

	ld.global.nc.s32 %r60, [%rd35];

	mad.lo.s32 %r171, %r60, %r59, %r171;
mov.u32 %r112, %ntid.x;
add.s32 %r28, %r112, %r25;
setp.lt.s32	%p4, %r28, %r35;
mov.u32 %r170, %r28;
@%p4 bra BB4_4;

BB4_5:
mov.u32 %r116, 1;
mov.u32 %r133, 31;

	shfl.down.b32 %r114, %r171, %r116, %r133;

	add.s32 %r134, %r113, 1;
setp.lt.s32	%p5, %r134, 32;
selp.b32	%r135, %r114, 0, %p5;
add.s32 %r119, %r135, %r171;
mov.u32 %r120, 2;

	shfl.down.b32 %r118, %r119, %r120, %r133;

	add.s32 %r136, %r113, 2;
setp.lt.s32	%p6, %r136, 32;
selp.b32	%r137, %r118, 0, %p6;
add.s32 %r123, %r119, %r137;
mov.u32 %r124, 4;

	shfl.down.b32 %r122, %r123, %r124, %r133;

	add.s32 %r138, %r113, 4;
setp.lt.s32	%p7, %r138, 32;
selp.b32	%r139, %r122, 0, %p7;
add.s32 %r127, %r123, %r139;
mov.u32 %r128, 8;

	shfl.down.b32 %r126, %r127, %r128, %r133;

	add.s32 %r140, %r113, 8;
setp.lt.s32	%p8, %r140, 32;
selp.b32	%r141, %r126, 0, %p8;
add.s32 %r131, %r127, %r141;
mov.u32 %r132, 16;

	shfl.down.b32 %r130, %r131, %r132, %r133;

	add.s32 %r142, %r113, 16;
setp.lt.s32	%p9, %r142, 32;
selp.b32	%r143, %r130, 0, %p9;
add.s32 %r172, %r131, %r143;
setp.ne.s32	%p10, %r113, 0;
@%p10 bra BB4_7;

shr.u32 %r145, %r57, 5;
mul.wide.u32 %rd68, %r145, 4;
mov.u64 %rd69, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd70, %rd69, %rd68;
st.shared.u32 [%rd70+4], %r172;

BB4_7:
setp.eq.s32	%p1, %r57, 0;
bar.sync 0;
@!%p1 bra BB4_9;
bra.uni BB4_8;

BB4_8:
ld.shared.u32 %r147, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.s32 %r148, %r147, %r172;
ld.shared.u32 %r149, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.s32 %r150, %r148, %r149;
ld.shared.u32 %r151, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s32 %r172, %r150, %r151;

BB4_9:
setp.ne.s32	%p11, %r57, 0;
@%p11 bra BB4_11;

mul.wide.s32 %rd72, %r169, 4;
add.s64 %rd73, %rd71, %rd72;
st.global.u32 [%rd73], %r172;

BB4_11:
bar.sync 0;
mov.u32 %r153, %nctaid.x;
add.s32 %r169, %r153, %r169;
setp.lt.s32	%p12, %r169, %r34;
@%p12 bra BB4_2;

BB4_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[144],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[24],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[24],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[144],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b32 %r<178>;
.reg .b64 %rd<80>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r38, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r39, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd2+8];
ld.param.u64 %rd10, [%rd2+32];
ld.param.u64 %rd11, [%rd2+56];
ld.param.u64 %rd12, [%rd2+80];
ld.param.u64 %rd13, [%rd2+104];
ld.param.u64 %rd14, [%rd2+128];
mov.u32 %r174, %ctaid.x;
setp.ge.s32	%p2, %r174, %r38;
@%p2 bra BB5_12;

ld.param.u32 %rd15, [%rd2+136];
ld.param.u32 %rd16, [%rd2+112];
ld.param.u32 %rd17, [%rd2+88];
ld.param.u32 %rd18, [%rd2+64];
ld.param.u32 %rd19, [%rd2+40];
ld.param.u32 %rd20, [%rd2+16];
ld.param.u32 %rd21, [%rd1+136];
ld.param.u32 %rd22, [%rd1+112];
ld.param.u32 %rd23, [%rd1+88];
ld.param.u32 %rd24, [%rd1+64];
ld.param.u32 %rd25, [%rd1+40];
ld.param.u32 %rd26, [%rd1+16];

	mov.u32 %r107, %laneid;

	cvta.to.global.u64 %rd73, %rd29;

BB5_2:
mov.u32 %r41, %tid.x;
mov.u32 %r176, 0;
setp.ge.s32	%p3, %r41, %r39;
@%p3 bra BB5_5;

mov.u32 %r176, 0;
mov.u32 %r175, %r41;

BB5_4:
mov.u32 %r29, %r175;
mov.u64 %rd79, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd78, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd77, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd76, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r173, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r172, [%rd78];
ld.param.u32 %r171, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r170, [%rd78+24];
ld.param.u32 %r169, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r168, [%rd78+48];
ld.param.u32 %r167, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r166, [%rd78+72];
ld.param.u32 %r165, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r164, [%rd78+96];
ld.param.u32 %r163, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r162, [%rd78+120];
ld.param.u32 %r161, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r160, [%rd79];
ld.param.u32 %r159, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r158, [%rd79+24];
ld.param.u32 %r157, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r156, [%rd79+48];
ld.param.u32 %r155, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r154, [%rd79+72];
ld.param.u32 %r153, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r152, [%rd79+96];
ld.param.u32 %r151, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r150, [%rd79+120];
mul.lo.s32 %r149, %r174, %r39;
add.s32 %r45, %r29, %r149;
cvt.s64.s32	%rd32, %r45;
mul.lo.s64 %rd33, %rd14, %rd32;
cvt.u32.u64	%r46, %rd15;
shr.u64 %rd34, %rd33, %r46;
cvt.u32.u64	%r47, %rd34;
mul.lo.s32 %r48, %r47, %r150;
sub.s32 %r49, %r45, %r48;
mul.lo.s32 %r50, %r49, %r151;
cvt.s64.s32 %rd35, %rd34;
mul.lo.s64 %rd36, %rd13, %rd35;
cvt.u32.u64	%r51, %rd16;
shr.u64 %rd37, %rd36, %r51;
cvt.u32.u64	%r52, %rd37;
mul.lo.s32 %r53, %r52, %r152;
sub.s32 %r54, %r47, %r53;
mad.lo.s32 %r55, %r54, %r153, %r50;
cvt.s64.s32 %rd38, %rd37;
mul.lo.s64 %rd39, %rd12, %rd38;
cvt.u32.u64	%r56, %rd17;
shr.u64 %rd40, %rd39, %r56;
cvt.u32.u64	%r57, %rd40;
mul.lo.s32 %r58, %r57, %r154;
sub.s32 %r59, %r52, %r58;
mad.lo.s32 %r60, %r59, %r155, %r55;
cvt.s64.s32 %rd41, %rd40;
mul.lo.s64 %rd42, %rd11, %rd41;
cvt.u32.u64	%r61, %rd18;
shr.u64 %rd43, %rd42, %r61;
cvt.u32.u64	%r62, %rd43;
mul.lo.s32 %r63, %r62, %r156;
sub.s32 %r64, %r57, %r63;
mad.lo.s32 %r65, %r64, %r157, %r60;
cvt.s64.s32 %rd44, %rd43;
mul.lo.s64 %rd45, %rd10, %rd44;
cvt.u32.u64	%r66, %rd19;
shr.u64 %rd46, %rd45, %r66;
cvt.u32.u64	%r67, %rd46;
mul.lo.s32 %r68, %r67, %r158;
sub.s32 %r69, %r62, %r68;
mad.lo.s32 %r70, %r69, %r159, %r65;
cvt.s64.s32 %rd47, %rd46;
mul.lo.s64 %rd48, %rd9, %rd47;
cvt.u32.u64	%r71, %rd20;
shr.u64 %rd49, %rd48, %r71;
cvt.u32.u64	%r72, %rd49;
mul.lo.s32 %r73, %r72, %r160;
sub.s32 %r74, %r67, %r73;
mad.lo.s32 %r75, %r74, %r161, %r70;
cvt.s64.s32	%rd50, %r75;
mul.lo.s64 %rd51, %rd8, %rd50;
cvt.u32.u64	%r76, %rd21;
shr.u64 %rd52, %rd51, %r76;
cvt.u32.u64	%r77, %rd52;
mul.lo.s32 %r78, %r77, %r162;
sub.s32 %r79, %r75, %r78;
mul.lo.s32 %r80, %r79, %r163;
cvt.s64.s32 %rd53, %rd52;
mul.lo.s64 %rd54, %rd7, %rd53;
cvt.u32.u64	%r81, %rd22;
shr.u64 %rd55, %rd54, %r81;
cvt.u32.u64	%r82, %rd55;
mul.lo.s32 %r83, %r82, %r164;
sub.s32 %r84, %r77, %r83;
mad.lo.s32 %r85, %r84, %r165, %r80;
cvt.s64.s32 %rd56, %rd55;
mul.lo.s64 %rd57, %rd6, %rd56;
cvt.u32.u64	%r86, %rd23;
shr.u64 %rd58, %rd57, %r86;
cvt.u32.u64	%r87, %rd58;
mul.lo.s32 %r88, %r87, %r166;
sub.s32 %r89, %r82, %r88;
mad.lo.s32 %r90, %r89, %r167, %r85;
cvt.s64.s32 %rd59, %rd58;
mul.lo.s64 %rd60, %rd5, %rd59;
cvt.u32.u64	%r91, %rd24;
shr.u64 %rd61, %rd60, %r91;
cvt.u32.u64	%r92, %rd61;
mul.lo.s32 %r93, %r92, %r168;
sub.s32 %r94, %r87, %r93;
mad.lo.s32 %r95, %r94, %r169, %r90;
cvt.s64.s32 %rd62, %rd61;
mul.lo.s64 %rd63, %rd4, %rd62;
cvt.u32.u64	%r96, %rd25;
shr.u64 %rd64, %rd63, %r96;
cvt.u32.u64	%r97, %rd64;
mul.lo.s32 %r98, %r97, %r170;
sub.s32 %r99, %r92, %r98;
mad.lo.s32 %r100, %r99, %r171, %r95;
cvt.s64.s32 %rd65, %rd64;
mul.lo.s64 %rd66, %rd3, %rd65;
cvt.u32.u64	%r101, %rd26;
shr.u64 %rd67, %rd66, %r101;
cvt.u32.u64	%r102, %rd67;
mul.lo.s32 %r103, %r102, %r172;
sub.s32 %r104, %r97, %r103;
mad.lo.s32 %r105, %r104, %r173, %r100;
mul.wide.s32 %rd68, %r75, 4;
add.s64 %rd30, %rd76, %rd68;

	ld.global.nc.s32 %r43, [%rd30];

	mul.wide.s32 %rd69, %r105, 4;
add.s64 %rd31, %rd77, %rd69;

	ld.global.nc.s32 %r44, [%rd31];

	mad.lo.s32 %r176, %r44, %r43, %r176;
mov.u32 %r106, %ntid.x;
add.s32 %r32, %r106, %r29;
setp.lt.s32	%p4, %r32, %r39;
mov.u32 %r175, %r32;
@%p4 bra BB5_4;

BB5_5:
mov.u32 %r110, 1;
mov.u32 %r127, 31;

	shfl.down.b32 %r108, %r176, %r110, %r127;

	add.s32 %r128, %r107, 1;
setp.lt.s32	%p5, %r128, 32;
selp.b32	%r129, %r108, 0, %p5;
add.s32 %r113, %r129, %r176;
mov.u32 %r114, 2;

	shfl.down.b32 %r112, %r113, %r114, %r127;

	add.s32 %r130, %r107, 2;
setp.lt.s32	%p6, %r130, 32;
selp.b32	%r131, %r112, 0, %p6;
add.s32 %r117, %r113, %r131;
mov.u32 %r118, 4;

	shfl.down.b32 %r116, %r117, %r118, %r127;

	add.s32 %r132, %r107, 4;
setp.lt.s32	%p7, %r132, 32;
selp.b32	%r133, %r116, 0, %p7;
add.s32 %r121, %r117, %r133;
mov.u32 %r122, 8;

	shfl.down.b32 %r120, %r121, %r122, %r127;

	add.s32 %r134, %r107, 8;
setp.lt.s32	%p8, %r134, 32;
selp.b32	%r135, %r120, 0, %p8;
add.s32 %r125, %r121, %r135;
mov.u32 %r126, 16;

	shfl.down.b32 %r124, %r125, %r126, %r127;

	add.s32 %r136, %r107, 16;
setp.lt.s32	%p9, %r136, 32;
selp.b32	%r137, %r124, 0, %p9;
add.s32 %r177, %r125, %r137;
setp.ne.s32	%p10, %r107, 0;
@%p10 bra BB5_7;

shr.u32 %r139, %r41, 5;
mul.wide.u32 %rd70, %r139, 4;
mov.u64 %rd71, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd72, %rd71, %rd70;
st.shared.u32 [%rd72+4], %r177;

BB5_7:
setp.eq.s32	%p1, %r41, 0;
bar.sync 0;
@!%p1 bra BB5_9;
bra.uni BB5_8;

BB5_8:
ld.shared.u32 %r141, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.s32 %r142, %r141, %r177;
ld.shared.u32 %r143, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.s32 %r144, %r142, %r143;
ld.shared.u32 %r145, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s32 %r177, %r144, %r145;

BB5_9:
setp.ne.s32	%p11, %r41, 0;
@%p11 bra BB5_11;

mul.wide.s32 %rd74, %r174, 4;
add.s64 %rd75, %rd73, %rd74;
st.global.u32 [%rd75], %r177;

BB5_11:
bar.sync 0;
ld.param.u32 %r148, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r147, %nctaid.x;
add.s32 %r174, %r147, %r174;
setp.lt.s32	%p12, %r174, %r148;
@%p12 bra BB5_2;

BB5_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[168],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[28],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[28],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[168],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b32 %r<196>;
.reg .b64 %rd<90>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r42, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r43, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd1+152];
ld.param.u64 %rd10, [%rd2+8];
ld.param.u64 %rd11, [%rd2+32];
ld.param.u64 %rd12, [%rd2+56];
ld.param.u64 %rd13, [%rd2+80];
ld.param.u64 %rd14, [%rd2+104];
ld.param.u64 %rd15, [%rd2+128];
ld.param.u64 %rd16, [%rd2+152];
mov.u32 %r192, %ctaid.x;
setp.ge.s32	%p2, %r192, %r42;
@%p2 bra BB6_12;

ld.param.u32 %rd17, [%rd2+160];
ld.param.u32 %rd18, [%rd2+136];
ld.param.u32 %rd19, [%rd2+112];
ld.param.u32 %rd20, [%rd2+88];
ld.param.u32 %rd21, [%rd2+64];
ld.param.u32 %rd22, [%rd2+40];
ld.param.u32 %rd23, [%rd2+16];
ld.param.u32 %rd24, [%rd1+160];
ld.param.u32 %rd25, [%rd1+136];
ld.param.u32 %rd26, [%rd1+112];
ld.param.u32 %rd27, [%rd1+88];
ld.param.u32 %rd28, [%rd1+64];
ld.param.u32 %rd29, [%rd1+40];
ld.param.u32 %rd30, [%rd1+16];

	mov.u32 %r121, %laneid;

	cvta.to.global.u64 %rd83, %rd33;

BB6_2:
mov.u32 %r45, %tid.x;
mov.u32 %r194, 0;
setp.ge.s32	%p3, %r45, %r43;
@%p3 bra BB6_5;

mov.u32 %r194, 0;
mov.u32 %r193, %r45;

BB6_4:
mov.u32 %r33, %r193;
mov.u64 %rd89, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd88, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd87, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd86, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r191, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r190, [%rd88];
ld.param.u32 %r189, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r188, [%rd88+24];
ld.param.u32 %r187, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r186, [%rd88+48];
ld.param.u32 %r185, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r184, [%rd88+72];
ld.param.u32 %r183, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r182, [%rd88+96];
ld.param.u32 %r181, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r180, [%rd88+120];
ld.param.u32 %r179, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+24];
ld.param.u32 %r178, [%rd88+144];
ld.param.u32 %r177, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r176, [%rd89];
ld.param.u32 %r175, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r174, [%rd89+24];
ld.param.u32 %r173, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r172, [%rd89+48];
ld.param.u32 %r171, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r170, [%rd89+72];
ld.param.u32 %r169, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r168, [%rd89+96];
ld.param.u32 %r167, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r166, [%rd89+120];
ld.param.u32 %r165, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+24];
ld.param.u32 %r164, [%rd89+144];
mul.lo.s32 %r163, %r192, %r43;
add.s32 %r49, %r33, %r163;
cvt.s64.s32	%rd36, %r49;
mul.lo.s64 %rd37, %rd16, %rd36;
cvt.u32.u64	%r50, %rd17;
shr.u64 %rd38, %rd37, %r50;
cvt.u32.u64	%r51, %rd38;
mul.lo.s32 %r52, %r51, %r164;
sub.s32 %r53, %r49, %r52;
mul.lo.s32 %r54, %r53, %r165;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd15, %rd39;
cvt.u32.u64	%r55, %rd18;
shr.u64 %rd41, %rd40, %r55;
cvt.u32.u64	%r56, %rd41;
mul.lo.s32 %r57, %r56, %r166;
sub.s32 %r58, %r51, %r57;
mad.lo.s32 %r59, %r58, %r167, %r54;
cvt.s64.s32 %rd42, %rd41;
mul.lo.s64 %rd43, %rd14, %rd42;
cvt.u32.u64	%r60, %rd19;
shr.u64 %rd44, %rd43, %r60;
cvt.u32.u64	%r61, %rd44;
mul.lo.s32 %r62, %r61, %r168;
sub.s32 %r63, %r56, %r62;
mad.lo.s32 %r64, %r63, %r169, %r59;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd13, %rd45;
cvt.u32.u64	%r65, %rd20;
shr.u64 %rd47, %rd46, %r65;
cvt.u32.u64	%r66, %rd47;
mul.lo.s32 %r67, %r66, %r170;
sub.s32 %r68, %r61, %r67;
mad.lo.s32 %r69, %r68, %r171, %r64;
cvt.s64.s32 %rd48, %rd47;
mul.lo.s64 %rd49, %rd12, %rd48;
cvt.u32.u64	%r70, %rd21;
shr.u64 %rd50, %rd49, %r70;
cvt.u32.u64	%r71, %rd50;
mul.lo.s32 %r72, %r71, %r172;
sub.s32 %r73, %r66, %r72;
mad.lo.s32 %r74, %r73, %r173, %r69;
cvt.s64.s32 %rd51, %rd50;
mul.lo.s64 %rd52, %rd11, %rd51;
cvt.u32.u64	%r75, %rd22;
shr.u64 %rd53, %rd52, %r75;
cvt.u32.u64	%r76, %rd53;
mul.lo.s32 %r77, %r76, %r174;
sub.s32 %r78, %r71, %r77;
mad.lo.s32 %r79, %r78, %r175, %r74;
cvt.s64.s32 %rd54, %rd53;
mul.lo.s64 %rd55, %rd10, %rd54;
cvt.u32.u64	%r80, %rd23;
shr.u64 %rd56, %rd55, %r80;
cvt.u32.u64	%r81, %rd56;
mul.lo.s32 %r82, %r81, %r176;
sub.s32 %r83, %r76, %r82;
mad.lo.s32 %r84, %r83, %r177, %r79;
cvt.s64.s32	%rd57, %r84;
mul.lo.s64 %rd58, %rd9, %rd57;
cvt.u32.u64	%r85, %rd24;
shr.u64 %rd59, %rd58, %r85;
cvt.u32.u64	%r86, %rd59;
mul.lo.s32 %r87, %r86, %r178;
sub.s32 %r88, %r84, %r87;
mul.lo.s32 %r89, %r88, %r179;
cvt.s64.s32 %rd60, %rd59;
mul.lo.s64 %rd61, %rd8, %rd60;
cvt.u32.u64	%r90, %rd25;
shr.u64 %rd62, %rd61, %r90;
cvt.u32.u64	%r91, %rd62;
mul.lo.s32 %r92, %r91, %r180;
sub.s32 %r93, %r86, %r92;
mad.lo.s32 %r94, %r93, %r181, %r89;
cvt.s64.s32 %rd63, %rd62;
mul.lo.s64 %rd64, %rd7, %rd63;
cvt.u32.u64	%r95, %rd26;
shr.u64 %rd65, %rd64, %r95;
cvt.u32.u64	%r96, %rd65;
mul.lo.s32 %r97, %r96, %r182;
sub.s32 %r98, %r91, %r97;
mad.lo.s32 %r99, %r98, %r183, %r94;
cvt.s64.s32 %rd66, %rd65;
mul.lo.s64 %rd67, %rd6, %rd66;
cvt.u32.u64	%r100, %rd27;
shr.u64 %rd68, %rd67, %r100;
cvt.u32.u64	%r101, %rd68;
mul.lo.s32 %r102, %r101, %r184;
sub.s32 %r103, %r96, %r102;
mad.lo.s32 %r104, %r103, %r185, %r99;
cvt.s64.s32 %rd69, %rd68;
mul.lo.s64 %rd70, %rd5, %rd69;
cvt.u32.u64	%r105, %rd28;
shr.u64 %rd71, %rd70, %r105;
cvt.u32.u64	%r106, %rd71;
mul.lo.s32 %r107, %r106, %r186;
sub.s32 %r108, %r101, %r107;
mad.lo.s32 %r109, %r108, %r187, %r104;
cvt.s64.s32 %rd72, %rd71;
mul.lo.s64 %rd73, %rd4, %rd72;
cvt.u32.u64	%r110, %rd29;
shr.u64 %rd74, %rd73, %r110;
cvt.u32.u64	%r111, %rd74;
mul.lo.s32 %r112, %r111, %r188;
sub.s32 %r113, %r106, %r112;
mad.lo.s32 %r114, %r113, %r189, %r109;
cvt.s64.s32 %rd75, %rd74;
mul.lo.s64 %rd76, %rd3, %rd75;
cvt.u32.u64	%r115, %rd30;
shr.u64 %rd77, %rd76, %r115;
cvt.u32.u64	%r116, %rd77;
mul.lo.s32 %r117, %r116, %r190;
sub.s32 %r118, %r111, %r117;
mad.lo.s32 %r119, %r118, %r191, %r114;
mul.wide.s32 %rd78, %r84, 4;
add.s64 %rd34, %rd86, %rd78;

	ld.global.nc.s32 %r47, [%rd34];

	mul.wide.s32 %rd79, %r119, 4;
add.s64 %rd35, %rd87, %rd79;

	ld.global.nc.s32 %r48, [%rd35];

	mad.lo.s32 %r194, %r48, %r47, %r194;
mov.u32 %r120, %ntid.x;
add.s32 %r36, %r120, %r33;
setp.lt.s32	%p4, %r36, %r43;
mov.u32 %r193, %r36;
@%p4 bra BB6_4;

BB6_5:
mov.u32 %r124, 1;
mov.u32 %r141, 31;

	shfl.down.b32 %r122, %r194, %r124, %r141;

	add.s32 %r142, %r121, 1;
setp.lt.s32	%p5, %r142, 32;
selp.b32	%r143, %r122, 0, %p5;
add.s32 %r127, %r143, %r194;
mov.u32 %r128, 2;

	shfl.down.b32 %r126, %r127, %r128, %r141;

	add.s32 %r144, %r121, 2;
setp.lt.s32	%p6, %r144, 32;
selp.b32	%r145, %r126, 0, %p6;
add.s32 %r131, %r127, %r145;
mov.u32 %r132, 4;

	shfl.down.b32 %r130, %r131, %r132, %r141;

	add.s32 %r146, %r121, 4;
setp.lt.s32	%p7, %r146, 32;
selp.b32	%r147, %r130, 0, %p7;
add.s32 %r135, %r131, %r147;
mov.u32 %r136, 8;

	shfl.down.b32 %r134, %r135, %r136, %r141;

	add.s32 %r148, %r121, 8;
setp.lt.s32	%p8, %r148, 32;
selp.b32	%r149, %r134, 0, %p8;
add.s32 %r139, %r135, %r149;
mov.u32 %r140, 16;

	shfl.down.b32 %r138, %r139, %r140, %r141;

	add.s32 %r150, %r121, 16;
setp.lt.s32	%p9, %r150, 32;
selp.b32	%r151, %r138, 0, %p9;
add.s32 %r195, %r139, %r151;
setp.ne.s32	%p10, %r121, 0;
@%p10 bra BB6_7;

shr.u32 %r153, %r45, 5;
mul.wide.u32 %rd80, %r153, 4;
mov.u64 %rd81, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd82, %rd81, %rd80;
st.shared.u32 [%rd82+4], %r195;

BB6_7:
setp.eq.s32	%p1, %r45, 0;
bar.sync 0;
@!%p1 bra BB6_9;
bra.uni BB6_8;

BB6_8:
ld.shared.u32 %r155, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.s32 %r156, %r155, %r195;
ld.shared.u32 %r157, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.s32 %r158, %r156, %r157;
ld.shared.u32 %r159, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s32 %r195, %r158, %r159;

BB6_9:
setp.ne.s32	%p11, %r45, 0;
@%p11 bra BB6_11;

mul.wide.s32 %rd84, %r192, 4;
add.s64 %rd85, %rd83, %rd84;
st.global.u32 [%rd85], %r195;

BB6_11:
bar.sync 0;
ld.param.u32 %r162, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r161, %nctaid.x;
add.s32 %r192, %r161, %r192;
setp.lt.s32	%p12, %r192, %r162;
@%p12 bra BB6_2;

BB6_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[192],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[32],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[32],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[192],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b32 %r<214>;
.reg .b64 %rd<100>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r46, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r47, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd1+152];
ld.param.u64 %rd10, [%rd1+176];
ld.param.u64 %rd11, [%rd2+8];
ld.param.u64 %rd12, [%rd2+32];
ld.param.u64 %rd13, [%rd2+56];
ld.param.u64 %rd14, [%rd2+80];
ld.param.u64 %rd15, [%rd2+104];
ld.param.u64 %rd16, [%rd2+128];
ld.param.u64 %rd17, [%rd2+152];
ld.param.u64 %rd18, [%rd2+176];
mov.u32 %r210, %ctaid.x;
setp.ge.s32	%p2, %r210, %r46;
@%p2 bra BB7_12;

ld.param.u32 %rd19, [%rd2+184];
ld.param.u32 %rd20, [%rd2+160];
ld.param.u32 %rd21, [%rd2+136];
ld.param.u32 %rd22, [%rd2+112];
ld.param.u32 %rd23, [%rd2+88];
ld.param.u32 %rd24, [%rd2+64];
ld.param.u32 %rd25, [%rd2+40];
ld.param.u32 %rd26, [%rd2+16];
ld.param.u32 %rd27, [%rd1+184];
ld.param.u32 %rd28, [%rd1+160];
ld.param.u32 %rd29, [%rd1+136];
ld.param.u32 %rd30, [%rd1+112];
ld.param.u32 %rd31, [%rd1+88];
ld.param.u32 %rd32, [%rd1+64];
ld.param.u32 %rd33, [%rd1+40];
ld.param.u32 %rd34, [%rd1+16];

	mov.u32 %r135, %laneid;

	cvta.to.global.u64 %rd93, %rd37;

BB7_2:
mov.u32 %r49, %tid.x;
mov.u32 %r212, 0;
setp.ge.s32	%p3, %r49, %r47;
@%p3 bra BB7_5;

mov.u32 %r212, 0;
mov.u32 %r211, %r49;

BB7_4:
mov.u32 %r37, %r211;
mov.u64 %rd99, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd98, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd97, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd96, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r209, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r208, [%rd98];
ld.param.u32 %r207, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r206, [%rd98+24];
ld.param.u32 %r205, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r204, [%rd98+48];
ld.param.u32 %r203, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r202, [%rd98+72];
ld.param.u32 %r201, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r200, [%rd98+96];
ld.param.u32 %r199, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r198, [%rd98+120];
ld.param.u32 %r197, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+24];
ld.param.u32 %r196, [%rd98+144];
ld.param.u32 %r195, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+28];
ld.param.u32 %r194, [%rd98+168];
ld.param.u32 %r193, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r192, [%rd99];
ld.param.u32 %r191, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r190, [%rd99+24];
ld.param.u32 %r189, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r188, [%rd99+48];
ld.param.u32 %r187, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r186, [%rd99+72];
ld.param.u32 %r185, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r184, [%rd99+96];
ld.param.u32 %r183, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r182, [%rd99+120];
ld.param.u32 %r181, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+24];
ld.param.u32 %r180, [%rd99+144];
ld.param.u32 %r179, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+28];
ld.param.u32 %r178, [%rd99+168];
mul.lo.s32 %r177, %r210, %r47;
add.s32 %r53, %r37, %r177;
cvt.s64.s32	%rd40, %r53;
mul.lo.s64 %rd41, %rd18, %rd40;
cvt.u32.u64	%r54, %rd19;
shr.u64 %rd42, %rd41, %r54;
cvt.u32.u64	%r55, %rd42;
mul.lo.s32 %r56, %r55, %r178;
sub.s32 %r57, %r53, %r56;
mul.lo.s32 %r58, %r57, %r179;
cvt.s64.s32 %rd43, %rd42;
mul.lo.s64 %rd44, %rd17, %rd43;
cvt.u32.u64	%r59, %rd20;
shr.u64 %rd45, %rd44, %r59;
cvt.u32.u64	%r60, %rd45;
mul.lo.s32 %r61, %r60, %r180;
sub.s32 %r62, %r55, %r61;
mad.lo.s32 %r63, %r62, %r181, %r58;
cvt.s64.s32 %rd46, %rd45;
mul.lo.s64 %rd47, %rd16, %rd46;
cvt.u32.u64	%r64, %rd21;
shr.u64 %rd48, %rd47, %r64;
cvt.u32.u64	%r65, %rd48;
mul.lo.s32 %r66, %r65, %r182;
sub.s32 %r67, %r60, %r66;
mad.lo.s32 %r68, %r67, %r183, %r63;
cvt.s64.s32 %rd49, %rd48;
mul.lo.s64 %rd50, %rd15, %rd49;
cvt.u32.u64	%r69, %rd22;
shr.u64 %rd51, %rd50, %r69;
cvt.u32.u64	%r70, %rd51;
mul.lo.s32 %r71, %r70, %r184;
sub.s32 %r72, %r65, %r71;
mad.lo.s32 %r73, %r72, %r185, %r68;
cvt.s64.s32 %rd52, %rd51;
mul.lo.s64 %rd53, %rd14, %rd52;
cvt.u32.u64	%r74, %rd23;
shr.u64 %rd54, %rd53, %r74;
cvt.u32.u64	%r75, %rd54;
mul.lo.s32 %r76, %r75, %r186;
sub.s32 %r77, %r70, %r76;
mad.lo.s32 %r78, %r77, %r187, %r73;
cvt.s64.s32 %rd55, %rd54;
mul.lo.s64 %rd56, %rd13, %rd55;
cvt.u32.u64	%r79, %rd24;
shr.u64 %rd57, %rd56, %r79;
cvt.u32.u64	%r80, %rd57;
mul.lo.s32 %r81, %r80, %r188;
sub.s32 %r82, %r75, %r81;
mad.lo.s32 %r83, %r82, %r189, %r78;
cvt.s64.s32 %rd58, %rd57;
mul.lo.s64 %rd59, %rd12, %rd58;
cvt.u32.u64	%r84, %rd25;
shr.u64 %rd60, %rd59, %r84;
cvt.u32.u64	%r85, %rd60;
mul.lo.s32 %r86, %r85, %r190;
sub.s32 %r87, %r80, %r86;
mad.lo.s32 %r88, %r87, %r191, %r83;
cvt.s64.s32 %rd61, %rd60;
mul.lo.s64 %rd62, %rd11, %rd61;
cvt.u32.u64	%r89, %rd26;
shr.u64 %rd63, %rd62, %r89;
cvt.u32.u64	%r90, %rd63;
mul.lo.s32 %r91, %r90, %r192;
sub.s32 %r92, %r85, %r91;
mad.lo.s32 %r93, %r92, %r193, %r88;
cvt.s64.s32	%rd64, %r93;
mul.lo.s64 %rd65, %rd10, %rd64;
cvt.u32.u64	%r94, %rd27;
shr.u64 %rd66, %rd65, %r94;
cvt.u32.u64	%r95, %rd66;
mul.lo.s32 %r96, %r95, %r194;
sub.s32 %r97, %r93, %r96;
mul.lo.s32 %r98, %r97, %r195;
cvt.s64.s32 %rd67, %rd66;
mul.lo.s64 %rd68, %rd9, %rd67;
cvt.u32.u64	%r99, %rd28;
shr.u64 %rd69, %rd68, %r99;
cvt.u32.u64	%r100, %rd69;
mul.lo.s32 %r101, %r100, %r196;
sub.s32 %r102, %r95, %r101;
mad.lo.s32 %r103, %r102, %r197, %r98;
cvt.s64.s32 %rd70, %rd69;
mul.lo.s64 %rd71, %rd8, %rd70;
cvt.u32.u64	%r104, %rd29;
shr.u64 %rd72, %rd71, %r104;
cvt.u32.u64	%r105, %rd72;
mul.lo.s32 %r106, %r105, %r198;
sub.s32 %r107, %r100, %r106;
mad.lo.s32 %r108, %r107, %r199, %r103;
cvt.s64.s32 %rd73, %rd72;
mul.lo.s64 %rd74, %rd7, %rd73;
cvt.u32.u64	%r109, %rd30;
shr.u64 %rd75, %rd74, %r109;
cvt.u32.u64	%r110, %rd75;
mul.lo.s32 %r111, %r110, %r200;
sub.s32 %r112, %r105, %r111;
mad.lo.s32 %r113, %r112, %r201, %r108;
cvt.s64.s32 %rd76, %rd75;
mul.lo.s64 %rd77, %rd6, %rd76;
cvt.u32.u64	%r114, %rd31;
shr.u64 %rd78, %rd77, %r114;
cvt.u32.u64	%r115, %rd78;
mul.lo.s32 %r116, %r115, %r202;
sub.s32 %r117, %r110, %r116;
mad.lo.s32 %r118, %r117, %r203, %r113;
cvt.s64.s32 %rd79, %rd78;
mul.lo.s64 %rd80, %rd5, %rd79;
cvt.u32.u64	%r119, %rd32;
shr.u64 %rd81, %rd80, %r119;
cvt.u32.u64	%r120, %rd81;
mul.lo.s32 %r121, %r120, %r204;
sub.s32 %r122, %r115, %r121;
mad.lo.s32 %r123, %r122, %r205, %r118;
cvt.s64.s32 %rd82, %rd81;
mul.lo.s64 %rd83, %rd4, %rd82;
cvt.u32.u64	%r124, %rd33;
shr.u64 %rd84, %rd83, %r124;
cvt.u32.u64	%r125, %rd84;
mul.lo.s32 %r126, %r125, %r206;
sub.s32 %r127, %r120, %r126;
mad.lo.s32 %r128, %r127, %r207, %r123;
cvt.s64.s32 %rd85, %rd84;
mul.lo.s64 %rd86, %rd3, %rd85;
cvt.u32.u64	%r129, %rd34;
shr.u64 %rd87, %rd86, %r129;
cvt.u32.u64	%r130, %rd87;
mul.lo.s32 %r131, %r130, %r208;
sub.s32 %r132, %r125, %r131;
mad.lo.s32 %r133, %r132, %r209, %r128;
mul.wide.s32 %rd88, %r93, 4;
add.s64 %rd38, %rd96, %rd88;

	ld.global.nc.s32 %r51, [%rd38];

	mul.wide.s32 %rd89, %r133, 4;
add.s64 %rd39, %rd97, %rd89;

	ld.global.nc.s32 %r52, [%rd39];

	mad.lo.s32 %r212, %r52, %r51, %r212;
mov.u32 %r134, %ntid.x;
add.s32 %r40, %r134, %r37;
setp.lt.s32	%p4, %r40, %r47;
mov.u32 %r211, %r40;
@%p4 bra BB7_4;

BB7_5:
mov.u32 %r138, 1;
mov.u32 %r155, 31;

	shfl.down.b32 %r136, %r212, %r138, %r155;

	add.s32 %r156, %r135, 1;
setp.lt.s32	%p5, %r156, 32;
selp.b32	%r157, %r136, 0, %p5;
add.s32 %r141, %r157, %r212;
mov.u32 %r142, 2;

	shfl.down.b32 %r140, %r141, %r142, %r155;

	add.s32 %r158, %r135, 2;
setp.lt.s32	%p6, %r158, 32;
selp.b32	%r159, %r140, 0, %p6;
add.s32 %r145, %r141, %r159;
mov.u32 %r146, 4;

	shfl.down.b32 %r144, %r145, %r146, %r155;

	add.s32 %r160, %r135, 4;
setp.lt.s32	%p7, %r160, 32;
selp.b32	%r161, %r144, 0, %p7;
add.s32 %r149, %r145, %r161;
mov.u32 %r150, 8;

	shfl.down.b32 %r148, %r149, %r150, %r155;

	add.s32 %r162, %r135, 8;
setp.lt.s32	%p8, %r162, 32;
selp.b32	%r163, %r148, 0, %p8;
add.s32 %r153, %r149, %r163;
mov.u32 %r154, 16;

	shfl.down.b32 %r152, %r153, %r154, %r155;

	add.s32 %r164, %r135, 16;
setp.lt.s32	%p9, %r164, 32;
selp.b32	%r165, %r152, 0, %p9;
add.s32 %r213, %r153, %r165;
setp.ne.s32	%p10, %r135, 0;
@%p10 bra BB7_7;

shr.u32 %r167, %r49, 5;
mul.wide.u32 %rd90, %r167, 4;
mov.u64 %rd91, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd92, %rd91, %rd90;
st.shared.u32 [%rd92+4], %r213;

BB7_7:
setp.eq.s32	%p1, %r49, 0;
bar.sync 0;
@!%p1 bra BB7_9;
bra.uni BB7_8;

BB7_8:
ld.shared.u32 %r169, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.s32 %r170, %r169, %r213;
ld.shared.u32 %r171, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.s32 %r172, %r170, %r171;
ld.shared.u32 %r173, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s32 %r213, %r172, %r173;

BB7_9:
setp.ne.s32	%p11, %r49, 0;
@%p11 bra BB7_11;

mul.wide.s32 %rd94, %r210, 4;
add.s64 %rd95, %rd93, %rd94;
st.global.u32 [%rd95], %r213;

BB7_11:
bar.sync 0;
ld.param.u32 %r176, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIiiLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r175, %nctaid.x;
add.s32 %r210, %r175, %r210;
setp.lt.s32	%p12, %r210, %r176;
@%p12 bra BB7_2;

BB7_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[24],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[4],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[4],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[24],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b16 %rs<17>;
.reg .b32 %r<84>;
.reg .b64 %rd<58>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r82, %ctaid.x;
setp.ge.s32	%p2, %r82, %r12;
@%p2 bra BB8_12;

cvt.u64.u32	%rd3, %r17;
cvt.u64.u32	%rd4, %r15;

	mov.u32 %r31, %laneid;

	cvta.to.global.u64 %rd53, %rd15;

BB8_2:
mov.u32 %r18, %tid.x;
mov.u64 %rd56, 0;
setp.ge.s32	%p3, %r18, %r13;
@%p3 bra BB8_5;

mul.lo.s32 %r7, %r82, %r13;
mov.u64 %rd56, 0;
mov.u32 %r83, %r18;

BB8_4:
mov.u32 %r9, %r83;
add.s32 %r19, %r9, %r7;
cvt.s64.s32	%rd22, %r19;
mul.lo.s64 %rd23, %rd2, %rd22;
cvt.u32.u64	%r20, %rd3;
shr.u64 %rd24, %rd23, %r20;
cvt.u32.u64	%r21, %rd24;
mul.lo.s32 %r22, %r21, %r4;
sub.s32 %r23, %r19, %r22;
mul.lo.s32 %r24, %r23, %r2;
cvt.s64.s32	%rd25, %r24;
mul.lo.s64 %rd26, %rd1, %rd25;
cvt.u32.u64	%r25, %rd4;
shr.u64 %rd27, %rd26, %r25;
cvt.u32.u64	%r26, %rd27;
mul.lo.s32 %r27, %r26, %r1;
sub.s32 %r28, %r24, %r27;
mul.lo.s32 %r29, %r28, %r3;
mul.wide.s32 %rd28, %r24, 8;
add.s64 %rd19, %rd13, %rd28;

	ld.global.nc.s64 %rd18, [%rd19];

	mul.wide.s32 %rd29, %r29, 8;
add.s64 %rd21, %rd14, %rd29;

	ld.global.nc.s64 %rd20, [%rd21];

	mul.lo.s64 %rd30, %rd20, %rd18;
add.s64 %rd56, %rd30, %rd56;
mov.u32 %r30, %ntid.x;
add.s32 %r10, %r30, %r9;
setp.lt.s32	%p4, %r10, %r13;
mov.u32 %r83, %r10;
@%p4 bra BB8_4;

BB8_5:
mov.b64	{%r33, %r37}, %rd56;
mov.u32 %r38, 1;
mov.u32 %r71, 31;

	shfl.down.b32 %r32, %r33, %r38, %r71;

	
	shfl.down.b32 %r36, %r37, %r38, %r71;

	mov.b64	%rd31, {%r32, %r36};
add.s32 %r72, %r31, 1;
setp.lt.s32	%p5, %r72, 32;
selp.b64	%rd32, %rd31, 0, %p5;
add.s64 %rd33, %rd32, %rd56;
mov.b64	{%r41, %r45}, %rd33;
mov.u32 %r46, 2;

	shfl.down.b32 %r40, %r41, %r46, %r71;

	
	shfl.down.b32 %r44, %r45, %r46, %r71;

	mov.b64	%rd34, {%r40, %r44};
add.s32 %r73, %r31, 2;
setp.lt.s32	%p6, %r73, 32;
selp.b64	%rd35, %rd34, 0, %p6;
add.s64 %rd36, %rd35, %rd33;
mov.b64	{%r49, %r53}, %rd36;
mov.u32 %r54, 4;

	shfl.down.b32 %r48, %r49, %r54, %r71;

	
	shfl.down.b32 %r52, %r53, %r54, %r71;

	mov.b64	%rd37, {%r48, %r52};
add.s32 %r74, %r31, 4;
setp.lt.s32	%p7, %r74, 32;
selp.b64	%rd38, %rd37, 0, %p7;
add.s64 %rd39, %rd38, %rd36;
mov.b64	{%r57, %r61}, %rd39;
mov.u32 %r62, 8;

	shfl.down.b32 %r56, %r57, %r62, %r71;

	
	shfl.down.b32 %r60, %r61, %r62, %r71;

	mov.b64	%rd40, {%r56, %r60};
add.s32 %r75, %r31, 8;
setp.lt.s32	%p8, %r75, 32;
selp.b64	%rd41, %rd40, 0, %p8;
add.s64 %rd42, %rd41, %rd39;
mov.b64	{%r65, %r69}, %rd42;
mov.u32 %r70, 16;

	shfl.down.b32 %r64, %r65, %r70, %r71;

	
	shfl.down.b32 %r68, %r69, %r70, %r71;

	mov.b64	%rd43, {%r64, %r68};
add.s32 %r76, %r31, 16;
setp.lt.s32	%p9, %r76, 32;
selp.b64	%rd44, %rd43, 0, %p9;
add.s64 %rd57, %rd44, %rd42;
setp.ne.s32	%p10, %r31, 0;
@%p10 bra BB8_7;

shr.u32 %r78, %r18, 5;
mul.wide.u32 %rd45, %r78, 8;
mov.u64 %rd46, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd47, %rd46, %rd45;
st.shared.u64 [%rd47+8], %rd57;

BB8_7:
setp.eq.s32	%p1, %r18, 0;
bar.sync 0;
@!%p1 bra BB8_9;
bra.uni BB8_8;

BB8_8:
ld.shared.u64 %rd48, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s64 %rd49, %rd48, %rd57;
ld.shared.u64 %rd50, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.s64 %rd51, %rd49, %rd50;
ld.shared.u64 %rd52, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.s64 %rd57, %rd51, %rd52;

BB8_9:
setp.ne.s32	%p11, %r18, 0;
@%p11 bra BB8_11;

mul.wide.s32 %rd54, %r82, 8;
add.s64 %rd55, %rd53, %rd54;
st.global.u64 [%rd55], %rd57;

BB8_11:
bar.sync 0;
mov.u32 %r81, %nctaid.x;
add.s32 %r82, %r81, %r82;
setp.lt.s32	%p12, %r82, %r12;
@%p12 bra BB8_2;

BB8_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[48],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[8],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[8],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[48],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b16 %rs<33>;
.reg .b32 %r<104>;
.reg .b64 %rd<71>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u32 %r23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r102, %ctaid.x;
setp.ge.s32	%p2, %r102, %r16;
@%p2 bra BB9_12;

cvt.u64.u32	%rd5, %r25;
cvt.u64.u32	%rd6, %r23;
cvt.u64.u32	%rd7, %r21;
cvt.u64.u32	%rd8, %r19;

	mov.u32 %r49, %laneid;

	cvta.to.global.u64 %rd65, %rd21;

BB9_2:
mov.u32 %r26, %tid.x;
mov.u64 %rd69, 0;
setp.ge.s32	%p3, %r26, %r17;
@%p3 bra BB9_5;

mul.lo.s32 %r11, %r102, %r17;
mov.u64 %rd69, 0;
mov.u32 %r103, %r26;

BB9_4:
mov.u32 %r13, %r103;
ld.param.u32 %r101, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r100, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u64 %rd68, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
add.s32 %r27, %r13, %r11;
cvt.s64.s32	%rd28, %r27;
mul.lo.s64 %rd29, %rd68, %rd28;
cvt.u32.u64	%r28, %rd5;
shr.u64 %rd30, %rd29, %r28;
cvt.u32.u64	%r29, %rd30;
mul.lo.s32 %r30, %r29, %r100;
sub.s32 %r31, %r27, %r30;
mul.lo.s32 %r32, %r31, %r101;
cvt.s64.s32 %rd31, %rd30;
mul.lo.s64 %rd32, %rd3, %rd31;
cvt.u32.u64	%r33, %rd6;
shr.u64 %rd33, %rd32, %r33;
cvt.u32.u64	%r34, %rd33;
mul.lo.s32 %r35, %r34, %r7;
sub.s32 %r36, %r29, %r35;
mad.lo.s32 %r37, %r36, %r3, %r32;
cvt.s64.s32	%rd34, %r37;
mul.lo.s64 %rd35, %rd2, %rd34;
cvt.u32.u64	%r38, %rd7;
shr.u64 %rd36, %rd35, %r38;
cvt.u32.u64	%r39, %rd36;
mul.lo.s32 %r40, %r39, %r2;
sub.s32 %r41, %r37, %r40;
mul.lo.s32 %r42, %r41, %r6;
cvt.s64.s32 %rd37, %rd36;
mul.lo.s64 %rd38, %rd1, %rd37;
cvt.u32.u64	%r43, %rd8;
shr.u64 %rd39, %rd38, %r43;
cvt.u32.u64	%r44, %rd39;
mul.lo.s32 %r45, %r44, %r1;
sub.s32 %r46, %r39, %r45;
mad.lo.s32 %r47, %r46, %r5, %r42;
mul.wide.s32 %rd40, %r37, 8;
add.s64 %rd25, %rd19, %rd40;

	ld.global.nc.s64 %rd24, [%rd25];

	mul.wide.s32 %rd41, %r47, 8;
add.s64 %rd27, %rd20, %rd41;

	ld.global.nc.s64 %rd26, [%rd27];

	mul.lo.s64 %rd42, %rd26, %rd24;
add.s64 %rd69, %rd42, %rd69;
mov.u32 %r48, %ntid.x;
add.s32 %r14, %r48, %r13;
setp.lt.s32	%p4, %r14, %r17;
mov.u32 %r103, %r14;
@%p4 bra BB9_4;

BB9_5:
mov.b64	{%r51, %r55}, %rd69;
mov.u32 %r56, 1;
mov.u32 %r89, 31;

	shfl.down.b32 %r50, %r51, %r56, %r89;

	
	shfl.down.b32 %r54, %r55, %r56, %r89;

	mov.b64	%rd43, {%r50, %r54};
add.s32 %r90, %r49, 1;
setp.lt.s32	%p5, %r90, 32;
selp.b64	%rd44, %rd43, 0, %p5;
add.s64 %rd45, %rd44, %rd69;
mov.b64	{%r59, %r63}, %rd45;
mov.u32 %r64, 2;

	shfl.down.b32 %r58, %r59, %r64, %r89;

	
	shfl.down.b32 %r62, %r63, %r64, %r89;

	mov.b64	%rd46, {%r58, %r62};
add.s32 %r91, %r49, 2;
setp.lt.s32	%p6, %r91, 32;
selp.b64	%rd47, %rd46, 0, %p6;
add.s64 %rd48, %rd47, %rd45;
mov.b64	{%r67, %r71}, %rd48;
mov.u32 %r72, 4;

	shfl.down.b32 %r66, %r67, %r72, %r89;

	
	shfl.down.b32 %r70, %r71, %r72, %r89;

	mov.b64	%rd49, {%r66, %r70};
add.s32 %r92, %r49, 4;
setp.lt.s32	%p7, %r92, 32;
selp.b64	%rd50, %rd49, 0, %p7;
add.s64 %rd51, %rd50, %rd48;
mov.b64	{%r75, %r79}, %rd51;
mov.u32 %r80, 8;

	shfl.down.b32 %r74, %r75, %r80, %r89;

	
	shfl.down.b32 %r78, %r79, %r80, %r89;

	mov.b64	%rd52, {%r74, %r78};
add.s32 %r93, %r49, 8;
setp.lt.s32	%p8, %r93, 32;
selp.b64	%rd53, %rd52, 0, %p8;
add.s64 %rd54, %rd53, %rd51;
mov.b64	{%r83, %r87}, %rd54;
mov.u32 %r88, 16;

	shfl.down.b32 %r82, %r83, %r88, %r89;

	
	shfl.down.b32 %r86, %r87, %r88, %r89;

	mov.b64	%rd55, {%r82, %r86};
add.s32 %r94, %r49, 16;
setp.lt.s32	%p9, %r94, 32;
selp.b64	%rd56, %rd55, 0, %p9;
add.s64 %rd70, %rd56, %rd54;
setp.ne.s32	%p10, %r49, 0;
@%p10 bra BB9_7;

shr.u32 %r96, %r26, 5;
mul.wide.u32 %rd57, %r96, 8;
mov.u64 %rd58, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd59, %rd58, %rd57;
st.shared.u64 [%rd59+8], %rd70;

BB9_7:
setp.eq.s32	%p1, %r26, 0;
bar.sync 0;
@!%p1 bra BB9_9;
bra.uni BB9_8;

BB9_8:
ld.shared.u64 %rd60, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s64 %rd61, %rd60, %rd70;
ld.shared.u64 %rd62, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.s64 %rd63, %rd61, %rd62;
ld.shared.u64 %rd64, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.s64 %rd70, %rd63, %rd64;

BB9_9:
setp.ne.s32	%p11, %r26, 0;
@%p11 bra BB9_11;

mul.wide.s32 %rd66, %r102, 8;
add.s64 %rd67, %rd65, %rd66;
st.global.u64 [%rd67], %rd70;

BB9_11:
bar.sync 0;
mov.u32 %r99, %nctaid.x;
add.s32 %r102, %r99, %r102;
setp.lt.s32	%p12, %r102, %r16;
@%p12 bra BB9_2;

BB9_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[72],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[12],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[12],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[72],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b16 %rs<49>;
.reg .b32 %r<128>;
.reg .b64 %rd<86>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r126, %ctaid.x;
setp.ge.s32	%p2, %r126, %r20;
@%p2 bra BB10_12;

cvt.u64.u32	%rd7, %r33;
cvt.u64.u32	%rd8, %r31;
cvt.u64.u32	%rd9, %r29;
cvt.u64.u32	%rd10, %r27;
cvt.u64.u32	%rd11, %r25;
cvt.u64.u32	%rd12, %r23;

	mov.u32 %r67, %laneid;

	cvta.to.global.u64 %rd77, %rd27;

BB10_2:
mov.u32 %r34, %tid.x;
mov.u64 %rd84, 0;
setp.ge.s32	%p3, %r34, %r21;
@%p3 bra BB10_5;

mul.lo.s32 %r15, %r126, %r21;
mov.u64 %rd84, 0;
mov.u32 %r127, %r34;

BB10_4:
mov.u32 %r17, %r127;
ld.param.u32 %r125, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r124, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u64 %rd83, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r123, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r122, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd82, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r121, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r120, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u64 %rd81, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r119, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r118, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u64 %rd80, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
add.s32 %r35, %r17, %r15;
cvt.s64.s32	%rd34, %r35;
mul.lo.s64 %rd35, %rd80, %rd34;
cvt.u32.u64	%r36, %rd7;
shr.u64 %rd36, %rd35, %r36;
cvt.u32.u64	%r37, %rd36;
mul.lo.s32 %r38, %r37, %r118;
sub.s32 %r39, %r35, %r38;
mul.lo.s32 %r40, %r39, %r119;
cvt.s64.s32 %rd37, %rd36;
mul.lo.s64 %rd38, %rd81, %rd37;
cvt.u32.u64	%r41, %rd8;
shr.u64 %rd39, %rd38, %r41;
cvt.u32.u64	%r42, %rd39;
mul.lo.s32 %r43, %r42, %r120;
sub.s32 %r44, %r37, %r43;
mad.lo.s32 %r45, %r44, %r121, %r40;
cvt.s64.s32 %rd40, %rd39;
mul.lo.s64 %rd41, %rd82, %rd40;
cvt.u32.u64	%r46, %rd9;
shr.u64 %rd42, %rd41, %r46;
cvt.u32.u64	%r47, %rd42;
mul.lo.s32 %r48, %r47, %r122;
sub.s32 %r49, %r42, %r48;
mad.lo.s32 %r50, %r49, %r123, %r45;
cvt.s64.s32	%rd43, %r50;
mul.lo.s64 %rd44, %rd83, %rd43;
cvt.u32.u64	%r51, %rd10;
shr.u64 %rd45, %rd44, %r51;
cvt.u32.u64	%r52, %rd45;
mul.lo.s32 %r53, %r52, %r124;
sub.s32 %r54, %r50, %r53;
mul.lo.s32 %r55, %r54, %r125;
cvt.s64.s32 %rd46, %rd45;
mul.lo.s64 %rd47, %rd2, %rd46;
cvt.u32.u64	%r56, %rd11;
shr.u64 %rd48, %rd47, %r56;
cvt.u32.u64	%r57, %rd48;
mul.lo.s32 %r58, %r57, %r2;
sub.s32 %r59, %r52, %r58;
mad.lo.s32 %r60, %r59, %r8, %r55;
cvt.s64.s32 %rd49, %rd48;
mul.lo.s64 %rd50, %rd1, %rd49;
cvt.u32.u64	%r61, %rd12;
shr.u64 %rd51, %rd50, %r61;
cvt.u32.u64	%r62, %rd51;
mul.lo.s32 %r63, %r62, %r1;
sub.s32 %r64, %r57, %r63;
mad.lo.s32 %r65, %r64, %r7, %r60;
mul.wide.s32 %rd52, %r50, 8;
add.s64 %rd31, %rd25, %rd52;

	ld.global.nc.s64 %rd30, [%rd31];

	mul.wide.s32 %rd53, %r65, 8;
add.s64 %rd33, %rd26, %rd53;

	ld.global.nc.s64 %rd32, [%rd33];

	mul.lo.s64 %rd54, %rd32, %rd30;
add.s64 %rd84, %rd54, %rd84;
mov.u32 %r66, %ntid.x;
add.s32 %r18, %r66, %r17;
setp.lt.s32	%p4, %r18, %r21;
mov.u32 %r127, %r18;
@%p4 bra BB10_4;

BB10_5:
mov.b64	{%r69, %r73}, %rd84;
mov.u32 %r74, 1;
mov.u32 %r107, 31;

	shfl.down.b32 %r68, %r69, %r74, %r107;

	
	shfl.down.b32 %r72, %r73, %r74, %r107;

	mov.b64	%rd55, {%r68, %r72};
add.s32 %r108, %r67, 1;
setp.lt.s32	%p5, %r108, 32;
selp.b64	%rd56, %rd55, 0, %p5;
add.s64 %rd57, %rd56, %rd84;
mov.b64	{%r77, %r81}, %rd57;
mov.u32 %r82, 2;

	shfl.down.b32 %r76, %r77, %r82, %r107;

	
	shfl.down.b32 %r80, %r81, %r82, %r107;

	mov.b64	%rd58, {%r76, %r80};
add.s32 %r109, %r67, 2;
setp.lt.s32	%p6, %r109, 32;
selp.b64	%rd59, %rd58, 0, %p6;
add.s64 %rd60, %rd59, %rd57;
mov.b64	{%r85, %r89}, %rd60;
mov.u32 %r90, 4;

	shfl.down.b32 %r84, %r85, %r90, %r107;

	
	shfl.down.b32 %r88, %r89, %r90, %r107;

	mov.b64	%rd61, {%r84, %r88};
add.s32 %r110, %r67, 4;
setp.lt.s32	%p7, %r110, 32;
selp.b64	%rd62, %rd61, 0, %p7;
add.s64 %rd63, %rd62, %rd60;
mov.b64	{%r93, %r97}, %rd63;
mov.u32 %r98, 8;

	shfl.down.b32 %r92, %r93, %r98, %r107;

	
	shfl.down.b32 %r96, %r97, %r98, %r107;

	mov.b64	%rd64, {%r92, %r96};
add.s32 %r111, %r67, 8;
setp.lt.s32	%p8, %r111, 32;
selp.b64	%rd65, %rd64, 0, %p8;
add.s64 %rd66, %rd65, %rd63;
mov.b64	{%r101, %r105}, %rd66;
mov.u32 %r106, 16;

	shfl.down.b32 %r100, %r101, %r106, %r107;

	
	shfl.down.b32 %r104, %r105, %r106, %r107;

	mov.b64	%rd67, {%r100, %r104};
add.s32 %r112, %r67, 16;
setp.lt.s32	%p9, %r112, 32;
selp.b64	%rd68, %rd67, 0, %p9;
add.s64 %rd85, %rd68, %rd66;
setp.ne.s32	%p10, %r67, 0;
@%p10 bra BB10_7;

shr.u32 %r114, %r34, 5;
mul.wide.u32 %rd69, %r114, 8;
mov.u64 %rd70, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd71, %rd70, %rd69;
st.shared.u64 [%rd71+8], %rd85;

BB10_7:
setp.eq.s32	%p1, %r34, 0;
bar.sync 0;
@!%p1 bra BB10_9;
bra.uni BB10_8;

BB10_8:
ld.shared.u64 %rd72, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s64 %rd73, %rd72, %rd85;
ld.shared.u64 %rd74, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.s64 %rd75, %rd73, %rd74;
ld.shared.u64 %rd76, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.s64 %rd85, %rd75, %rd76;

BB10_9:
setp.ne.s32	%p11, %r34, 0;
@%p11 bra BB10_11;

mul.wide.s32 %rd78, %r126, 8;
add.s64 %rd79, %rd77, %rd78;
st.global.u64 [%rd79], %rd85;

BB10_11:
bar.sync 0;
mov.u32 %r117, %nctaid.x;
add.s32 %r126, %r117, %r126;
setp.lt.s32	%p12, %r126, %r20;
@%p12 bra BB10_2;

BB10_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[96],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[16],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[16],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[96],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b16 %rs<65>;
.reg .b32 %r<152>;
.reg .b64 %rd<101>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+88];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u32 %r27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r41, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+88];
ld.param.u32 %r39, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u32 %r35, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd32, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r150, %ctaid.x;
setp.ge.s32	%p2, %r150, %r24;
@%p2 bra BB11_12;

cvt.u64.u32	%rd9, %r41;
cvt.u64.u32	%rd10, %r39;
cvt.u64.u32	%rd11, %r37;
cvt.u64.u32	%rd12, %r35;
cvt.u64.u32	%rd13, %r33;
cvt.u64.u32	%rd14, %r31;
cvt.u64.u32	%rd15, %r29;
cvt.u64.u32	%rd16, %r27;

	mov.u32 %r85, %laneid;

	cvta.to.global.u64 %rd89, %rd33;

BB11_2:
mov.u32 %r42, %tid.x;
mov.u64 %rd99, 0;
setp.ge.s32	%p3, %r42, %r25;
@%p3 bra BB11_5;

mul.lo.s32 %r19, %r150, %r25;
mov.u64 %rd99, 0;
mov.u32 %r151, %r42;

BB11_4:
mov.u32 %r21, %r151;
ld.param.u32 %r149, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r148, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u64 %rd98, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r147, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r146, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u64 %rd97, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r145, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r144, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+72];
ld.param.u64 %rd96, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+80];
ld.param.u32 %r143, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r142, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd95, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r141, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r140, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u64 %rd94, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r139, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r138, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u64 %rd93, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
ld.param.u32 %r137, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r136, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+72];
ld.param.u64 %rd92, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+80];
add.s32 %r43, %r21, %r19;
cvt.s64.s32	%rd40, %r43;
mul.lo.s64 %rd41, %rd92, %rd40;
cvt.u32.u64	%r44, %rd9;
shr.u64 %rd42, %rd41, %r44;
cvt.u32.u64	%r45, %rd42;
mul.lo.s32 %r46, %r45, %r136;
sub.s32 %r47, %r43, %r46;
mul.lo.s32 %r48, %r47, %r137;
cvt.s64.s32 %rd43, %rd42;
mul.lo.s64 %rd44, %rd93, %rd43;
cvt.u32.u64	%r49, %rd10;
shr.u64 %rd45, %rd44, %r49;
cvt.u32.u64	%r50, %rd45;
mul.lo.s32 %r51, %r50, %r138;
sub.s32 %r52, %r45, %r51;
mad.lo.s32 %r53, %r52, %r139, %r48;
cvt.s64.s32 %rd46, %rd45;
mul.lo.s64 %rd47, %rd94, %rd46;
cvt.u32.u64	%r54, %rd11;
shr.u64 %rd48, %rd47, %r54;
cvt.u32.u64	%r55, %rd48;
mul.lo.s32 %r56, %r55, %r140;
sub.s32 %r57, %r50, %r56;
mad.lo.s32 %r58, %r57, %r141, %r53;
cvt.s64.s32 %rd49, %rd48;
mul.lo.s64 %rd50, %rd95, %rd49;
cvt.u32.u64	%r59, %rd12;
shr.u64 %rd51, %rd50, %r59;
cvt.u32.u64	%r60, %rd51;
mul.lo.s32 %r61, %r60, %r142;
sub.s32 %r62, %r55, %r61;
mad.lo.s32 %r63, %r62, %r143, %r58;
cvt.s64.s32	%rd52, %r63;
mul.lo.s64 %rd53, %rd96, %rd52;
cvt.u32.u64	%r64, %rd13;
shr.u64 %rd54, %rd53, %r64;
cvt.u32.u64	%r65, %rd54;
mul.lo.s32 %r66, %r65, %r144;
sub.s32 %r67, %r63, %r66;
mul.lo.s32 %r68, %r67, %r145;
cvt.s64.s32 %rd55, %rd54;
mul.lo.s64 %rd56, %rd97, %rd55;
cvt.u32.u64	%r69, %rd14;
shr.u64 %rd57, %rd56, %r69;
cvt.u32.u64	%r70, %rd57;
mul.lo.s32 %r71, %r70, %r146;
sub.s32 %r72, %r65, %r71;
mad.lo.s32 %r73, %r72, %r147, %r68;
cvt.s64.s32 %rd58, %rd57;
mul.lo.s64 %rd59, %rd98, %rd58;
cvt.u32.u64	%r74, %rd15;
shr.u64 %rd60, %rd59, %r74;
cvt.u32.u64	%r75, %rd60;
mul.lo.s32 %r76, %r75, %r148;
sub.s32 %r77, %r70, %r76;
mad.lo.s32 %r78, %r77, %r149, %r73;
cvt.s64.s32 %rd61, %rd60;
mul.lo.s64 %rd62, %rd1, %rd61;
cvt.u32.u64	%r79, %rd16;
shr.u64 %rd63, %rd62, %r79;
cvt.u32.u64	%r80, %rd63;
mul.lo.s32 %r81, %r80, %r1;
sub.s32 %r82, %r75, %r81;
mad.lo.s32 %r83, %r82, %r9, %r78;
mul.wide.s32 %rd64, %r63, 8;
add.s64 %rd37, %rd31, %rd64;

	ld.global.nc.s64 %rd36, [%rd37];

	mul.wide.s32 %rd65, %r83, 8;
add.s64 %rd39, %rd32, %rd65;

	ld.global.nc.s64 %rd38, [%rd39];

	mul.lo.s64 %rd66, %rd38, %rd36;
add.s64 %rd99, %rd66, %rd99;
mov.u32 %r84, %ntid.x;
add.s32 %r22, %r84, %r21;
setp.lt.s32	%p4, %r22, %r25;
mov.u32 %r151, %r22;
@%p4 bra BB11_4;

BB11_5:
mov.b64	{%r87, %r91}, %rd99;
mov.u32 %r92, 1;
mov.u32 %r125, 31;

	shfl.down.b32 %r86, %r87, %r92, %r125;

	
	shfl.down.b32 %r90, %r91, %r92, %r125;

	mov.b64	%rd67, {%r86, %r90};
add.s32 %r126, %r85, 1;
setp.lt.s32	%p5, %r126, 32;
selp.b64	%rd68, %rd67, 0, %p5;
add.s64 %rd69, %rd68, %rd99;
mov.b64	{%r95, %r99}, %rd69;
mov.u32 %r100, 2;

	shfl.down.b32 %r94, %r95, %r100, %r125;

	
	shfl.down.b32 %r98, %r99, %r100, %r125;

	mov.b64	%rd70, {%r94, %r98};
add.s32 %r127, %r85, 2;
setp.lt.s32	%p6, %r127, 32;
selp.b64	%rd71, %rd70, 0, %p6;
add.s64 %rd72, %rd71, %rd69;
mov.b64	{%r103, %r107}, %rd72;
mov.u32 %r108, 4;

	shfl.down.b32 %r102, %r103, %r108, %r125;

	
	shfl.down.b32 %r106, %r107, %r108, %r125;

	mov.b64	%rd73, {%r102, %r106};
add.s32 %r128, %r85, 4;
setp.lt.s32	%p7, %r128, 32;
selp.b64	%rd74, %rd73, 0, %p7;
add.s64 %rd75, %rd74, %rd72;
mov.b64	{%r111, %r115}, %rd75;
mov.u32 %r116, 8;

	shfl.down.b32 %r110, %r111, %r116, %r125;

	
	shfl.down.b32 %r114, %r115, %r116, %r125;

	mov.b64	%rd76, {%r110, %r114};
add.s32 %r129, %r85, 8;
setp.lt.s32	%p8, %r129, 32;
selp.b64	%rd77, %rd76, 0, %p8;
add.s64 %rd78, %rd77, %rd75;
mov.b64	{%r119, %r123}, %rd78;
mov.u32 %r124, 16;

	shfl.down.b32 %r118, %r119, %r124, %r125;

	
	shfl.down.b32 %r122, %r123, %r124, %r125;

	mov.b64	%rd79, {%r118, %r122};
add.s32 %r130, %r85, 16;
setp.lt.s32	%p9, %r130, 32;
selp.b64	%rd80, %rd79, 0, %p9;
add.s64 %rd100, %rd80, %rd78;
setp.ne.s32	%p10, %r85, 0;
@%p10 bra BB11_7;

shr.u32 %r132, %r42, 5;
mul.wide.u32 %rd81, %r132, 8;
mov.u64 %rd82, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd83, %rd82, %rd81;
st.shared.u64 [%rd83+8], %rd100;

BB11_7:
setp.eq.s32	%p1, %r42, 0;
bar.sync 0;
@!%p1 bra BB11_9;
bra.uni BB11_8;

BB11_8:
ld.shared.u64 %rd84, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s64 %rd85, %rd84, %rd100;
ld.shared.u64 %rd86, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.s64 %rd87, %rd85, %rd86;
ld.shared.u64 %rd88, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.s64 %rd100, %rd87, %rd88;

BB11_9:
setp.ne.s32	%p11, %r42, 0;
@%p11 bra BB11_11;

mul.wide.s32 %rd90, %r150, 8;
add.s64 %rd91, %rd89, %rd90;
st.global.u64 [%rd91], %rd100;

BB11_11:
bar.sync 0;
mov.u32 %r135, %nctaid.x;
add.s32 %r150, %r135, %r150;
setp.lt.s32	%p12, %r150, %r24;
@%p12 bra BB11_2;

BB11_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[120],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[20],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[20],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[120],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b16 %rs<81>;
.reg .b32 %r<176>;
.reg .b64 %rd<116>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r39, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+112];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+88];
ld.param.u32 %r35, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u32 %r49, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+112];
ld.param.u32 %r47, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+88];
ld.param.u32 %r45, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u32 %r43, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u32 %r41, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd38, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd39, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r174, %ctaid.x;
setp.ge.s32	%p2, %r174, %r28;
@%p2 bra BB12_12;

cvt.u64.u32	%rd11, %r49;
cvt.u64.u32	%rd12, %r47;
cvt.u64.u32	%rd13, %r45;
cvt.u64.u32	%rd14, %r43;
cvt.u64.u32	%rd15, %r41;
cvt.u64.u32	%rd16, %r39;
cvt.u64.u32	%rd17, %r37;
cvt.u64.u32	%rd18, %r35;
cvt.u64.u32	%rd19, %r33;
cvt.u64.u32	%rd20, %r31;

	mov.u32 %r103, %laneid;

	cvta.to.global.u64 %rd101, %rd39;

BB12_2:
mov.u32 %r50, %tid.x;
mov.u64 %rd114, 0;
setp.ge.s32	%p3, %r50, %r29;
@%p3 bra BB12_5;

mul.lo.s32 %r23, %r174, %r29;
mov.u64 %rd114, 0;
mov.u32 %r175, %r50;

BB12_4:
mov.u32 %r25, %r175;
ld.param.u32 %r173, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r172, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u64 %rd113, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r171, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r170, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u64 %rd112, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r169, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r168, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u64 %rd111, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r167, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r166, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+72];
ld.param.u64 %rd110, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+80];
ld.param.u32 %r165, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r164, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+96];
ld.param.u64 %rd109, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+104];
ld.param.u32 %r163, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r162, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd108, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r161, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r160, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u64 %rd107, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r159, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r158, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u64 %rd106, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
ld.param.u32 %r157, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r156, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+72];
ld.param.u64 %rd105, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+80];
ld.param.u32 %r155, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r154, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+96];
ld.param.u64 %rd104, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+104];
add.s32 %r51, %r25, %r23;
cvt.s64.s32	%rd46, %r51;
mul.lo.s64 %rd47, %rd104, %rd46;
cvt.u32.u64	%r52, %rd11;
shr.u64 %rd48, %rd47, %r52;
cvt.u32.u64	%r53, %rd48;
mul.lo.s32 %r54, %r53, %r154;
sub.s32 %r55, %r51, %r54;
mul.lo.s32 %r56, %r55, %r155;
cvt.s64.s32 %rd49, %rd48;
mul.lo.s64 %rd50, %rd105, %rd49;
cvt.u32.u64	%r57, %rd12;
shr.u64 %rd51, %rd50, %r57;
cvt.u32.u64	%r58, %rd51;
mul.lo.s32 %r59, %r58, %r156;
sub.s32 %r60, %r53, %r59;
mad.lo.s32 %r61, %r60, %r157, %r56;
cvt.s64.s32 %rd52, %rd51;
mul.lo.s64 %rd53, %rd106, %rd52;
cvt.u32.u64	%r62, %rd13;
shr.u64 %rd54, %rd53, %r62;
cvt.u32.u64	%r63, %rd54;
mul.lo.s32 %r64, %r63, %r158;
sub.s32 %r65, %r58, %r64;
mad.lo.s32 %r66, %r65, %r159, %r61;
cvt.s64.s32 %rd55, %rd54;
mul.lo.s64 %rd56, %rd107, %rd55;
cvt.u32.u64	%r67, %rd14;
shr.u64 %rd57, %rd56, %r67;
cvt.u32.u64	%r68, %rd57;
mul.lo.s32 %r69, %r68, %r160;
sub.s32 %r70, %r63, %r69;
mad.lo.s32 %r71, %r70, %r161, %r66;
cvt.s64.s32 %rd58, %rd57;
mul.lo.s64 %rd59, %rd108, %rd58;
cvt.u32.u64	%r72, %rd15;
shr.u64 %rd60, %rd59, %r72;
cvt.u32.u64	%r73, %rd60;
mul.lo.s32 %r74, %r73, %r162;
sub.s32 %r75, %r68, %r74;
mad.lo.s32 %r76, %r75, %r163, %r71;
cvt.s64.s32	%rd61, %r76;
mul.lo.s64 %rd62, %rd109, %rd61;
cvt.u32.u64	%r77, %rd16;
shr.u64 %rd63, %rd62, %r77;
cvt.u32.u64	%r78, %rd63;
mul.lo.s32 %r79, %r78, %r164;
sub.s32 %r80, %r76, %r79;
mul.lo.s32 %r81, %r80, %r165;
cvt.s64.s32 %rd64, %rd63;
mul.lo.s64 %rd65, %rd110, %rd64;
cvt.u32.u64	%r82, %rd17;
shr.u64 %rd66, %rd65, %r82;
cvt.u32.u64	%r83, %rd66;
mul.lo.s32 %r84, %r83, %r166;
sub.s32 %r85, %r78, %r84;
mad.lo.s32 %r86, %r85, %r167, %r81;
cvt.s64.s32 %rd67, %rd66;
mul.lo.s64 %rd68, %rd111, %rd67;
cvt.u32.u64	%r87, %rd18;
shr.u64 %rd69, %rd68, %r87;
cvt.u32.u64	%r88, %rd69;
mul.lo.s32 %r89, %r88, %r168;
sub.s32 %r90, %r83, %r89;
mad.lo.s32 %r91, %r90, %r169, %r86;
cvt.s64.s32 %rd70, %rd69;
mul.lo.s64 %rd71, %rd112, %rd70;
cvt.u32.u64	%r92, %rd19;
shr.u64 %rd72, %rd71, %r92;
cvt.u32.u64	%r93, %rd72;
mul.lo.s32 %r94, %r93, %r170;
sub.s32 %r95, %r88, %r94;
mad.lo.s32 %r96, %r95, %r171, %r91;
cvt.s64.s32 %rd73, %rd72;
mul.lo.s64 %rd74, %rd113, %rd73;
cvt.u32.u64	%r97, %rd20;
shr.u64 %rd75, %rd74, %r97;
cvt.u32.u64	%r98, %rd75;
mul.lo.s32 %r99, %r98, %r172;
sub.s32 %r100, %r93, %r99;
mad.lo.s32 %r101, %r100, %r173, %r96;
mul.wide.s32 %rd76, %r76, 8;
add.s64 %rd43, %rd37, %rd76;

	ld.global.nc.s64 %rd42, [%rd43];

	mul.wide.s32 %rd77, %r101, 8;
add.s64 %rd45, %rd38, %rd77;

	ld.global.nc.s64 %rd44, [%rd45];

	mul.lo.s64 %rd78, %rd44, %rd42;
add.s64 %rd114, %rd78, %rd114;
mov.u32 %r102, %ntid.x;
add.s32 %r26, %r102, %r25;
setp.lt.s32	%p4, %r26, %r29;
mov.u32 %r175, %r26;
@%p4 bra BB12_4;

BB12_5:
mov.b64	{%r105, %r109}, %rd114;
mov.u32 %r110, 1;
mov.u32 %r143, 31;

	shfl.down.b32 %r104, %r105, %r110, %r143;

	
	shfl.down.b32 %r108, %r109, %r110, %r143;

	mov.b64	%rd79, {%r104, %r108};
add.s32 %r144, %r103, 1;
setp.lt.s32	%p5, %r144, 32;
selp.b64	%rd80, %rd79, 0, %p5;
add.s64 %rd81, %rd80, %rd114;
mov.b64	{%r113, %r117}, %rd81;
mov.u32 %r118, 2;

	shfl.down.b32 %r112, %r113, %r118, %r143;

	
	shfl.down.b32 %r116, %r117, %r118, %r143;

	mov.b64	%rd82, {%r112, %r116};
add.s32 %r145, %r103, 2;
setp.lt.s32	%p6, %r145, 32;
selp.b64	%rd83, %rd82, 0, %p6;
add.s64 %rd84, %rd83, %rd81;
mov.b64	{%r121, %r125}, %rd84;
mov.u32 %r126, 4;

	shfl.down.b32 %r120, %r121, %r126, %r143;

	
	shfl.down.b32 %r124, %r125, %r126, %r143;

	mov.b64	%rd85, {%r120, %r124};
add.s32 %r146, %r103, 4;
setp.lt.s32	%p7, %r146, 32;
selp.b64	%rd86, %rd85, 0, %p7;
add.s64 %rd87, %rd86, %rd84;
mov.b64	{%r129, %r133}, %rd87;
mov.u32 %r134, 8;

	shfl.down.b32 %r128, %r129, %r134, %r143;

	
	shfl.down.b32 %r132, %r133, %r134, %r143;

	mov.b64	%rd88, {%r128, %r132};
add.s32 %r147, %r103, 8;
setp.lt.s32	%p8, %r147, 32;
selp.b64	%rd89, %rd88, 0, %p8;
add.s64 %rd90, %rd89, %rd87;
mov.b64	{%r137, %r141}, %rd90;
mov.u32 %r142, 16;

	shfl.down.b32 %r136, %r137, %r142, %r143;

	
	shfl.down.b32 %r140, %r141, %r142, %r143;

	mov.b64	%rd91, {%r136, %r140};
add.s32 %r148, %r103, 16;
setp.lt.s32	%p9, %r148, 32;
selp.b64	%rd92, %rd91, 0, %p9;
add.s64 %rd115, %rd92, %rd90;
setp.ne.s32	%p10, %r103, 0;
@%p10 bra BB12_7;

shr.u32 %r150, %r50, 5;
mul.wide.u32 %rd93, %r150, 8;
mov.u64 %rd94, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd95, %rd94, %rd93;
st.shared.u64 [%rd95+8], %rd115;

BB12_7:
setp.eq.s32	%p1, %r50, 0;
bar.sync 0;
@!%p1 bra BB12_9;
bra.uni BB12_8;

BB12_8:
ld.shared.u64 %rd96, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s64 %rd97, %rd96, %rd115;
ld.shared.u64 %rd98, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.s64 %rd99, %rd97, %rd98;
ld.shared.u64 %rd100, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.s64 %rd115, %rd99, %rd100;

BB12_9:
setp.ne.s32	%p11, %r50, 0;
@%p11 bra BB12_11;

mul.wide.s32 %rd102, %r174, 8;
add.s64 %rd103, %rd101, %rd102;
st.global.u64 [%rd103], %rd115;

BB12_11:
bar.sync 0;
mov.u32 %r153, %nctaid.x;
add.s32 %r174, %r153, %r174;
setp.lt.s32	%p12, %r174, %r28;
@%p12 bra BB12_2;

BB12_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[144],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[24],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[24],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[144],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b32 %r<176>;
.reg .b64 %rd<112>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r32, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd35, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd2+8];
ld.param.u64 %rd10, [%rd2+32];
ld.param.u64 %rd11, [%rd2+56];
ld.param.u64 %rd12, [%rd2+80];
ld.param.u64 %rd13, [%rd2+104];
ld.param.u64 %rd14, [%rd2+128];
mov.u32 %r174, %ctaid.x;
setp.ge.s32	%p2, %r174, %r32;
@%p2 bra BB13_12;

ld.param.u32 %rd15, [%rd2+136];
ld.param.u32 %rd16, [%rd2+112];
ld.param.u32 %rd17, [%rd2+88];
ld.param.u32 %rd18, [%rd2+64];
ld.param.u32 %rd19, [%rd2+40];
ld.param.u32 %rd20, [%rd2+16];
ld.param.u32 %rd21, [%rd1+136];
ld.param.u32 %rd22, [%rd1+112];
ld.param.u32 %rd23, [%rd1+88];
ld.param.u32 %rd24, [%rd1+64];
ld.param.u32 %rd25, [%rd1+40];
ld.param.u32 %rd26, [%rd1+16];

	mov.u32 %r97, %laneid;

	cvta.to.global.u64 %rd103, %rd35;

BB13_2:
mov.u32 %r34, %tid.x;
mov.u64 %rd110, 0;
setp.ge.s32	%p3, %r34, %r33;
@%p3 bra BB13_5;

mov.u64 %rd110, 0;
mov.u32 %r175, %r34;

BB13_4:
mov.u32 %r29, %r175;
mul.lo.s32 %r173, %r174, %r33;
mov.u64 %rd109, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd108, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd107, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd106, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r172, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r171, [%rd108];
ld.param.u32 %r170, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r169, [%rd108+24];
ld.param.u32 %r168, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r167, [%rd108+48];
ld.param.u32 %r166, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r165, [%rd108+72];
ld.param.u32 %r164, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r163, [%rd108+96];
ld.param.u32 %r162, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r161, [%rd108+120];
ld.param.u32 %r160, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r159, [%rd109];
ld.param.u32 %r158, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r157, [%rd109+24];
ld.param.u32 %r156, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r155, [%rd109+48];
ld.param.u32 %r154, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r153, [%rd109+72];
ld.param.u32 %r152, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r151, [%rd109+96];
ld.param.u32 %r150, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r149, [%rd109+120];
add.s32 %r35, %r29, %r173;
cvt.s64.s32	%rd42, %r35;
mul.lo.s64 %rd43, %rd14, %rd42;
cvt.u32.u64	%r36, %rd15;
shr.u64 %rd44, %rd43, %r36;
cvt.u32.u64	%r37, %rd44;
mul.lo.s32 %r38, %r37, %r149;
sub.s32 %r39, %r35, %r38;
mul.lo.s32 %r40, %r39, %r150;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd13, %rd45;
cvt.u32.u64	%r41, %rd16;
shr.u64 %rd47, %rd46, %r41;
cvt.u32.u64	%r42, %rd47;
mul.lo.s32 %r43, %r42, %r151;
sub.s32 %r44, %r37, %r43;
mad.lo.s32 %r45, %r44, %r152, %r40;
cvt.s64.s32 %rd48, %rd47;
mul.lo.s64 %rd49, %rd12, %rd48;
cvt.u32.u64	%r46, %rd17;
shr.u64 %rd50, %rd49, %r46;
cvt.u32.u64	%r47, %rd50;
mul.lo.s32 %r48, %r47, %r153;
sub.s32 %r49, %r42, %r48;
mad.lo.s32 %r50, %r49, %r154, %r45;
cvt.s64.s32 %rd51, %rd50;
mul.lo.s64 %rd52, %rd11, %rd51;
cvt.u32.u64	%r51, %rd18;
shr.u64 %rd53, %rd52, %r51;
cvt.u32.u64	%r52, %rd53;
mul.lo.s32 %r53, %r52, %r155;
sub.s32 %r54, %r47, %r53;
mad.lo.s32 %r55, %r54, %r156, %r50;
cvt.s64.s32 %rd54, %rd53;
mul.lo.s64 %rd55, %rd10, %rd54;
cvt.u32.u64	%r56, %rd19;
shr.u64 %rd56, %rd55, %r56;
cvt.u32.u64	%r57, %rd56;
mul.lo.s32 %r58, %r57, %r157;
sub.s32 %r59, %r52, %r58;
mad.lo.s32 %r60, %r59, %r158, %r55;
cvt.s64.s32 %rd57, %rd56;
mul.lo.s64 %rd58, %rd9, %rd57;
cvt.u32.u64	%r61, %rd20;
shr.u64 %rd59, %rd58, %r61;
cvt.u32.u64	%r62, %rd59;
mul.lo.s32 %r63, %r62, %r159;
sub.s32 %r64, %r57, %r63;
mad.lo.s32 %r65, %r64, %r160, %r60;
cvt.s64.s32	%rd60, %r65;
mul.lo.s64 %rd61, %rd8, %rd60;
cvt.u32.u64	%r66, %rd21;
shr.u64 %rd62, %rd61, %r66;
cvt.u32.u64	%r67, %rd62;
mul.lo.s32 %r68, %r67, %r161;
sub.s32 %r69, %r65, %r68;
mul.lo.s32 %r70, %r69, %r162;
cvt.s64.s32 %rd63, %rd62;
mul.lo.s64 %rd64, %rd7, %rd63;
cvt.u32.u64	%r71, %rd22;
shr.u64 %rd65, %rd64, %r71;
cvt.u32.u64	%r72, %rd65;
mul.lo.s32 %r73, %r72, %r163;
sub.s32 %r74, %r67, %r73;
mad.lo.s32 %r75, %r74, %r164, %r70;
cvt.s64.s32 %rd66, %rd65;
mul.lo.s64 %rd67, %rd6, %rd66;
cvt.u32.u64	%r76, %rd23;
shr.u64 %rd68, %rd67, %r76;
cvt.u32.u64	%r77, %rd68;
mul.lo.s32 %r78, %r77, %r165;
sub.s32 %r79, %r72, %r78;
mad.lo.s32 %r80, %r79, %r166, %r75;
cvt.s64.s32 %rd69, %rd68;
mul.lo.s64 %rd70, %rd5, %rd69;
cvt.u32.u64	%r81, %rd24;
shr.u64 %rd71, %rd70, %r81;
cvt.u32.u64	%r82, %rd71;
mul.lo.s32 %r83, %r82, %r167;
sub.s32 %r84, %r77, %r83;
mad.lo.s32 %r85, %r84, %r168, %r80;
cvt.s64.s32 %rd72, %rd71;
mul.lo.s64 %rd73, %rd4, %rd72;
cvt.u32.u64	%r86, %rd25;
shr.u64 %rd74, %rd73, %r86;
cvt.u32.u64	%r87, %rd74;
mul.lo.s32 %r88, %r87, %r169;
sub.s32 %r89, %r82, %r88;
mad.lo.s32 %r90, %r89, %r170, %r85;
cvt.s64.s32 %rd75, %rd74;
mul.lo.s64 %rd76, %rd3, %rd75;
cvt.u32.u64	%r91, %rd26;
shr.u64 %rd77, %rd76, %r91;
cvt.u32.u64	%r92, %rd77;
mul.lo.s32 %r93, %r92, %r171;
sub.s32 %r94, %r87, %r93;
mad.lo.s32 %r95, %r94, %r172, %r90;
mul.wide.s32 %rd78, %r65, 8;
add.s64 %rd39, %rd106, %rd78;

	ld.global.nc.s64 %rd38, [%rd39];

	mul.wide.s32 %rd79, %r95, 8;
add.s64 %rd41, %rd107, %rd79;

	ld.global.nc.s64 %rd40, [%rd41];

	mul.lo.s64 %rd80, %rd40, %rd38;
add.s64 %rd110, %rd80, %rd110;
mov.u32 %r96, %ntid.x;
add.s32 %r30, %r96, %r29;
setp.lt.s32	%p4, %r30, %r33;
mov.u32 %r175, %r30;
@%p4 bra BB13_4;

BB13_5:
mov.b64	{%r99, %r103}, %rd110;
mov.u32 %r104, 1;
mov.u32 %r137, 31;

	shfl.down.b32 %r98, %r99, %r104, %r137;

	
	shfl.down.b32 %r102, %r103, %r104, %r137;

	mov.b64	%rd81, {%r98, %r102};
add.s32 %r138, %r97, 1;
setp.lt.s32	%p5, %r138, 32;
selp.b64	%rd82, %rd81, 0, %p5;
add.s64 %rd83, %rd82, %rd110;
mov.b64	{%r107, %r111}, %rd83;
mov.u32 %r112, 2;

	shfl.down.b32 %r106, %r107, %r112, %r137;

	
	shfl.down.b32 %r110, %r111, %r112, %r137;

	mov.b64	%rd84, {%r106, %r110};
add.s32 %r139, %r97, 2;
setp.lt.s32	%p6, %r139, 32;
selp.b64	%rd85, %rd84, 0, %p6;
add.s64 %rd86, %rd85, %rd83;
mov.b64	{%r115, %r119}, %rd86;
mov.u32 %r120, 4;

	shfl.down.b32 %r114, %r115, %r120, %r137;

	
	shfl.down.b32 %r118, %r119, %r120, %r137;

	mov.b64	%rd87, {%r114, %r118};
add.s32 %r140, %r97, 4;
setp.lt.s32	%p7, %r140, 32;
selp.b64	%rd88, %rd87, 0, %p7;
add.s64 %rd89, %rd88, %rd86;
mov.b64	{%r123, %r127}, %rd89;
mov.u32 %r128, 8;

	shfl.down.b32 %r122, %r123, %r128, %r137;

	
	shfl.down.b32 %r126, %r127, %r128, %r137;

	mov.b64	%rd90, {%r122, %r126};
add.s32 %r141, %r97, 8;
setp.lt.s32	%p8, %r141, 32;
selp.b64	%rd91, %rd90, 0, %p8;
add.s64 %rd92, %rd91, %rd89;
mov.b64	{%r131, %r135}, %rd92;
mov.u32 %r136, 16;

	shfl.down.b32 %r130, %r131, %r136, %r137;

	
	shfl.down.b32 %r134, %r135, %r136, %r137;

	mov.b64	%rd93, {%r130, %r134};
add.s32 %r142, %r97, 16;
setp.lt.s32	%p9, %r142, 32;
selp.b64	%rd94, %rd93, 0, %p9;
add.s64 %rd111, %rd94, %rd92;
setp.ne.s32	%p10, %r97, 0;
@%p10 bra BB13_7;

shr.u32 %r144, %r34, 5;
mul.wide.u32 %rd95, %r144, 8;
mov.u64 %rd96, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd97, %rd96, %rd95;
st.shared.u64 [%rd97+8], %rd111;

BB13_7:
setp.eq.s32	%p1, %r34, 0;
bar.sync 0;
@!%p1 bra BB13_9;
bra.uni BB13_8;

BB13_8:
ld.shared.u64 %rd98, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s64 %rd99, %rd98, %rd111;
ld.shared.u64 %rd100, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.s64 %rd101, %rd99, %rd100;
ld.shared.u64 %rd102, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.s64 %rd111, %rd101, %rd102;

BB13_9:
setp.ne.s32	%p11, %r34, 0;
@%p11 bra BB13_11;

mul.wide.s32 %rd104, %r174, 8;
add.s64 %rd105, %rd103, %rd104;
st.global.u64 [%rd105], %rd111;

BB13_11:
bar.sync 0;
ld.param.u32 %r148, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r147, %nctaid.x;
add.s32 %r174, %r147, %r174;
setp.lt.s32	%p12, %r174, %r148;
@%p12 bra BB13_2;

BB13_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[168],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[28],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[28],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[168],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b32 %r<194>;
.reg .b64 %rd<122>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r36, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd39, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd1+152];
ld.param.u64 %rd10, [%rd2+8];
ld.param.u64 %rd11, [%rd2+32];
ld.param.u64 %rd12, [%rd2+56];
ld.param.u64 %rd13, [%rd2+80];
ld.param.u64 %rd14, [%rd2+104];
ld.param.u64 %rd15, [%rd2+128];
ld.param.u64 %rd16, [%rd2+152];
mov.u32 %r192, %ctaid.x;
setp.ge.s32	%p2, %r192, %r36;
@%p2 bra BB14_12;

ld.param.u32 %rd17, [%rd2+160];
ld.param.u32 %rd18, [%rd2+136];
ld.param.u32 %rd19, [%rd2+112];
ld.param.u32 %rd20, [%rd2+88];
ld.param.u32 %rd21, [%rd2+64];
ld.param.u32 %rd22, [%rd2+40];
ld.param.u32 %rd23, [%rd2+16];
ld.param.u32 %rd24, [%rd1+160];
ld.param.u32 %rd25, [%rd1+136];
ld.param.u32 %rd26, [%rd1+112];
ld.param.u32 %rd27, [%rd1+88];
ld.param.u32 %rd28, [%rd1+64];
ld.param.u32 %rd29, [%rd1+40];
ld.param.u32 %rd30, [%rd1+16];

	mov.u32 %r111, %laneid;

	cvta.to.global.u64 %rd113, %rd39;

BB14_2:
mov.u32 %r38, %tid.x;
mov.u64 %rd120, 0;
setp.ge.s32	%p3, %r38, %r37;
@%p3 bra BB14_5;

mov.u64 %rd120, 0;
mov.u32 %r193, %r38;

BB14_4:
mov.u32 %r33, %r193;
mul.lo.s32 %r191, %r192, %r37;
mov.u64 %rd119, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd118, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd117, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd116, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r190, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r189, [%rd118];
ld.param.u32 %r188, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r187, [%rd118+24];
ld.param.u32 %r186, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r185, [%rd118+48];
ld.param.u32 %r184, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r183, [%rd118+72];
ld.param.u32 %r182, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r181, [%rd118+96];
ld.param.u32 %r180, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r179, [%rd118+120];
ld.param.u32 %r178, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+24];
ld.param.u32 %r177, [%rd118+144];
ld.param.u32 %r176, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r175, [%rd119];
ld.param.u32 %r174, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r173, [%rd119+24];
ld.param.u32 %r172, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r171, [%rd119+48];
ld.param.u32 %r170, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r169, [%rd119+72];
ld.param.u32 %r168, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r167, [%rd119+96];
ld.param.u32 %r166, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r165, [%rd119+120];
ld.param.u32 %r164, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+24];
ld.param.u32 %r163, [%rd119+144];
add.s32 %r39, %r33, %r191;
cvt.s64.s32	%rd46, %r39;
mul.lo.s64 %rd47, %rd16, %rd46;
cvt.u32.u64	%r40, %rd17;
shr.u64 %rd48, %rd47, %r40;
cvt.u32.u64	%r41, %rd48;
mul.lo.s32 %r42, %r41, %r163;
sub.s32 %r43, %r39, %r42;
mul.lo.s32 %r44, %r43, %r164;
cvt.s64.s32 %rd49, %rd48;
mul.lo.s64 %rd50, %rd15, %rd49;
cvt.u32.u64	%r45, %rd18;
shr.u64 %rd51, %rd50, %r45;
cvt.u32.u64	%r46, %rd51;
mul.lo.s32 %r47, %r46, %r165;
sub.s32 %r48, %r41, %r47;
mad.lo.s32 %r49, %r48, %r166, %r44;
cvt.s64.s32 %rd52, %rd51;
mul.lo.s64 %rd53, %rd14, %rd52;
cvt.u32.u64	%r50, %rd19;
shr.u64 %rd54, %rd53, %r50;
cvt.u32.u64	%r51, %rd54;
mul.lo.s32 %r52, %r51, %r167;
sub.s32 %r53, %r46, %r52;
mad.lo.s32 %r54, %r53, %r168, %r49;
cvt.s64.s32 %rd55, %rd54;
mul.lo.s64 %rd56, %rd13, %rd55;
cvt.u32.u64	%r55, %rd20;
shr.u64 %rd57, %rd56, %r55;
cvt.u32.u64	%r56, %rd57;
mul.lo.s32 %r57, %r56, %r169;
sub.s32 %r58, %r51, %r57;
mad.lo.s32 %r59, %r58, %r170, %r54;
cvt.s64.s32 %rd58, %rd57;
mul.lo.s64 %rd59, %rd12, %rd58;
cvt.u32.u64	%r60, %rd21;
shr.u64 %rd60, %rd59, %r60;
cvt.u32.u64	%r61, %rd60;
mul.lo.s32 %r62, %r61, %r171;
sub.s32 %r63, %r56, %r62;
mad.lo.s32 %r64, %r63, %r172, %r59;
cvt.s64.s32 %rd61, %rd60;
mul.lo.s64 %rd62, %rd11, %rd61;
cvt.u32.u64	%r65, %rd22;
shr.u64 %rd63, %rd62, %r65;
cvt.u32.u64	%r66, %rd63;
mul.lo.s32 %r67, %r66, %r173;
sub.s32 %r68, %r61, %r67;
mad.lo.s32 %r69, %r68, %r174, %r64;
cvt.s64.s32 %rd64, %rd63;
mul.lo.s64 %rd65, %rd10, %rd64;
cvt.u32.u64	%r70, %rd23;
shr.u64 %rd66, %rd65, %r70;
cvt.u32.u64	%r71, %rd66;
mul.lo.s32 %r72, %r71, %r175;
sub.s32 %r73, %r66, %r72;
mad.lo.s32 %r74, %r73, %r176, %r69;
cvt.s64.s32	%rd67, %r74;
mul.lo.s64 %rd68, %rd9, %rd67;
cvt.u32.u64	%r75, %rd24;
shr.u64 %rd69, %rd68, %r75;
cvt.u32.u64	%r76, %rd69;
mul.lo.s32 %r77, %r76, %r177;
sub.s32 %r78, %r74, %r77;
mul.lo.s32 %r79, %r78, %r178;
cvt.s64.s32 %rd70, %rd69;
mul.lo.s64 %rd71, %rd8, %rd70;
cvt.u32.u64	%r80, %rd25;
shr.u64 %rd72, %rd71, %r80;
cvt.u32.u64	%r81, %rd72;
mul.lo.s32 %r82, %r81, %r179;
sub.s32 %r83, %r76, %r82;
mad.lo.s32 %r84, %r83, %r180, %r79;
cvt.s64.s32 %rd73, %rd72;
mul.lo.s64 %rd74, %rd7, %rd73;
cvt.u32.u64	%r85, %rd26;
shr.u64 %rd75, %rd74, %r85;
cvt.u32.u64	%r86, %rd75;
mul.lo.s32 %r87, %r86, %r181;
sub.s32 %r88, %r81, %r87;
mad.lo.s32 %r89, %r88, %r182, %r84;
cvt.s64.s32 %rd76, %rd75;
mul.lo.s64 %rd77, %rd6, %rd76;
cvt.u32.u64	%r90, %rd27;
shr.u64 %rd78, %rd77, %r90;
cvt.u32.u64	%r91, %rd78;
mul.lo.s32 %r92, %r91, %r183;
sub.s32 %r93, %r86, %r92;
mad.lo.s32 %r94, %r93, %r184, %r89;
cvt.s64.s32 %rd79, %rd78;
mul.lo.s64 %rd80, %rd5, %rd79;
cvt.u32.u64	%r95, %rd28;
shr.u64 %rd81, %rd80, %r95;
cvt.u32.u64	%r96, %rd81;
mul.lo.s32 %r97, %r96, %r185;
sub.s32 %r98, %r91, %r97;
mad.lo.s32 %r99, %r98, %r186, %r94;
cvt.s64.s32 %rd82, %rd81;
mul.lo.s64 %rd83, %rd4, %rd82;
cvt.u32.u64	%r100, %rd29;
shr.u64 %rd84, %rd83, %r100;
cvt.u32.u64	%r101, %rd84;
mul.lo.s32 %r102, %r101, %r187;
sub.s32 %r103, %r96, %r102;
mad.lo.s32 %r104, %r103, %r188, %r99;
cvt.s64.s32 %rd85, %rd84;
mul.lo.s64 %rd86, %rd3, %rd85;
cvt.u32.u64	%r105, %rd30;
shr.u64 %rd87, %rd86, %r105;
cvt.u32.u64	%r106, %rd87;
mul.lo.s32 %r107, %r106, %r189;
sub.s32 %r108, %r101, %r107;
mad.lo.s32 %r109, %r108, %r190, %r104;
mul.wide.s32 %rd88, %r74, 8;
add.s64 %rd43, %rd116, %rd88;

	ld.global.nc.s64 %rd42, [%rd43];

	mul.wide.s32 %rd89, %r109, 8;
add.s64 %rd45, %rd117, %rd89;

	ld.global.nc.s64 %rd44, [%rd45];

	mul.lo.s64 %rd90, %rd44, %rd42;
add.s64 %rd120, %rd90, %rd120;
mov.u32 %r110, %ntid.x;
add.s32 %r34, %r110, %r33;
setp.lt.s32	%p4, %r34, %r37;
mov.u32 %r193, %r34;
@%p4 bra BB14_4;

BB14_5:
mov.b64	{%r113, %r117}, %rd120;
mov.u32 %r118, 1;
mov.u32 %r151, 31;

	shfl.down.b32 %r112, %r113, %r118, %r151;

	
	shfl.down.b32 %r116, %r117, %r118, %r151;

	mov.b64	%rd91, {%r112, %r116};
add.s32 %r152, %r111, 1;
setp.lt.s32	%p5, %r152, 32;
selp.b64	%rd92, %rd91, 0, %p5;
add.s64 %rd93, %rd92, %rd120;
mov.b64	{%r121, %r125}, %rd93;
mov.u32 %r126, 2;

	shfl.down.b32 %r120, %r121, %r126, %r151;

	
	shfl.down.b32 %r124, %r125, %r126, %r151;

	mov.b64	%rd94, {%r120, %r124};
add.s32 %r153, %r111, 2;
setp.lt.s32	%p6, %r153, 32;
selp.b64	%rd95, %rd94, 0, %p6;
add.s64 %rd96, %rd95, %rd93;
mov.b64	{%r129, %r133}, %rd96;
mov.u32 %r134, 4;

	shfl.down.b32 %r128, %r129, %r134, %r151;

	
	shfl.down.b32 %r132, %r133, %r134, %r151;

	mov.b64	%rd97, {%r128, %r132};
add.s32 %r154, %r111, 4;
setp.lt.s32	%p7, %r154, 32;
selp.b64	%rd98, %rd97, 0, %p7;
add.s64 %rd99, %rd98, %rd96;
mov.b64	{%r137, %r141}, %rd99;
mov.u32 %r142, 8;

	shfl.down.b32 %r136, %r137, %r142, %r151;

	
	shfl.down.b32 %r140, %r141, %r142, %r151;

	mov.b64	%rd100, {%r136, %r140};
add.s32 %r155, %r111, 8;
setp.lt.s32	%p8, %r155, 32;
selp.b64	%rd101, %rd100, 0, %p8;
add.s64 %rd102, %rd101, %rd99;
mov.b64	{%r145, %r149}, %rd102;
mov.u32 %r150, 16;

	shfl.down.b32 %r144, %r145, %r150, %r151;

	
	shfl.down.b32 %r148, %r149, %r150, %r151;

	mov.b64	%rd103, {%r144, %r148};
add.s32 %r156, %r111, 16;
setp.lt.s32	%p9, %r156, 32;
selp.b64	%rd104, %rd103, 0, %p9;
add.s64 %rd121, %rd104, %rd102;
setp.ne.s32	%p10, %r111, 0;
@%p10 bra BB14_7;

shr.u32 %r158, %r38, 5;
mul.wide.u32 %rd105, %r158, 8;
mov.u64 %rd106, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd107, %rd106, %rd105;
st.shared.u64 [%rd107+8], %rd121;

BB14_7:
setp.eq.s32	%p1, %r38, 0;
bar.sync 0;
@!%p1 bra BB14_9;
bra.uni BB14_8;

BB14_8:
ld.shared.u64 %rd108, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s64 %rd109, %rd108, %rd121;
ld.shared.u64 %rd110, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.s64 %rd111, %rd109, %rd110;
ld.shared.u64 %rd112, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.s64 %rd121, %rd111, %rd112;

BB14_9:
setp.ne.s32	%p11, %r38, 0;
@%p11 bra BB14_11;

mul.wide.s32 %rd114, %r192, 8;
add.s64 %rd115, %rd113, %rd114;
st.global.u64 [%rd115], %rd121;

BB14_11:
bar.sync 0;
ld.param.u32 %r162, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r161, %nctaid.x;
add.s32 %r192, %r161, %r192;
setp.lt.s32	%p12, %r192, %r162;
@%p12 bra BB14_2;

BB14_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[192],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[32],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[32],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[192],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<13>;
.reg .b32 %r<212>;
.reg .b64 %rd<132>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r40, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r41, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd43, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd1+152];
ld.param.u64 %rd10, [%rd1+176];
ld.param.u64 %rd11, [%rd2+8];
ld.param.u64 %rd12, [%rd2+32];
ld.param.u64 %rd13, [%rd2+56];
ld.param.u64 %rd14, [%rd2+80];
ld.param.u64 %rd15, [%rd2+104];
ld.param.u64 %rd16, [%rd2+128];
ld.param.u64 %rd17, [%rd2+152];
ld.param.u64 %rd18, [%rd2+176];
mov.u32 %r210, %ctaid.x;
setp.ge.s32	%p2, %r210, %r40;
@%p2 bra BB15_12;

ld.param.u32 %rd19, [%rd2+184];
ld.param.u32 %rd20, [%rd2+160];
ld.param.u32 %rd21, [%rd2+136];
ld.param.u32 %rd22, [%rd2+112];
ld.param.u32 %rd23, [%rd2+88];
ld.param.u32 %rd24, [%rd2+64];
ld.param.u32 %rd25, [%rd2+40];
ld.param.u32 %rd26, [%rd2+16];
ld.param.u32 %rd27, [%rd1+184];
ld.param.u32 %rd28, [%rd1+160];
ld.param.u32 %rd29, [%rd1+136];
ld.param.u32 %rd30, [%rd1+112];
ld.param.u32 %rd31, [%rd1+88];
ld.param.u32 %rd32, [%rd1+64];
ld.param.u32 %rd33, [%rd1+40];
ld.param.u32 %rd34, [%rd1+16];

	mov.u32 %r125, %laneid;

	cvta.to.global.u64 %rd123, %rd43;

BB15_2:
mov.u32 %r42, %tid.x;
mov.u64 %rd130, 0;
setp.ge.s32	%p3, %r42, %r41;
@%p3 bra BB15_5;

mov.u64 %rd130, 0;
mov.u32 %r211, %r42;

BB15_4:
mov.u32 %r37, %r211;
mov.u64 %rd129, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd128, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd127, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd126, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r209, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r208, [%rd128];
ld.param.u32 %r207, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r206, [%rd128+24];
ld.param.u32 %r205, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r204, [%rd128+48];
ld.param.u32 %r203, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r202, [%rd128+72];
ld.param.u32 %r201, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r200, [%rd128+96];
ld.param.u32 %r199, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r198, [%rd128+120];
ld.param.u32 %r197, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+24];
ld.param.u32 %r196, [%rd128+144];
ld.param.u32 %r195, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+28];
ld.param.u32 %r194, [%rd128+168];
ld.param.u32 %r193, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r192, [%rd129];
ld.param.u32 %r191, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r190, [%rd129+24];
ld.param.u32 %r189, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r188, [%rd129+48];
ld.param.u32 %r187, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r186, [%rd129+72];
ld.param.u32 %r185, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r184, [%rd129+96];
ld.param.u32 %r183, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r182, [%rd129+120];
ld.param.u32 %r181, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+24];
ld.param.u32 %r180, [%rd129+144];
ld.param.u32 %r179, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+28];
ld.param.u32 %r178, [%rd129+168];
mul.lo.s32 %r177, %r210, %r41;
add.s32 %r43, %r37, %r177;
cvt.s64.s32	%rd50, %r43;
mul.lo.s64 %rd51, %rd18, %rd50;
cvt.u32.u64	%r44, %rd19;
shr.u64 %rd52, %rd51, %r44;
cvt.u32.u64	%r45, %rd52;
mul.lo.s32 %r46, %r45, %r178;
sub.s32 %r47, %r43, %r46;
mul.lo.s32 %r48, %r47, %r179;
cvt.s64.s32 %rd53, %rd52;
mul.lo.s64 %rd54, %rd17, %rd53;
cvt.u32.u64	%r49, %rd20;
shr.u64 %rd55, %rd54, %r49;
cvt.u32.u64	%r50, %rd55;
mul.lo.s32 %r51, %r50, %r180;
sub.s32 %r52, %r45, %r51;
mad.lo.s32 %r53, %r52, %r181, %r48;
cvt.s64.s32 %rd56, %rd55;
mul.lo.s64 %rd57, %rd16, %rd56;
cvt.u32.u64	%r54, %rd21;
shr.u64 %rd58, %rd57, %r54;
cvt.u32.u64	%r55, %rd58;
mul.lo.s32 %r56, %r55, %r182;
sub.s32 %r57, %r50, %r56;
mad.lo.s32 %r58, %r57, %r183, %r53;
cvt.s64.s32 %rd59, %rd58;
mul.lo.s64 %rd60, %rd15, %rd59;
cvt.u32.u64	%r59, %rd22;
shr.u64 %rd61, %rd60, %r59;
cvt.u32.u64	%r60, %rd61;
mul.lo.s32 %r61, %r60, %r184;
sub.s32 %r62, %r55, %r61;
mad.lo.s32 %r63, %r62, %r185, %r58;
cvt.s64.s32 %rd62, %rd61;
mul.lo.s64 %rd63, %rd14, %rd62;
cvt.u32.u64	%r64, %rd23;
shr.u64 %rd64, %rd63, %r64;
cvt.u32.u64	%r65, %rd64;
mul.lo.s32 %r66, %r65, %r186;
sub.s32 %r67, %r60, %r66;
mad.lo.s32 %r68, %r67, %r187, %r63;
cvt.s64.s32 %rd65, %rd64;
mul.lo.s64 %rd66, %rd13, %rd65;
cvt.u32.u64	%r69, %rd24;
shr.u64 %rd67, %rd66, %r69;
cvt.u32.u64	%r70, %rd67;
mul.lo.s32 %r71, %r70, %r188;
sub.s32 %r72, %r65, %r71;
mad.lo.s32 %r73, %r72, %r189, %r68;
cvt.s64.s32 %rd68, %rd67;
mul.lo.s64 %rd69, %rd12, %rd68;
cvt.u32.u64	%r74, %rd25;
shr.u64 %rd70, %rd69, %r74;
cvt.u32.u64	%r75, %rd70;
mul.lo.s32 %r76, %r75, %r190;
sub.s32 %r77, %r70, %r76;
mad.lo.s32 %r78, %r77, %r191, %r73;
cvt.s64.s32 %rd71, %rd70;
mul.lo.s64 %rd72, %rd11, %rd71;
cvt.u32.u64	%r79, %rd26;
shr.u64 %rd73, %rd72, %r79;
cvt.u32.u64	%r80, %rd73;
mul.lo.s32 %r81, %r80, %r192;
sub.s32 %r82, %r75, %r81;
mad.lo.s32 %r83, %r82, %r193, %r78;
cvt.s64.s32	%rd74, %r83;
mul.lo.s64 %rd75, %rd10, %rd74;
cvt.u32.u64	%r84, %rd27;
shr.u64 %rd76, %rd75, %r84;
cvt.u32.u64	%r85, %rd76;
mul.lo.s32 %r86, %r85, %r194;
sub.s32 %r87, %r83, %r86;
mul.lo.s32 %r88, %r87, %r195;
cvt.s64.s32 %rd77, %rd76;
mul.lo.s64 %rd78, %rd9, %rd77;
cvt.u32.u64	%r89, %rd28;
shr.u64 %rd79, %rd78, %r89;
cvt.u32.u64	%r90, %rd79;
mul.lo.s32 %r91, %r90, %r196;
sub.s32 %r92, %r85, %r91;
mad.lo.s32 %r93, %r92, %r197, %r88;
cvt.s64.s32 %rd80, %rd79;
mul.lo.s64 %rd81, %rd8, %rd80;
cvt.u32.u64	%r94, %rd29;
shr.u64 %rd82, %rd81, %r94;
cvt.u32.u64	%r95, %rd82;
mul.lo.s32 %r96, %r95, %r198;
sub.s32 %r97, %r90, %r96;
mad.lo.s32 %r98, %r97, %r199, %r93;
cvt.s64.s32 %rd83, %rd82;
mul.lo.s64 %rd84, %rd7, %rd83;
cvt.u32.u64	%r99, %rd30;
shr.u64 %rd85, %rd84, %r99;
cvt.u32.u64	%r100, %rd85;
mul.lo.s32 %r101, %r100, %r200;
sub.s32 %r102, %r95, %r101;
mad.lo.s32 %r103, %r102, %r201, %r98;
cvt.s64.s32 %rd86, %rd85;
mul.lo.s64 %rd87, %rd6, %rd86;
cvt.u32.u64	%r104, %rd31;
shr.u64 %rd88, %rd87, %r104;
cvt.u32.u64	%r105, %rd88;
mul.lo.s32 %r106, %r105, %r202;
sub.s32 %r107, %r100, %r106;
mad.lo.s32 %r108, %r107, %r203, %r103;
cvt.s64.s32 %rd89, %rd88;
mul.lo.s64 %rd90, %rd5, %rd89;
cvt.u32.u64	%r109, %rd32;
shr.u64 %rd91, %rd90, %r109;
cvt.u32.u64	%r110, %rd91;
mul.lo.s32 %r111, %r110, %r204;
sub.s32 %r112, %r105, %r111;
mad.lo.s32 %r113, %r112, %r205, %r108;
cvt.s64.s32 %rd92, %rd91;
mul.lo.s64 %rd93, %rd4, %rd92;
cvt.u32.u64	%r114, %rd33;
shr.u64 %rd94, %rd93, %r114;
cvt.u32.u64	%r115, %rd94;
mul.lo.s32 %r116, %r115, %r206;
sub.s32 %r117, %r110, %r116;
mad.lo.s32 %r118, %r117, %r207, %r113;
cvt.s64.s32 %rd95, %rd94;
mul.lo.s64 %rd96, %rd3, %rd95;
cvt.u32.u64	%r119, %rd34;
shr.u64 %rd97, %rd96, %r119;
cvt.u32.u64	%r120, %rd97;
mul.lo.s32 %r121, %r120, %r208;
sub.s32 %r122, %r115, %r121;
mad.lo.s32 %r123, %r122, %r209, %r118;
mul.wide.s32 %rd98, %r83, 8;
add.s64 %rd47, %rd126, %rd98;

	ld.global.nc.s64 %rd46, [%rd47];

	mul.wide.s32 %rd99, %r123, 8;
add.s64 %rd49, %rd127, %rd99;

	ld.global.nc.s64 %rd48, [%rd49];

	mul.lo.s64 %rd100, %rd48, %rd46;
add.s64 %rd130, %rd100, %rd130;
mov.u32 %r124, %ntid.x;
add.s32 %r38, %r124, %r37;
setp.lt.s32	%p4, %r38, %r41;
mov.u32 %r211, %r38;
@%p4 bra BB15_4;

BB15_5:
mov.b64	{%r127, %r131}, %rd130;
mov.u32 %r132, 1;
mov.u32 %r165, 31;

	shfl.down.b32 %r126, %r127, %r132, %r165;

	
	shfl.down.b32 %r130, %r131, %r132, %r165;

	mov.b64	%rd101, {%r126, %r130};
add.s32 %r166, %r125, 1;
setp.lt.s32	%p5, %r166, 32;
selp.b64	%rd102, %rd101, 0, %p5;
add.s64 %rd103, %rd102, %rd130;
mov.b64	{%r135, %r139}, %rd103;
mov.u32 %r140, 2;

	shfl.down.b32 %r134, %r135, %r140, %r165;

	
	shfl.down.b32 %r138, %r139, %r140, %r165;

	mov.b64	%rd104, {%r134, %r138};
add.s32 %r167, %r125, 2;
setp.lt.s32	%p6, %r167, 32;
selp.b64	%rd105, %rd104, 0, %p6;
add.s64 %rd106, %rd105, %rd103;
mov.b64	{%r143, %r147}, %rd106;
mov.u32 %r148, 4;

	shfl.down.b32 %r142, %r143, %r148, %r165;

	
	shfl.down.b32 %r146, %r147, %r148, %r165;

	mov.b64	%rd107, {%r142, %r146};
add.s32 %r168, %r125, 4;
setp.lt.s32	%p7, %r168, 32;
selp.b64	%rd108, %rd107, 0, %p7;
add.s64 %rd109, %rd108, %rd106;
mov.b64	{%r151, %r155}, %rd109;
mov.u32 %r156, 8;

	shfl.down.b32 %r150, %r151, %r156, %r165;

	
	shfl.down.b32 %r154, %r155, %r156, %r165;

	mov.b64	%rd110, {%r150, %r154};
add.s32 %r169, %r125, 8;
setp.lt.s32	%p8, %r169, 32;
selp.b64	%rd111, %rd110, 0, %p8;
add.s64 %rd112, %rd111, %rd109;
mov.b64	{%r159, %r163}, %rd112;
mov.u32 %r164, 16;

	shfl.down.b32 %r158, %r159, %r164, %r165;

	
	shfl.down.b32 %r162, %r163, %r164, %r165;

	mov.b64	%rd113, {%r158, %r162};
add.s32 %r170, %r125, 16;
setp.lt.s32	%p9, %r170, 32;
selp.b64	%rd114, %rd113, 0, %p9;
add.s64 %rd131, %rd114, %rd112;
setp.ne.s32	%p10, %r125, 0;
@%p10 bra BB15_7;

shr.u32 %r172, %r42, 5;
mul.wide.u32 %rd115, %r172, 8;
mov.u64 %rd116, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd117, %rd116, %rd115;
st.shared.u64 [%rd117+8], %rd131;

BB15_7:
setp.eq.s32	%p1, %r42, 0;
bar.sync 0;
@!%p1 bra BB15_9;
bra.uni BB15_8;

BB15_8:
ld.shared.u64 %rd118, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.s64 %rd119, %rd118, %rd131;
ld.shared.u64 %rd120, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.s64 %rd121, %rd119, %rd120;
ld.shared.u64 %rd122, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.s64 %rd131, %rd121, %rd122;

BB15_9:
setp.ne.s32	%p11, %r42, 0;
@%p11 bra BB15_11;

mul.wide.s32 %rd124, %r210, 8;
add.s64 %rd125, %rd123, %rd124;
st.global.u64 [%rd125], %rd131;

BB15_11:
bar.sync 0;
ld.param.u32 %r176, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIllLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r175, %nctaid.x;
add.s32 %r210, %r175, %r210;
setp.lt.s32	%p12, %r210, %r176;
@%p12 bra BB15_2;

BB15_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[24],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[4],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[4],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[24],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b16 %rs<17>;
.reg .f32 %f<33>;
.reg .b32 %r<49>;
.reg .b64 %rd<26>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r47, %ctaid.x;
setp.ge.s32	%p2, %r47, %r12;
@%p2 bra BB16_12;

cvt.u64.u32	%rd3, %r17;
cvt.u64.u32	%rd4, %r15;

	mov.u32 %r31, %laneid;

	cvta.to.global.u64 %rd23, %rd9;

BB16_2:
mov.u32 %r18, %tid.x;
mov.f32 %f31, 0f00000000;
setp.ge.s32	%p3, %r18, %r13;
@%p3 bra BB16_5;

mul.lo.s32 %r7, %r47, %r13;
mov.f32 %f31, 0f00000000;
mov.u32 %r48, %r18;

BB16_4:
mov.u32 %r9, %r48;
add.s32 %r19, %r9, %r7;
cvt.s64.s32	%rd12, %r19;
mul.lo.s64 %rd13, %rd2, %rd12;
cvt.u32.u64	%r20, %rd3;
shr.u64 %rd14, %rd13, %r20;
cvt.u32.u64	%r21, %rd14;
mul.lo.s32 %r22, %r21, %r4;
sub.s32 %r23, %r19, %r22;
mul.lo.s32 %r24, %r23, %r2;
cvt.s64.s32	%rd15, %r24;
mul.lo.s64 %rd16, %rd1, %rd15;
cvt.u32.u64	%r25, %rd4;
shr.u64 %rd17, %rd16, %r25;
cvt.u32.u64	%r26, %rd17;
mul.lo.s32 %r27, %r26, %r1;
sub.s32 %r28, %r24, %r27;
mul.lo.s32 %r29, %r28, %r3;
mul.wide.s32 %rd18, %r24, 4;
add.s64 %rd10, %rd7, %rd18;

	ld.global.nc.f32 %f9, [%rd10];

	mul.wide.s32 %rd19, %r29, 4;
add.s64 %rd11, %rd8, %rd19;

	ld.global.nc.f32 %f10, [%rd11];

	fma.rn.f32 %f31, %f9, %f10, %f31;
mov.u32 %r30, %ntid.x;
add.s32 %r10, %r30, %r9;
setp.lt.s32	%p4, %r10, %r13;
mov.u32 %r48, %r10;
@%p4 bra BB16_4;

BB16_5:
mov.u32 %r32, 1;
mov.u32 %r41, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f31, %r32, %r41; @p add.f32 r0, r0, %f31; mov.f32 %f11, r0;}

	mov.u32 %r34, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f11, %r34, %r41; @p add.f32 r0, r0, %f11; mov.f32 %f14, r0;}

	mov.u32 %r36, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f14, %r36, %r41; @p add.f32 r0, r0, %f14; mov.f32 %f17, r0;}

	mov.u32 %r38, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f17, %r38, %r41; @p add.f32 r0, r0, %f17; mov.f32 %f20, r0;}

	mov.u32 %r40, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f20, %r40, %r41; @p add.f32 r0, r0, %f20; mov.f32 %f32, r0;}

	setp.ne.s32	%p5, %r31, 0;
@%p5 bra BB16_7;

shr.u32 %r43, %r18, 5;
mul.wide.u32 %rd20, %r43, 4;
mov.u64 %rd21, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd22, %rd21, %rd20;
st.shared.f32 [%rd22+4], %f32;

BB16_7:
setp.eq.s32	%p1, %r18, 0;
bar.sync 0;
@!%p1 bra BB16_9;
bra.uni BB16_8;

BB16_8:
ld.shared.f32 %f26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.f32 %f27, %f32, %f26;
ld.shared.f32 %f28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.f32 %f29, %f28, %f27;
ld.shared.f32 %f30, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f32 %f32, %f30, %f29;

BB16_9:
setp.ne.s32	%p6, %r18, 0;
@%p6 bra BB16_11;

mul.wide.s32 %rd24, %r47, 4;
add.s64 %rd25, %rd23, %rd24;
st.global.f32 [%rd25], %f32;

BB16_11:
bar.sync 0;
mov.u32 %r46, %nctaid.x;
add.s32 %r47, %r46, %r47;
setp.lt.s32	%p7, %r47, %r12;
@%p7 bra BB16_2;

BB16_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[48],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[8],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[8],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[48],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b16 %rs<33>;
.reg .f32 %f<33>;
.reg .b32 %r<67>;
.reg .b64 %rd<38>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u32 %r23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r65, %ctaid.x;
setp.ge.s32	%p2, %r65, %r16;
@%p2 bra BB17_12;

cvt.u64.u32	%rd5, %r25;
cvt.u64.u32	%rd6, %r23;
cvt.u64.u32	%rd7, %r21;
cvt.u64.u32	%rd8, %r19;

	mov.u32 %r49, %laneid;

	cvta.to.global.u64 %rd35, %rd15;

BB17_2:
mov.u32 %r26, %tid.x;
mov.f32 %f31, 0f00000000;
setp.ge.s32	%p3, %r26, %r17;
@%p3 bra BB17_5;

mul.lo.s32 %r11, %r65, %r17;
mov.f32 %f31, 0f00000000;
mov.u32 %r66, %r26;

BB17_4:
mov.u32 %r13, %r66;
add.s32 %r27, %r13, %r11;
cvt.s64.s32	%rd18, %r27;
mul.lo.s64 %rd19, %rd4, %rd18;
cvt.u32.u64	%r28, %rd5;
shr.u64 %rd20, %rd19, %r28;
cvt.u32.u64	%r29, %rd20;
mul.lo.s32 %r30, %r29, %r8;
sub.s32 %r31, %r27, %r30;
mul.lo.s32 %r32, %r31, %r4;
cvt.s64.s32 %rd21, %rd20;
mul.lo.s64 %rd22, %rd3, %rd21;
cvt.u32.u64	%r33, %rd6;
shr.u64 %rd23, %rd22, %r33;
cvt.u32.u64	%r34, %rd23;
mul.lo.s32 %r35, %r34, %r7;
sub.s32 %r36, %r29, %r35;
mad.lo.s32 %r37, %r36, %r3, %r32;
cvt.s64.s32	%rd24, %r37;
mul.lo.s64 %rd25, %rd2, %rd24;
cvt.u32.u64	%r38, %rd7;
shr.u64 %rd26, %rd25, %r38;
cvt.u32.u64	%r39, %rd26;
mul.lo.s32 %r40, %r39, %r2;
sub.s32 %r41, %r37, %r40;
mul.lo.s32 %r42, %r41, %r6;
cvt.s64.s32 %rd27, %rd26;
mul.lo.s64 %rd28, %rd1, %rd27;
cvt.u32.u64	%r43, %rd8;
shr.u64 %rd29, %rd28, %r43;
cvt.u32.u64	%r44, %rd29;
mul.lo.s32 %r45, %r44, %r1;
sub.s32 %r46, %r39, %r45;
mad.lo.s32 %r47, %r46, %r5, %r42;
mul.wide.s32 %rd30, %r37, 4;
add.s64 %rd16, %rd13, %rd30;

	ld.global.nc.f32 %f9, [%rd16];

	mul.wide.s32 %rd31, %r47, 4;
add.s64 %rd17, %rd14, %rd31;

	ld.global.nc.f32 %f10, [%rd17];

	fma.rn.f32 %f31, %f9, %f10, %f31;
mov.u32 %r48, %ntid.x;
add.s32 %r14, %r48, %r13;
setp.lt.s32	%p4, %r14, %r17;
mov.u32 %r66, %r14;
@%p4 bra BB17_4;

BB17_5:
mov.u32 %r50, 1;
mov.u32 %r59, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f31, %r50, %r59; @p add.f32 r0, r0, %f31; mov.f32 %f11, r0;}

	mov.u32 %r52, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f11, %r52, %r59; @p add.f32 r0, r0, %f11; mov.f32 %f14, r0;}

	mov.u32 %r54, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f14, %r54, %r59; @p add.f32 r0, r0, %f14; mov.f32 %f17, r0;}

	mov.u32 %r56, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f17, %r56, %r59; @p add.f32 r0, r0, %f17; mov.f32 %f20, r0;}

	mov.u32 %r58, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f20, %r58, %r59; @p add.f32 r0, r0, %f20; mov.f32 %f32, r0;}

	setp.ne.s32	%p5, %r49, 0;
@%p5 bra BB17_7;

shr.u32 %r61, %r26, 5;
mul.wide.u32 %rd32, %r61, 4;
mov.u64 %rd33, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd34, %rd33, %rd32;
st.shared.f32 [%rd34+4], %f32;

BB17_7:
setp.eq.s32	%p1, %r26, 0;
bar.sync 0;
@!%p1 bra BB17_9;
bra.uni BB17_8;

BB17_8:
ld.shared.f32 %f26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.f32 %f27, %f32, %f26;
ld.shared.f32 %f28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.f32 %f29, %f28, %f27;
ld.shared.f32 %f30, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f32 %f32, %f30, %f29;

BB17_9:
setp.ne.s32	%p6, %r26, 0;
@%p6 bra BB17_11;

mul.wide.s32 %rd36, %r65, 4;
add.s64 %rd37, %rd35, %rd36;
st.global.f32 [%rd37], %f32;

BB17_11:
bar.sync 0;
mov.u32 %r64, %nctaid.x;
add.s32 %r65, %r64, %r65;
setp.lt.s32	%p7, %r65, %r16;
@%p7 bra BB17_2;

BB17_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[72],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[12],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[12],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[72],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b16 %rs<49>;
.reg .f32 %f<33>;
.reg .b32 %r<85>;
.reg .b64 %rd<50>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u64 %rd6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u64 %rd5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r83, %ctaid.x;
setp.ge.s32	%p2, %r83, %r20;
@%p2 bra BB18_12;

cvt.u64.u32	%rd7, %r33;
cvt.u64.u32	%rd8, %r31;
cvt.u64.u32	%rd9, %r29;
cvt.u64.u32	%rd10, %r27;
cvt.u64.u32	%rd11, %r25;
cvt.u64.u32	%rd12, %r23;

	mov.u32 %r67, %laneid;

	cvta.to.global.u64 %rd47, %rd21;

BB18_2:
mov.u32 %r34, %tid.x;
mov.f32 %f31, 0f00000000;
setp.ge.s32	%p3, %r34, %r21;
@%p3 bra BB18_5;

mul.lo.s32 %r15, %r83, %r21;
mov.f32 %f31, 0f00000000;
mov.u32 %r84, %r34;

BB18_4:
mov.u32 %r17, %r84;
add.s32 %r35, %r17, %r15;
cvt.s64.s32	%rd24, %r35;
mul.lo.s64 %rd25, %rd6, %rd24;
cvt.u32.u64	%r36, %rd7;
shr.u64 %rd26, %rd25, %r36;
cvt.u32.u64	%r37, %rd26;
mul.lo.s32 %r38, %r37, %r12;
sub.s32 %r39, %r35, %r38;
mul.lo.s32 %r40, %r39, %r6;
cvt.s64.s32 %rd27, %rd26;
mul.lo.s64 %rd28, %rd5, %rd27;
cvt.u32.u64	%r41, %rd8;
shr.u64 %rd29, %rd28, %r41;
cvt.u32.u64	%r42, %rd29;
mul.lo.s32 %r43, %r42, %r11;
sub.s32 %r44, %r37, %r43;
mad.lo.s32 %r45, %r44, %r5, %r40;
cvt.s64.s32 %rd30, %rd29;
mul.lo.s64 %rd31, %rd4, %rd30;
cvt.u32.u64	%r46, %rd9;
shr.u64 %rd32, %rd31, %r46;
cvt.u32.u64	%r47, %rd32;
mul.lo.s32 %r48, %r47, %r10;
sub.s32 %r49, %r42, %r48;
mad.lo.s32 %r50, %r49, %r4, %r45;
cvt.s64.s32	%rd33, %r50;
mul.lo.s64 %rd34, %rd3, %rd33;
cvt.u32.u64	%r51, %rd10;
shr.u64 %rd35, %rd34, %r51;
cvt.u32.u64	%r52, %rd35;
mul.lo.s32 %r53, %r52, %r3;
sub.s32 %r54, %r50, %r53;
mul.lo.s32 %r55, %r54, %r9;
cvt.s64.s32 %rd36, %rd35;
mul.lo.s64 %rd37, %rd2, %rd36;
cvt.u32.u64	%r56, %rd11;
shr.u64 %rd38, %rd37, %r56;
cvt.u32.u64	%r57, %rd38;
mul.lo.s32 %r58, %r57, %r2;
sub.s32 %r59, %r52, %r58;
mad.lo.s32 %r60, %r59, %r8, %r55;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd1, %rd39;
cvt.u32.u64	%r61, %rd12;
shr.u64 %rd41, %rd40, %r61;
cvt.u32.u64	%r62, %rd41;
mul.lo.s32 %r63, %r62, %r1;
sub.s32 %r64, %r57, %r63;
mad.lo.s32 %r65, %r64, %r7, %r60;
mul.wide.s32 %rd42, %r50, 4;
add.s64 %rd22, %rd19, %rd42;

	ld.global.nc.f32 %f9, [%rd22];

	mul.wide.s32 %rd43, %r65, 4;
add.s64 %rd23, %rd20, %rd43;

	ld.global.nc.f32 %f10, [%rd23];

	fma.rn.f32 %f31, %f9, %f10, %f31;
mov.u32 %r66, %ntid.x;
add.s32 %r18, %r66, %r17;
setp.lt.s32	%p4, %r18, %r21;
mov.u32 %r84, %r18;
@%p4 bra BB18_4;

BB18_5:
mov.u32 %r68, 1;
mov.u32 %r77, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f31, %r68, %r77; @p add.f32 r0, r0, %f31; mov.f32 %f11, r0;}

	mov.u32 %r70, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f11, %r70, %r77; @p add.f32 r0, r0, %f11; mov.f32 %f14, r0;}

	mov.u32 %r72, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f14, %r72, %r77; @p add.f32 r0, r0, %f14; mov.f32 %f17, r0;}

	mov.u32 %r74, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f17, %r74, %r77; @p add.f32 r0, r0, %f17; mov.f32 %f20, r0;}

	mov.u32 %r76, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f20, %r76, %r77; @p add.f32 r0, r0, %f20; mov.f32 %f32, r0;}

	setp.ne.s32	%p5, %r67, 0;
@%p5 bra BB18_7;

shr.u32 %r79, %r34, 5;
mul.wide.u32 %rd44, %r79, 4;
mov.u64 %rd45, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd46, %rd45, %rd44;
st.shared.f32 [%rd46+4], %f32;

BB18_7:
setp.eq.s32	%p1, %r34, 0;
bar.sync 0;
@!%p1 bra BB18_9;
bra.uni BB18_8;

BB18_8:
ld.shared.f32 %f26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.f32 %f27, %f32, %f26;
ld.shared.f32 %f28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.f32 %f29, %f28, %f27;
ld.shared.f32 %f30, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f32 %f32, %f30, %f29;

BB18_9:
setp.ne.s32	%p6, %r34, 0;
@%p6 bra BB18_11;

mul.wide.s32 %rd48, %r83, 4;
add.s64 %rd49, %rd47, %rd48;
st.global.f32 [%rd49], %f32;

BB18_11:
bar.sync 0;
mov.u32 %r82, %nctaid.x;
add.s32 %r83, %r82, %r83;
setp.lt.s32	%p7, %r83, %r20;
@%p7 bra BB18_2;

BB18_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[96],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[16],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[16],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[96],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b16 %rs<65>;
.reg .f32 %f<33>;
.reg .b32 %r<110>;
.reg .b64 %rd<66>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+88];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+80];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+72];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r41, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+88];
ld.param.u32 %r39, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u32 %r35, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u32 %r13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r108, %ctaid.x;
setp.ge.s32	%p2, %r108, %r24;
@%p2 bra BB19_12;

cvt.u64.u32	%rd9, %r41;
cvt.u64.u32	%rd10, %r39;
cvt.u64.u32	%rd11, %r37;
cvt.u64.u32	%rd12, %r35;
cvt.u64.u32	%rd13, %r33;
cvt.u64.u32	%rd14, %r31;
cvt.u64.u32	%rd15, %r29;
cvt.u64.u32	%rd16, %r27;

	mov.u32 %r85, %laneid;

	cvta.to.global.u64 %rd59, %rd27;

BB19_2:
mov.u32 %r42, %tid.x;
mov.f32 %f31, 0f00000000;
setp.ge.s32	%p3, %r42, %r25;
@%p3 bra BB19_5;

mov.f32 %f31, 0f00000000;
mov.u32 %r109, %r42;

BB19_4:
mov.u32 %r21, %r109;
ld.param.u64 %rd65, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r107, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r106, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u64 %rd64, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r105, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r104, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u64 %rd63, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
ld.param.u32 %r103, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r102, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+72];
ld.param.u64 %rd62, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+80];
mul.lo.s32 %r101, %r108, %r25;
add.s32 %r43, %r21, %r101;
cvt.s64.s32	%rd30, %r43;
mul.lo.s64 %rd31, %rd62, %rd30;
cvt.u32.u64	%r44, %rd9;
shr.u64 %rd32, %rd31, %r44;
cvt.u32.u64	%r45, %rd32;
mul.lo.s32 %r46, %r45, %r102;
sub.s32 %r47, %r43, %r46;
mul.lo.s32 %r48, %r47, %r103;
cvt.s64.s32 %rd33, %rd32;
mul.lo.s64 %rd34, %rd63, %rd33;
cvt.u32.u64	%r49, %rd10;
shr.u64 %rd35, %rd34, %r49;
cvt.u32.u64	%r50, %rd35;
mul.lo.s32 %r51, %r50, %r104;
sub.s32 %r52, %r45, %r51;
mad.lo.s32 %r53, %r52, %r105, %r48;
cvt.s64.s32 %rd36, %rd35;
mul.lo.s64 %rd37, %rd64, %rd36;
cvt.u32.u64	%r54, %rd11;
shr.u64 %rd38, %rd37, %r54;
cvt.u32.u64	%r55, %rd38;
mul.lo.s32 %r56, %r55, %r106;
sub.s32 %r57, %r50, %r56;
mad.lo.s32 %r58, %r57, %r107, %r53;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd65, %rd39;
cvt.u32.u64	%r59, %rd12;
shr.u64 %rd41, %rd40, %r59;
cvt.u32.u64	%r60, %rd41;
mul.lo.s32 %r61, %r60, %r13;
sub.s32 %r62, %r55, %r61;
mad.lo.s32 %r63, %r62, %r5, %r58;
cvt.s64.s32	%rd42, %r63;
mul.lo.s64 %rd43, %rd4, %rd42;
cvt.u32.u64	%r64, %rd13;
shr.u64 %rd44, %rd43, %r64;
cvt.u32.u64	%r65, %rd44;
mul.lo.s32 %r66, %r65, %r4;
sub.s32 %r67, %r63, %r66;
mul.lo.s32 %r68, %r67, %r12;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd3, %rd45;
cvt.u32.u64	%r69, %rd14;
shr.u64 %rd47, %rd46, %r69;
cvt.u32.u64	%r70, %rd47;
mul.lo.s32 %r71, %r70, %r3;
sub.s32 %r72, %r65, %r71;
mad.lo.s32 %r73, %r72, %r11, %r68;
cvt.s64.s32 %rd48, %rd47;
mul.lo.s64 %rd49, %rd2, %rd48;
cvt.u32.u64	%r74, %rd15;
shr.u64 %rd50, %rd49, %r74;
cvt.u32.u64	%r75, %rd50;
mul.lo.s32 %r76, %r75, %r2;
sub.s32 %r77, %r70, %r76;
mad.lo.s32 %r78, %r77, %r10, %r73;
cvt.s64.s32 %rd51, %rd50;
mul.lo.s64 %rd52, %rd1, %rd51;
cvt.u32.u64	%r79, %rd16;
shr.u64 %rd53, %rd52, %r79;
cvt.u32.u64	%r80, %rd53;
mul.lo.s32 %r81, %r80, %r1;
sub.s32 %r82, %r75, %r81;
mad.lo.s32 %r83, %r82, %r9, %r78;
mul.wide.s32 %rd54, %r63, 4;
add.s64 %rd28, %rd25, %rd54;

	ld.global.nc.f32 %f9, [%rd28];

	mul.wide.s32 %rd55, %r83, 4;
add.s64 %rd29, %rd26, %rd55;

	ld.global.nc.f32 %f10, [%rd29];

	fma.rn.f32 %f31, %f9, %f10, %f31;
mov.u32 %r84, %ntid.x;
add.s32 %r22, %r84, %r21;
setp.lt.s32	%p4, %r22, %r25;
mov.u32 %r109, %r22;
@%p4 bra BB19_4;

BB19_5:
mov.u32 %r86, 1;
mov.u32 %r95, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f31, %r86, %r95; @p add.f32 r0, r0, %f31; mov.f32 %f11, r0;}

	mov.u32 %r88, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f11, %r88, %r95; @p add.f32 r0, r0, %f11; mov.f32 %f14, r0;}

	mov.u32 %r90, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f14, %r90, %r95; @p add.f32 r0, r0, %f14; mov.f32 %f17, r0;}

	mov.u32 %r92, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f17, %r92, %r95; @p add.f32 r0, r0, %f17; mov.f32 %f20, r0;}

	mov.u32 %r94, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f20, %r94, %r95; @p add.f32 r0, r0, %f20; mov.f32 %f32, r0;}

	setp.ne.s32	%p5, %r85, 0;
@%p5 bra BB19_7;

shr.u32 %r97, %r42, 5;
mul.wide.u32 %rd56, %r97, 4;
mov.u64 %rd57, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd58, %rd57, %rd56;
st.shared.f32 [%rd58+4], %f32;

BB19_7:
setp.eq.s32	%p1, %r42, 0;
bar.sync 0;
@!%p1 bra BB19_9;
bra.uni BB19_8;

BB19_8:
ld.shared.f32 %f26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.f32 %f27, %f32, %f26;
ld.shared.f32 %f28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.f32 %f29, %f28, %f27;
ld.shared.f32 %f30, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f32 %f32, %f30, %f29;

BB19_9:
setp.ne.s32	%p6, %r42, 0;
@%p6 bra BB19_11;

mul.wide.s32 %rd60, %r108, 4;
add.s64 %rd61, %rd59, %rd60;
st.global.f32 [%rd61], %f32;

BB19_11:
bar.sync 0;
mov.u32 %r100, %nctaid.x;
add.s32 %r108, %r100, %r108;
setp.lt.s32	%p7, %r108, %r24;
@%p7 bra BB19_2;

BB19_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[120],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[20],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[20],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[120],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b16 %rs<81>;
.reg .f32 %f<33>;
.reg .b32 %r<136>;
.reg .b64 %rd<82>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r39, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+112];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+88];
ld.param.u32 %r35, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r49, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+112];
ld.param.u32 %r47, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+88];
ld.param.u32 %r45, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u32 %r43, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u32 %r41, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd32, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r134, %ctaid.x;
setp.ge.s32	%p2, %r134, %r28;
@%p2 bra BB20_12;

cvt.u64.u32	%rd11, %r49;
cvt.u64.u32	%rd12, %r47;
cvt.u64.u32	%rd13, %r45;
cvt.u64.u32	%rd14, %r43;
cvt.u64.u32	%rd15, %r41;
cvt.u64.u32	%rd16, %r39;
cvt.u64.u32	%rd17, %r37;
cvt.u64.u32	%rd18, %r35;
cvt.u64.u32	%rd19, %r33;
cvt.u64.u32	%rd20, %r31;

	mov.u32 %r103, %laneid;

	cvta.to.global.u64 %rd71, %rd33;

BB20_2:
mov.u32 %r50, %tid.x;
mov.f32 %f31, 0f00000000;
setp.ge.s32	%p3, %r50, %r29;
@%p3 bra BB20_5;

mov.f32 %f31, 0f00000000;
mov.u32 %r135, %r50;

BB20_4:
mov.u32 %r25, %r135;
ld.param.u64 %rd81, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r133, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r132, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+72];
ld.param.u64 %rd80, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+80];
ld.param.u32 %r131, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r130, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+96];
ld.param.u64 %rd79, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+104];
ld.param.u32 %r129, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r128, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd78, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r127, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r126, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u64 %rd77, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r125, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r124, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u64 %rd76, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
ld.param.u32 %r123, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r122, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+72];
ld.param.u64 %rd75, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+80];
ld.param.u32 %r121, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r120, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+96];
ld.param.u64 %rd74, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+104];
mul.lo.s32 %r119, %r134, %r29;
add.s32 %r51, %r25, %r119;
cvt.s64.s32	%rd36, %r51;
mul.lo.s64 %rd37, %rd74, %rd36;
cvt.u32.u64	%r52, %rd11;
shr.u64 %rd38, %rd37, %r52;
cvt.u32.u64	%r53, %rd38;
mul.lo.s32 %r54, %r53, %r120;
sub.s32 %r55, %r51, %r54;
mul.lo.s32 %r56, %r55, %r121;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd75, %rd39;
cvt.u32.u64	%r57, %rd12;
shr.u64 %rd41, %rd40, %r57;
cvt.u32.u64	%r58, %rd41;
mul.lo.s32 %r59, %r58, %r122;
sub.s32 %r60, %r53, %r59;
mad.lo.s32 %r61, %r60, %r123, %r56;
cvt.s64.s32 %rd42, %rd41;
mul.lo.s64 %rd43, %rd76, %rd42;
cvt.u32.u64	%r62, %rd13;
shr.u64 %rd44, %rd43, %r62;
cvt.u32.u64	%r63, %rd44;
mul.lo.s32 %r64, %r63, %r124;
sub.s32 %r65, %r58, %r64;
mad.lo.s32 %r66, %r65, %r125, %r61;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd77, %rd45;
cvt.u32.u64	%r67, %rd14;
shr.u64 %rd47, %rd46, %r67;
cvt.u32.u64	%r68, %rd47;
mul.lo.s32 %r69, %r68, %r126;
sub.s32 %r70, %r63, %r69;
mad.lo.s32 %r71, %r70, %r127, %r66;
cvt.s64.s32 %rd48, %rd47;
mul.lo.s64 %rd49, %rd78, %rd48;
cvt.u32.u64	%r72, %rd15;
shr.u64 %rd50, %rd49, %r72;
cvt.u32.u64	%r73, %rd50;
mul.lo.s32 %r74, %r73, %r128;
sub.s32 %r75, %r68, %r74;
mad.lo.s32 %r76, %r75, %r129, %r71;
cvt.s64.s32	%rd51, %r76;
mul.lo.s64 %rd52, %rd79, %rd51;
cvt.u32.u64	%r77, %rd16;
shr.u64 %rd53, %rd52, %r77;
cvt.u32.u64	%r78, %rd53;
mul.lo.s32 %r79, %r78, %r130;
sub.s32 %r80, %r76, %r79;
mul.lo.s32 %r81, %r80, %r131;
cvt.s64.s32 %rd54, %rd53;
mul.lo.s64 %rd55, %rd80, %rd54;
cvt.u32.u64	%r82, %rd17;
shr.u64 %rd56, %rd55, %r82;
cvt.u32.u64	%r83, %rd56;
mul.lo.s32 %r84, %r83, %r132;
sub.s32 %r85, %r78, %r84;
mad.lo.s32 %r86, %r85, %r133, %r81;
cvt.s64.s32 %rd57, %rd56;
mul.lo.s64 %rd58, %rd81, %rd57;
cvt.u32.u64	%r87, %rd18;
shr.u64 %rd59, %rd58, %r87;
cvt.u32.u64	%r88, %rd59;
mul.lo.s32 %r89, %r88, %r3;
sub.s32 %r90, %r83, %r89;
mad.lo.s32 %r91, %r90, %r13, %r86;
cvt.s64.s32 %rd60, %rd59;
mul.lo.s64 %rd61, %rd2, %rd60;
cvt.u32.u64	%r92, %rd19;
shr.u64 %rd62, %rd61, %r92;
cvt.u32.u64	%r93, %rd62;
mul.lo.s32 %r94, %r93, %r2;
sub.s32 %r95, %r88, %r94;
mad.lo.s32 %r96, %r95, %r12, %r91;
cvt.s64.s32 %rd63, %rd62;
mul.lo.s64 %rd64, %rd1, %rd63;
cvt.u32.u64	%r97, %rd20;
shr.u64 %rd65, %rd64, %r97;
cvt.u32.u64	%r98, %rd65;
mul.lo.s32 %r99, %r98, %r1;
sub.s32 %r100, %r93, %r99;
mad.lo.s32 %r101, %r100, %r11, %r96;
mul.wide.s32 %rd66, %r76, 4;
add.s64 %rd34, %rd31, %rd66;

	ld.global.nc.f32 %f9, [%rd34];

	mul.wide.s32 %rd67, %r101, 4;
add.s64 %rd35, %rd32, %rd67;

	ld.global.nc.f32 %f10, [%rd35];

	fma.rn.f32 %f31, %f9, %f10, %f31;
mov.u32 %r102, %ntid.x;
add.s32 %r26, %r102, %r25;
setp.lt.s32	%p4, %r26, %r29;
mov.u32 %r135, %r26;
@%p4 bra BB20_4;

BB20_5:
mov.u32 %r104, 1;
mov.u32 %r113, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f31, %r104, %r113; @p add.f32 r0, r0, %f31; mov.f32 %f11, r0;}

	mov.u32 %r106, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f11, %r106, %r113; @p add.f32 r0, r0, %f11; mov.f32 %f14, r0;}

	mov.u32 %r108, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f14, %r108, %r113; @p add.f32 r0, r0, %f14; mov.f32 %f17, r0;}

	mov.u32 %r110, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f17, %r110, %r113; @p add.f32 r0, r0, %f17; mov.f32 %f20, r0;}

	mov.u32 %r112, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f20, %r112, %r113; @p add.f32 r0, r0, %f20; mov.f32 %f32, r0;}

	setp.ne.s32	%p5, %r103, 0;
@%p5 bra BB20_7;

shr.u32 %r115, %r50, 5;
mul.wide.u32 %rd68, %r115, 4;
mov.u64 %rd69, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd70, %rd69, %rd68;
st.shared.f32 [%rd70+4], %f32;

BB20_7:
setp.eq.s32	%p1, %r50, 0;
bar.sync 0;
@!%p1 bra BB20_9;
bra.uni BB20_8;

BB20_8:
ld.shared.f32 %f26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.f32 %f27, %f32, %f26;
ld.shared.f32 %f28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.f32 %f29, %f28, %f27;
ld.shared.f32 %f30, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f32 %f32, %f30, %f29;

BB20_9:
setp.ne.s32	%p6, %r50, 0;
@%p6 bra BB20_11;

mul.wide.s32 %rd72, %r134, 4;
add.s64 %rd73, %rd71, %rd72;
st.global.f32 [%rd73], %f32;

BB20_11:
bar.sync 0;
mov.u32 %r118, %nctaid.x;
add.s32 %r134, %r118, %r134;
setp.lt.s32	%p7, %r134, %r28;
@%p7 bra BB20_2;

BB20_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[144],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[24],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[24],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[144],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .f32 %f<33>;
.reg .b32 %r<141>;
.reg .b64 %rd<80>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r32, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd2+8];
ld.param.u64 %rd10, [%rd2+32];
ld.param.u64 %rd11, [%rd2+56];
ld.param.u64 %rd12, [%rd2+80];
ld.param.u64 %rd13, [%rd2+104];
ld.param.u64 %rd14, [%rd2+128];
mov.u32 %r139, %ctaid.x;
setp.ge.s32	%p2, %r139, %r32;
@%p2 bra BB21_12;

ld.param.u32 %rd15, [%rd2+136];
ld.param.u32 %rd16, [%rd2+112];
ld.param.u32 %rd17, [%rd2+88];
ld.param.u32 %rd18, [%rd2+64];
ld.param.u32 %rd19, [%rd2+40];
ld.param.u32 %rd20, [%rd2+16];
ld.param.u32 %rd21, [%rd1+136];
ld.param.u32 %rd22, [%rd1+112];
ld.param.u32 %rd23, [%rd1+88];
ld.param.u32 %rd24, [%rd1+64];
ld.param.u32 %rd25, [%rd1+40];
ld.param.u32 %rd26, [%rd1+16];

	mov.u32 %r97, %laneid;

	cvta.to.global.u64 %rd73, %rd29;

BB21_2:
mov.u32 %r34, %tid.x;
mov.f32 %f31, 0f00000000;
setp.ge.s32	%p3, %r34, %r33;
@%p3 bra BB21_5;

mov.f32 %f31, 0f00000000;
mov.u32 %r140, %r34;

BB21_4:
mov.u32 %r29, %r140;
mov.u64 %rd79, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd78, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd77, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd76, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r138, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r137, [%rd78];
ld.param.u32 %r136, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r135, [%rd78+24];
ld.param.u32 %r134, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r133, [%rd78+48];
ld.param.u32 %r132, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r131, [%rd78+72];
ld.param.u32 %r130, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r129, [%rd78+96];
ld.param.u32 %r128, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r127, [%rd78+120];
ld.param.u32 %r126, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r125, [%rd79];
ld.param.u32 %r124, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r123, [%rd79+24];
ld.param.u32 %r122, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r121, [%rd79+48];
ld.param.u32 %r120, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r119, [%rd79+72];
ld.param.u32 %r118, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r117, [%rd79+96];
ld.param.u32 %r116, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r115, [%rd79+120];
mul.lo.s32 %r114, %r139, %r33;
add.s32 %r35, %r29, %r114;
cvt.s64.s32	%rd32, %r35;
mul.lo.s64 %rd33, %rd14, %rd32;
cvt.u32.u64	%r36, %rd15;
shr.u64 %rd34, %rd33, %r36;
cvt.u32.u64	%r37, %rd34;
mul.lo.s32 %r38, %r37, %r115;
sub.s32 %r39, %r35, %r38;
mul.lo.s32 %r40, %r39, %r116;
cvt.s64.s32 %rd35, %rd34;
mul.lo.s64 %rd36, %rd13, %rd35;
cvt.u32.u64	%r41, %rd16;
shr.u64 %rd37, %rd36, %r41;
cvt.u32.u64	%r42, %rd37;
mul.lo.s32 %r43, %r42, %r117;
sub.s32 %r44, %r37, %r43;
mad.lo.s32 %r45, %r44, %r118, %r40;
cvt.s64.s32 %rd38, %rd37;
mul.lo.s64 %rd39, %rd12, %rd38;
cvt.u32.u64	%r46, %rd17;
shr.u64 %rd40, %rd39, %r46;
cvt.u32.u64	%r47, %rd40;
mul.lo.s32 %r48, %r47, %r119;
sub.s32 %r49, %r42, %r48;
mad.lo.s32 %r50, %r49, %r120, %r45;
cvt.s64.s32 %rd41, %rd40;
mul.lo.s64 %rd42, %rd11, %rd41;
cvt.u32.u64	%r51, %rd18;
shr.u64 %rd43, %rd42, %r51;
cvt.u32.u64	%r52, %rd43;
mul.lo.s32 %r53, %r52, %r121;
sub.s32 %r54, %r47, %r53;
mad.lo.s32 %r55, %r54, %r122, %r50;
cvt.s64.s32 %rd44, %rd43;
mul.lo.s64 %rd45, %rd10, %rd44;
cvt.u32.u64	%r56, %rd19;
shr.u64 %rd46, %rd45, %r56;
cvt.u32.u64	%r57, %rd46;
mul.lo.s32 %r58, %r57, %r123;
sub.s32 %r59, %r52, %r58;
mad.lo.s32 %r60, %r59, %r124, %r55;
cvt.s64.s32 %rd47, %rd46;
mul.lo.s64 %rd48, %rd9, %rd47;
cvt.u32.u64	%r61, %rd20;
shr.u64 %rd49, %rd48, %r61;
cvt.u32.u64	%r62, %rd49;
mul.lo.s32 %r63, %r62, %r125;
sub.s32 %r64, %r57, %r63;
mad.lo.s32 %r65, %r64, %r126, %r60;
cvt.s64.s32	%rd50, %r65;
mul.lo.s64 %rd51, %rd8, %rd50;
cvt.u32.u64	%r66, %rd21;
shr.u64 %rd52, %rd51, %r66;
cvt.u32.u64	%r67, %rd52;
mul.lo.s32 %r68, %r67, %r127;
sub.s32 %r69, %r65, %r68;
mul.lo.s32 %r70, %r69, %r128;
cvt.s64.s32 %rd53, %rd52;
mul.lo.s64 %rd54, %rd7, %rd53;
cvt.u32.u64	%r71, %rd22;
shr.u64 %rd55, %rd54, %r71;
cvt.u32.u64	%r72, %rd55;
mul.lo.s32 %r73, %r72, %r129;
sub.s32 %r74, %r67, %r73;
mad.lo.s32 %r75, %r74, %r130, %r70;
cvt.s64.s32 %rd56, %rd55;
mul.lo.s64 %rd57, %rd6, %rd56;
cvt.u32.u64	%r76, %rd23;
shr.u64 %rd58, %rd57, %r76;
cvt.u32.u64	%r77, %rd58;
mul.lo.s32 %r78, %r77, %r131;
sub.s32 %r79, %r72, %r78;
mad.lo.s32 %r80, %r79, %r132, %r75;
cvt.s64.s32 %rd59, %rd58;
mul.lo.s64 %rd60, %rd5, %rd59;
cvt.u32.u64	%r81, %rd24;
shr.u64 %rd61, %rd60, %r81;
cvt.u32.u64	%r82, %rd61;
mul.lo.s32 %r83, %r82, %r133;
sub.s32 %r84, %r77, %r83;
mad.lo.s32 %r85, %r84, %r134, %r80;
cvt.s64.s32 %rd62, %rd61;
mul.lo.s64 %rd63, %rd4, %rd62;
cvt.u32.u64	%r86, %rd25;
shr.u64 %rd64, %rd63, %r86;
cvt.u32.u64	%r87, %rd64;
mul.lo.s32 %r88, %r87, %r135;
sub.s32 %r89, %r82, %r88;
mad.lo.s32 %r90, %r89, %r136, %r85;
cvt.s64.s32 %rd65, %rd64;
mul.lo.s64 %rd66, %rd3, %rd65;
cvt.u32.u64	%r91, %rd26;
shr.u64 %rd67, %rd66, %r91;
cvt.u32.u64	%r92, %rd67;
mul.lo.s32 %r93, %r92, %r137;
sub.s32 %r94, %r87, %r93;
mad.lo.s32 %r95, %r94, %r138, %r90;
mul.wide.s32 %rd68, %r65, 4;
add.s64 %rd30, %rd76, %rd68;

	ld.global.nc.f32 %f9, [%rd30];

	mul.wide.s32 %rd69, %r95, 4;
add.s64 %rd31, %rd77, %rd69;

	ld.global.nc.f32 %f10, [%rd31];

	fma.rn.f32 %f31, %f9, %f10, %f31;
mov.u32 %r96, %ntid.x;
add.s32 %r30, %r96, %r29;
setp.lt.s32	%p4, %r30, %r33;
mov.u32 %r140, %r30;
@%p4 bra BB21_4;

BB21_5:
mov.u32 %r98, 1;
mov.u32 %r107, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f31, %r98, %r107; @p add.f32 r0, r0, %f31; mov.f32 %f11, r0;}

	mov.u32 %r100, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f11, %r100, %r107; @p add.f32 r0, r0, %f11; mov.f32 %f14, r0;}

	mov.u32 %r102, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f14, %r102, %r107; @p add.f32 r0, r0, %f14; mov.f32 %f17, r0;}

	mov.u32 %r104, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f17, %r104, %r107; @p add.f32 r0, r0, %f17; mov.f32 %f20, r0;}

	mov.u32 %r106, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f20, %r106, %r107; @p add.f32 r0, r0, %f20; mov.f32 %f32, r0;}

	setp.ne.s32	%p5, %r97, 0;
@%p5 bra BB21_7;

shr.u32 %r109, %r34, 5;
mul.wide.u32 %rd70, %r109, 4;
mov.u64 %rd71, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd72, %rd71, %rd70;
st.shared.f32 [%rd72+4], %f32;

BB21_7:
setp.eq.s32	%p1, %r34, 0;
bar.sync 0;
@!%p1 bra BB21_9;
bra.uni BB21_8;

BB21_8:
ld.shared.f32 %f26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.f32 %f27, %f32, %f26;
ld.shared.f32 %f28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.f32 %f29, %f28, %f27;
ld.shared.f32 %f30, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f32 %f32, %f30, %f29;

BB21_9:
setp.ne.s32	%p6, %r34, 0;
@%p6 bra BB21_11;

mul.wide.s32 %rd74, %r139, 4;
add.s64 %rd75, %rd73, %rd74;
st.global.f32 [%rd75], %f32;

BB21_11:
bar.sync 0;
ld.param.u32 %r113, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r112, %nctaid.x;
add.s32 %r139, %r112, %r139;
setp.lt.s32	%p7, %r139, %r113;
@%p7 bra BB21_2;

BB21_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[168],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[28],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[28],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[168],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .f32 %f<33>;
.reg .b32 %r<159>;
.reg .b64 %rd<90>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r36, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd1+152];
ld.param.u64 %rd10, [%rd2+8];
ld.param.u64 %rd11, [%rd2+32];
ld.param.u64 %rd12, [%rd2+56];
ld.param.u64 %rd13, [%rd2+80];
ld.param.u64 %rd14, [%rd2+104];
ld.param.u64 %rd15, [%rd2+128];
ld.param.u64 %rd16, [%rd2+152];
mov.u32 %r157, %ctaid.x;
setp.ge.s32	%p2, %r157, %r36;
@%p2 bra BB22_12;

ld.param.u32 %rd17, [%rd2+160];
ld.param.u32 %rd18, [%rd2+136];
ld.param.u32 %rd19, [%rd2+112];
ld.param.u32 %rd20, [%rd2+88];
ld.param.u32 %rd21, [%rd2+64];
ld.param.u32 %rd22, [%rd2+40];
ld.param.u32 %rd23, [%rd2+16];
ld.param.u32 %rd24, [%rd1+160];
ld.param.u32 %rd25, [%rd1+136];
ld.param.u32 %rd26, [%rd1+112];
ld.param.u32 %rd27, [%rd1+88];
ld.param.u32 %rd28, [%rd1+64];
ld.param.u32 %rd29, [%rd1+40];
ld.param.u32 %rd30, [%rd1+16];

	mov.u32 %r111, %laneid;

	cvta.to.global.u64 %rd83, %rd33;

BB22_2:
mov.u32 %r38, %tid.x;
mov.f32 %f31, 0f00000000;
setp.ge.s32	%p3, %r38, %r37;
@%p3 bra BB22_5;

mov.f32 %f31, 0f00000000;
mov.u32 %r158, %r38;

BB22_4:
mov.u32 %r33, %r158;
mov.u64 %rd89, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd88, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd87, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd86, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r156, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r155, [%rd88];
ld.param.u32 %r154, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r153, [%rd88+24];
ld.param.u32 %r152, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r151, [%rd88+48];
ld.param.u32 %r150, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r149, [%rd88+72];
ld.param.u32 %r148, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r147, [%rd88+96];
ld.param.u32 %r146, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r145, [%rd88+120];
ld.param.u32 %r144, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+24];
ld.param.u32 %r143, [%rd88+144];
ld.param.u32 %r142, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r141, [%rd89];
ld.param.u32 %r140, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r139, [%rd89+24];
ld.param.u32 %r138, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r137, [%rd89+48];
ld.param.u32 %r136, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r135, [%rd89+72];
ld.param.u32 %r134, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r133, [%rd89+96];
ld.param.u32 %r132, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r131, [%rd89+120];
ld.param.u32 %r130, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+24];
ld.param.u32 %r129, [%rd89+144];
mul.lo.s32 %r128, %r157, %r37;
add.s32 %r39, %r33, %r128;
cvt.s64.s32	%rd36, %r39;
mul.lo.s64 %rd37, %rd16, %rd36;
cvt.u32.u64	%r40, %rd17;
shr.u64 %rd38, %rd37, %r40;
cvt.u32.u64	%r41, %rd38;
mul.lo.s32 %r42, %r41, %r129;
sub.s32 %r43, %r39, %r42;
mul.lo.s32 %r44, %r43, %r130;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd15, %rd39;
cvt.u32.u64	%r45, %rd18;
shr.u64 %rd41, %rd40, %r45;
cvt.u32.u64	%r46, %rd41;
mul.lo.s32 %r47, %r46, %r131;
sub.s32 %r48, %r41, %r47;
mad.lo.s32 %r49, %r48, %r132, %r44;
cvt.s64.s32 %rd42, %rd41;
mul.lo.s64 %rd43, %rd14, %rd42;
cvt.u32.u64	%r50, %rd19;
shr.u64 %rd44, %rd43, %r50;
cvt.u32.u64	%r51, %rd44;
mul.lo.s32 %r52, %r51, %r133;
sub.s32 %r53, %r46, %r52;
mad.lo.s32 %r54, %r53, %r134, %r49;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd13, %rd45;
cvt.u32.u64	%r55, %rd20;
shr.u64 %rd47, %rd46, %r55;
cvt.u32.u64	%r56, %rd47;
mul.lo.s32 %r57, %r56, %r135;
sub.s32 %r58, %r51, %r57;
mad.lo.s32 %r59, %r58, %r136, %r54;
cvt.s64.s32 %rd48, %rd47;
mul.lo.s64 %rd49, %rd12, %rd48;
cvt.u32.u64	%r60, %rd21;
shr.u64 %rd50, %rd49, %r60;
cvt.u32.u64	%r61, %rd50;
mul.lo.s32 %r62, %r61, %r137;
sub.s32 %r63, %r56, %r62;
mad.lo.s32 %r64, %r63, %r138, %r59;
cvt.s64.s32 %rd51, %rd50;
mul.lo.s64 %rd52, %rd11, %rd51;
cvt.u32.u64	%r65, %rd22;
shr.u64 %rd53, %rd52, %r65;
cvt.u32.u64	%r66, %rd53;
mul.lo.s32 %r67, %r66, %r139;
sub.s32 %r68, %r61, %r67;
mad.lo.s32 %r69, %r68, %r140, %r64;
cvt.s64.s32 %rd54, %rd53;
mul.lo.s64 %rd55, %rd10, %rd54;
cvt.u32.u64	%r70, %rd23;
shr.u64 %rd56, %rd55, %r70;
cvt.u32.u64	%r71, %rd56;
mul.lo.s32 %r72, %r71, %r141;
sub.s32 %r73, %r66, %r72;
mad.lo.s32 %r74, %r73, %r142, %r69;
cvt.s64.s32	%rd57, %r74;
mul.lo.s64 %rd58, %rd9, %rd57;
cvt.u32.u64	%r75, %rd24;
shr.u64 %rd59, %rd58, %r75;
cvt.u32.u64	%r76, %rd59;
mul.lo.s32 %r77, %r76, %r143;
sub.s32 %r78, %r74, %r77;
mul.lo.s32 %r79, %r78, %r144;
cvt.s64.s32 %rd60, %rd59;
mul.lo.s64 %rd61, %rd8, %rd60;
cvt.u32.u64	%r80, %rd25;
shr.u64 %rd62, %rd61, %r80;
cvt.u32.u64	%r81, %rd62;
mul.lo.s32 %r82, %r81, %r145;
sub.s32 %r83, %r76, %r82;
mad.lo.s32 %r84, %r83, %r146, %r79;
cvt.s64.s32 %rd63, %rd62;
mul.lo.s64 %rd64, %rd7, %rd63;
cvt.u32.u64	%r85, %rd26;
shr.u64 %rd65, %rd64, %r85;
cvt.u32.u64	%r86, %rd65;
mul.lo.s32 %r87, %r86, %r147;
sub.s32 %r88, %r81, %r87;
mad.lo.s32 %r89, %r88, %r148, %r84;
cvt.s64.s32 %rd66, %rd65;
mul.lo.s64 %rd67, %rd6, %rd66;
cvt.u32.u64	%r90, %rd27;
shr.u64 %rd68, %rd67, %r90;
cvt.u32.u64	%r91, %rd68;
mul.lo.s32 %r92, %r91, %r149;
sub.s32 %r93, %r86, %r92;
mad.lo.s32 %r94, %r93, %r150, %r89;
cvt.s64.s32 %rd69, %rd68;
mul.lo.s64 %rd70, %rd5, %rd69;
cvt.u32.u64	%r95, %rd28;
shr.u64 %rd71, %rd70, %r95;
cvt.u32.u64	%r96, %rd71;
mul.lo.s32 %r97, %r96, %r151;
sub.s32 %r98, %r91, %r97;
mad.lo.s32 %r99, %r98, %r152, %r94;
cvt.s64.s32 %rd72, %rd71;
mul.lo.s64 %rd73, %rd4, %rd72;
cvt.u32.u64	%r100, %rd29;
shr.u64 %rd74, %rd73, %r100;
cvt.u32.u64	%r101, %rd74;
mul.lo.s32 %r102, %r101, %r153;
sub.s32 %r103, %r96, %r102;
mad.lo.s32 %r104, %r103, %r154, %r99;
cvt.s64.s32 %rd75, %rd74;
mul.lo.s64 %rd76, %rd3, %rd75;
cvt.u32.u64	%r105, %rd30;
shr.u64 %rd77, %rd76, %r105;
cvt.u32.u64	%r106, %rd77;
mul.lo.s32 %r107, %r106, %r155;
sub.s32 %r108, %r101, %r107;
mad.lo.s32 %r109, %r108, %r156, %r104;
mul.wide.s32 %rd78, %r74, 4;
add.s64 %rd34, %rd86, %rd78;

	ld.global.nc.f32 %f9, [%rd34];

	mul.wide.s32 %rd79, %r109, 4;
add.s64 %rd35, %rd87, %rd79;

	ld.global.nc.f32 %f10, [%rd35];

	fma.rn.f32 %f31, %f9, %f10, %f31;
mov.u32 %r110, %ntid.x;
add.s32 %r34, %r110, %r33;
setp.lt.s32	%p4, %r34, %r37;
mov.u32 %r158, %r34;
@%p4 bra BB22_4;

BB22_5:
mov.u32 %r112, 1;
mov.u32 %r121, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f31, %r112, %r121; @p add.f32 r0, r0, %f31; mov.f32 %f11, r0;}

	mov.u32 %r114, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f11, %r114, %r121; @p add.f32 r0, r0, %f11; mov.f32 %f14, r0;}

	mov.u32 %r116, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f14, %r116, %r121; @p add.f32 r0, r0, %f14; mov.f32 %f17, r0;}

	mov.u32 %r118, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f17, %r118, %r121; @p add.f32 r0, r0, %f17; mov.f32 %f20, r0;}

	mov.u32 %r120, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f20, %r120, %r121; @p add.f32 r0, r0, %f20; mov.f32 %f32, r0;}

	setp.ne.s32	%p5, %r111, 0;
@%p5 bra BB22_7;

shr.u32 %r123, %r38, 5;
mul.wide.u32 %rd80, %r123, 4;
mov.u64 %rd81, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd82, %rd81, %rd80;
st.shared.f32 [%rd82+4], %f32;

BB22_7:
setp.eq.s32	%p1, %r38, 0;
bar.sync 0;
@!%p1 bra BB22_9;
bra.uni BB22_8;

BB22_8:
ld.shared.f32 %f26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.f32 %f27, %f32, %f26;
ld.shared.f32 %f28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.f32 %f29, %f28, %f27;
ld.shared.f32 %f30, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f32 %f32, %f30, %f29;

BB22_9:
setp.ne.s32	%p6, %r38, 0;
@%p6 bra BB22_11;

mul.wide.s32 %rd84, %r157, 4;
add.s64 %rd85, %rd83, %rd84;
st.global.f32 [%rd85], %f32;

BB22_11:
bar.sync 0;
ld.param.u32 %r127, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r126, %nctaid.x;
add.s32 %r157, %r126, %r157;
setp.lt.s32	%p7, %r157, %r127;
@%p7 bra BB22_2;

BB22_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[192],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[32],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[32],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[192],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .f32 %f<33>;
.reg .b32 %r<177>;
.reg .b64 %rd<100>;

	.shared .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[24];

ld.param.u32 %r40, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r41, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd1+152];
ld.param.u64 %rd10, [%rd1+176];
ld.param.u64 %rd11, [%rd2+8];
ld.param.u64 %rd12, [%rd2+32];
ld.param.u64 %rd13, [%rd2+56];
ld.param.u64 %rd14, [%rd2+80];
ld.param.u64 %rd15, [%rd2+104];
ld.param.u64 %rd16, [%rd2+128];
ld.param.u64 %rd17, [%rd2+152];
ld.param.u64 %rd18, [%rd2+176];
mov.u32 %r175, %ctaid.x;
setp.ge.s32	%p2, %r175, %r40;
@%p2 bra BB23_12;

ld.param.u32 %rd19, [%rd2+184];
ld.param.u32 %rd20, [%rd2+160];
ld.param.u32 %rd21, [%rd2+136];
ld.param.u32 %rd22, [%rd2+112];
ld.param.u32 %rd23, [%rd2+88];
ld.param.u32 %rd24, [%rd2+64];
ld.param.u32 %rd25, [%rd2+40];
ld.param.u32 %rd26, [%rd2+16];
ld.param.u32 %rd27, [%rd1+184];
ld.param.u32 %rd28, [%rd1+160];
ld.param.u32 %rd29, [%rd1+136];
ld.param.u32 %rd30, [%rd1+112];
ld.param.u32 %rd31, [%rd1+88];
ld.param.u32 %rd32, [%rd1+64];
ld.param.u32 %rd33, [%rd1+40];
ld.param.u32 %rd34, [%rd1+16];

	mov.u32 %r125, %laneid;

	cvta.to.global.u64 %rd93, %rd37;

BB23_2:
mov.u32 %r42, %tid.x;
mov.f32 %f31, 0f00000000;
setp.ge.s32	%p3, %r42, %r41;
@%p3 bra BB23_5;

mov.f32 %f31, 0f00000000;
mov.u32 %r176, %r42;

BB23_4:
mov.u32 %r37, %r176;
mov.u64 %rd99, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd98, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd97, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd96, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r174, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r173, [%rd98];
ld.param.u32 %r172, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r171, [%rd98+24];
ld.param.u32 %r170, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r169, [%rd98+48];
ld.param.u32 %r168, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r167, [%rd98+72];
ld.param.u32 %r166, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r165, [%rd98+96];
ld.param.u32 %r164, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r163, [%rd98+120];
ld.param.u32 %r162, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+24];
ld.param.u32 %r161, [%rd98+144];
ld.param.u32 %r160, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+28];
ld.param.u32 %r159, [%rd98+168];
ld.param.u32 %r158, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r157, [%rd99];
ld.param.u32 %r156, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r155, [%rd99+24];
ld.param.u32 %r154, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r153, [%rd99+48];
ld.param.u32 %r152, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r151, [%rd99+72];
ld.param.u32 %r150, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r149, [%rd99+96];
ld.param.u32 %r148, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r147, [%rd99+120];
ld.param.u32 %r146, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+24];
ld.param.u32 %r145, [%rd99+144];
ld.param.u32 %r144, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+28];
ld.param.u32 %r143, [%rd99+168];
mul.lo.s32 %r142, %r175, %r41;
add.s32 %r43, %r37, %r142;
cvt.s64.s32	%rd40, %r43;
mul.lo.s64 %rd41, %rd18, %rd40;
cvt.u32.u64	%r44, %rd19;
shr.u64 %rd42, %rd41, %r44;
cvt.u32.u64	%r45, %rd42;
mul.lo.s32 %r46, %r45, %r143;
sub.s32 %r47, %r43, %r46;
mul.lo.s32 %r48, %r47, %r144;
cvt.s64.s32 %rd43, %rd42;
mul.lo.s64 %rd44, %rd17, %rd43;
cvt.u32.u64	%r49, %rd20;
shr.u64 %rd45, %rd44, %r49;
cvt.u32.u64	%r50, %rd45;
mul.lo.s32 %r51, %r50, %r145;
sub.s32 %r52, %r45, %r51;
mad.lo.s32 %r53, %r52, %r146, %r48;
cvt.s64.s32 %rd46, %rd45;
mul.lo.s64 %rd47, %rd16, %rd46;
cvt.u32.u64	%r54, %rd21;
shr.u64 %rd48, %rd47, %r54;
cvt.u32.u64	%r55, %rd48;
mul.lo.s32 %r56, %r55, %r147;
sub.s32 %r57, %r50, %r56;
mad.lo.s32 %r58, %r57, %r148, %r53;
cvt.s64.s32 %rd49, %rd48;
mul.lo.s64 %rd50, %rd15, %rd49;
cvt.u32.u64	%r59, %rd22;
shr.u64 %rd51, %rd50, %r59;
cvt.u32.u64	%r60, %rd51;
mul.lo.s32 %r61, %r60, %r149;
sub.s32 %r62, %r55, %r61;
mad.lo.s32 %r63, %r62, %r150, %r58;
cvt.s64.s32 %rd52, %rd51;
mul.lo.s64 %rd53, %rd14, %rd52;
cvt.u32.u64	%r64, %rd23;
shr.u64 %rd54, %rd53, %r64;
cvt.u32.u64	%r65, %rd54;
mul.lo.s32 %r66, %r65, %r151;
sub.s32 %r67, %r60, %r66;
mad.lo.s32 %r68, %r67, %r152, %r63;
cvt.s64.s32 %rd55, %rd54;
mul.lo.s64 %rd56, %rd13, %rd55;
cvt.u32.u64	%r69, %rd24;
shr.u64 %rd57, %rd56, %r69;
cvt.u32.u64	%r70, %rd57;
mul.lo.s32 %r71, %r70, %r153;
sub.s32 %r72, %r65, %r71;
mad.lo.s32 %r73, %r72, %r154, %r68;
cvt.s64.s32 %rd58, %rd57;
mul.lo.s64 %rd59, %rd12, %rd58;
cvt.u32.u64	%r74, %rd25;
shr.u64 %rd60, %rd59, %r74;
cvt.u32.u64	%r75, %rd60;
mul.lo.s32 %r76, %r75, %r155;
sub.s32 %r77, %r70, %r76;
mad.lo.s32 %r78, %r77, %r156, %r73;
cvt.s64.s32 %rd61, %rd60;
mul.lo.s64 %rd62, %rd11, %rd61;
cvt.u32.u64	%r79, %rd26;
shr.u64 %rd63, %rd62, %r79;
cvt.u32.u64	%r80, %rd63;
mul.lo.s32 %r81, %r80, %r157;
sub.s32 %r82, %r75, %r81;
mad.lo.s32 %r83, %r82, %r158, %r78;
cvt.s64.s32	%rd64, %r83;
mul.lo.s64 %rd65, %rd10, %rd64;
cvt.u32.u64	%r84, %rd27;
shr.u64 %rd66, %rd65, %r84;
cvt.u32.u64	%r85, %rd66;
mul.lo.s32 %r86, %r85, %r159;
sub.s32 %r87, %r83, %r86;
mul.lo.s32 %r88, %r87, %r160;
cvt.s64.s32 %rd67, %rd66;
mul.lo.s64 %rd68, %rd9, %rd67;
cvt.u32.u64	%r89, %rd28;
shr.u64 %rd69, %rd68, %r89;
cvt.u32.u64	%r90, %rd69;
mul.lo.s32 %r91, %r90, %r161;
sub.s32 %r92, %r85, %r91;
mad.lo.s32 %r93, %r92, %r162, %r88;
cvt.s64.s32 %rd70, %rd69;
mul.lo.s64 %rd71, %rd8, %rd70;
cvt.u32.u64	%r94, %rd29;
shr.u64 %rd72, %rd71, %r94;
cvt.u32.u64	%r95, %rd72;
mul.lo.s32 %r96, %r95, %r163;
sub.s32 %r97, %r90, %r96;
mad.lo.s32 %r98, %r97, %r164, %r93;
cvt.s64.s32 %rd73, %rd72;
mul.lo.s64 %rd74, %rd7, %rd73;
cvt.u32.u64	%r99, %rd30;
shr.u64 %rd75, %rd74, %r99;
cvt.u32.u64	%r100, %rd75;
mul.lo.s32 %r101, %r100, %r165;
sub.s32 %r102, %r95, %r101;
mad.lo.s32 %r103, %r102, %r166, %r98;
cvt.s64.s32 %rd76, %rd75;
mul.lo.s64 %rd77, %rd6, %rd76;
cvt.u32.u64	%r104, %rd31;
shr.u64 %rd78, %rd77, %r104;
cvt.u32.u64	%r105, %rd78;
mul.lo.s32 %r106, %r105, %r167;
sub.s32 %r107, %r100, %r106;
mad.lo.s32 %r108, %r107, %r168, %r103;
cvt.s64.s32 %rd79, %rd78;
mul.lo.s64 %rd80, %rd5, %rd79;
cvt.u32.u64	%r109, %rd32;
shr.u64 %rd81, %rd80, %r109;
cvt.u32.u64	%r110, %rd81;
mul.lo.s32 %r111, %r110, %r169;
sub.s32 %r112, %r105, %r111;
mad.lo.s32 %r113, %r112, %r170, %r108;
cvt.s64.s32 %rd82, %rd81;
mul.lo.s64 %rd83, %rd4, %rd82;
cvt.u32.u64	%r114, %rd33;
shr.u64 %rd84, %rd83, %r114;
cvt.u32.u64	%r115, %rd84;
mul.lo.s32 %r116, %r115, %r171;
sub.s32 %r117, %r110, %r116;
mad.lo.s32 %r118, %r117, %r172, %r113;
cvt.s64.s32 %rd85, %rd84;
mul.lo.s64 %rd86, %rd3, %rd85;
cvt.u32.u64	%r119, %rd34;
shr.u64 %rd87, %rd86, %r119;
cvt.u32.u64	%r120, %rd87;
mul.lo.s32 %r121, %r120, %r173;
sub.s32 %r122, %r115, %r121;
mad.lo.s32 %r123, %r122, %r174, %r118;
mul.wide.s32 %rd88, %r83, 4;
add.s64 %rd38, %rd96, %rd88;

	ld.global.nc.f32 %f9, [%rd38];

	mul.wide.s32 %rd89, %r123, 4;
add.s64 %rd39, %rd97, %rd89;

	ld.global.nc.f32 %f10, [%rd39];

	fma.rn.f32 %f31, %f9, %f10, %f31;
mov.u32 %r124, %ntid.x;
add.s32 %r38, %r124, %r37;
setp.lt.s32	%p4, %r38, %r41;
mov.u32 %r176, %r38;
@%p4 bra BB23_4;

BB23_5:
mov.u32 %r126, 1;
mov.u32 %r135, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f31, %r126, %r135; @p add.f32 r0, r0, %f31; mov.f32 %f11, r0;}

	mov.u32 %r128, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f11, %r128, %r135; @p add.f32 r0, r0, %f11; mov.f32 %f14, r0;}

	mov.u32 %r130, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f14, %r130, %r135; @p add.f32 r0, r0, %f14; mov.f32 %f17, r0;}

	mov.u32 %r132, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f17, %r132, %r135; @p add.f32 r0, r0, %f17; mov.f32 %f20, r0;}

	mov.u32 %r134, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f20, %r134, %r135; @p add.f32 r0, r0, %f20; mov.f32 %f32, r0;}

	setp.ne.s32	%p5, %r125, 0;
@%p5 bra BB23_7;

shr.u32 %r137, %r42, 5;
mul.wide.u32 %rd90, %r137, 4;
mov.u64 %rd91, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd92, %rd91, %rd90;
st.shared.f32 [%rd92+4], %f32;

BB23_7:
setp.eq.s32	%p1, %r42, 0;
bar.sync 0;
@!%p1 bra BB23_9;
bra.uni BB23_8;

BB23_8:
ld.shared.f32 %f26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+8];
add.f32 %f27, %f32, %f26;
ld.shared.f32 %f28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+12];
add.f32 %f29, %f28, %f27;
ld.shared.f32 %f30, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f32 %f32, %f30, %f29;

BB23_9:
setp.ne.s32	%p6, %r42, 0;
@%p6 bra BB23_11;

mul.wide.s32 %rd94, %r175, 4;
add.s64 %rd95, %rd93, %rd94;
st.global.f32 [%rd95], %f32;

BB23_11:
bar.sync 0;
ld.param.u32 %r141, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIffLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r140, %nctaid.x;
add.s32 %r175, %r140, %r175;
setp.lt.s32	%p7, %r175, %r141;
@%p7 bra BB23_2;

BB23_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[24],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[4],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[4],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[24],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b16 %rs<17>;
.reg .b32 %r<49>;
.reg .f64 %fd<28>;
.reg .b64 %rd<26>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r47, %ctaid.x;
setp.ge.s32	%p2, %r47, %r12;
@%p2 bra BB24_12;

cvt.u64.u32	%rd3, %r17;
cvt.u64.u32	%rd4, %r15;

	mov.u32 %r31, %laneid;

	cvta.to.global.u64 %rd23, %rd9;

BB24_2:
mov.u32 %r18, %tid.x;
mov.f64 %fd26, 0d0000000000000000;
setp.ge.s32	%p3, %r18, %r13;
@%p3 bra BB24_5;

mul.lo.s32 %r7, %r47, %r13;
mov.f64 %fd26, 0d0000000000000000;
mov.u32 %r48, %r18;

BB24_4:
mov.u32 %r9, %r48;
add.s32 %r19, %r9, %r7;
cvt.s64.s32	%rd12, %r19;
mul.lo.s64 %rd13, %rd2, %rd12;
cvt.u32.u64	%r20, %rd3;
shr.u64 %rd14, %rd13, %r20;
cvt.u32.u64	%r21, %rd14;
mul.lo.s32 %r22, %r21, %r4;
sub.s32 %r23, %r19, %r22;
mul.lo.s32 %r24, %r23, %r2;
cvt.s64.s32	%rd15, %r24;
mul.lo.s64 %rd16, %rd1, %rd15;
cvt.u32.u64	%r25, %rd4;
shr.u64 %rd17, %rd16, %r25;
cvt.u32.u64	%r26, %rd17;
mul.lo.s32 %r27, %r26, %r1;
sub.s32 %r28, %r24, %r27;
mul.lo.s32 %r29, %r28, %r3;
mul.wide.s32 %rd18, %r24, 8;
add.s64 %rd10, %rd7, %rd18;

	ld.global.nc.f64 %fd9, [%rd10];

	mul.wide.s32 %rd19, %r29, 8;
add.s64 %rd11, %rd8, %rd19;

	ld.global.nc.f64 %fd10, [%rd11];

	fma.rn.f64 %fd26, %fd9, %fd10, %fd26;
mov.u32 %r30, %ntid.x;
add.s32 %r10, %r30, %r9;
setp.lt.s32	%p4, %r10, %r13;
mov.u32 %r48, %r10;
@%p4 bra BB24_4;

BB24_5:
mov.u32 %r32, 1;
mov.u32 %r41, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd11, %fd26; mov.b64 {lo, hi}, %fd26; shfl.down.b32 lo|p, lo, %r32, %r41; shfl.down.b32 hi|p, hi, %r32, %r41; mov.b64 r0, {lo, hi}; @p add.f64 %fd11, %fd11, r0;}

	mov.u32 %r34, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd13, %fd11; mov.b64 {lo, hi}, %fd11; shfl.down.b32 lo|p, lo, %r34, %r41; shfl.down.b32 hi|p, hi, %r34, %r41; mov.b64 r0, {lo, hi}; @p add.f64 %fd13, %fd13, r0;}

	mov.u32 %r36, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd15, %fd13; mov.b64 {lo, hi}, %fd13; shfl.down.b32 lo|p, lo, %r36, %r41; shfl.down.b32 hi|p, hi, %r36, %r41; mov.b64 r0, {lo, hi}; @p add.f64 %fd15, %fd15, r0;}

	mov.u32 %r38, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd17, %fd15; mov.b64 {lo, hi}, %fd15; shfl.down.b32 lo|p, lo, %r38, %r41; shfl.down.b32 hi|p, hi, %r38, %r41; mov.b64 r0, {lo, hi}; @p add.f64 %fd17, %fd17, r0;}

	mov.u32 %r40, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd27, %fd17; mov.b64 {lo, hi}, %fd17; shfl.down.b32 lo|p, lo, %r40, %r41; shfl.down.b32 hi|p, hi, %r40, %r41; mov.b64 r0, {lo, hi}; @p add.f64 %fd27, %fd27, r0;}

	setp.ne.s32	%p5, %r31, 0;
@%p5 bra BB24_7;

shr.u32 %r43, %r18, 5;
mul.wide.u32 %rd20, %r43, 8;
mov.u64 %rd21, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd22, %rd21, %rd20;
st.shared.f64 [%rd22+8], %fd27;

BB24_7:
setp.eq.s32	%p1, %r18, 0;
bar.sync 0;
@!%p1 bra BB24_9;
bra.uni BB24_8;

BB24_8:
ld.shared.f64 %fd21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f64 %fd22, %fd27, %fd21;
ld.shared.f64 %fd23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.f64 %fd24, %fd23, %fd22;
ld.shared.f64 %fd25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi1EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.f64 %fd27, %fd25, %fd24;

BB24_9:
setp.ne.s32	%p6, %r18, 0;
@%p6 bra BB24_11;

mul.wide.s32 %rd24, %r47, 8;
add.s64 %rd25, %rd23, %rd24;
st.global.f64 [%rd25], %fd27;

BB24_11:
bar.sync 0;
mov.u32 %r46, %nctaid.x;
add.s32 %r47, %r46, %r47;
setp.lt.s32	%p7, %r47, %r12;
@%p7 bra BB24_2;

BB24_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[48],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[8],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[8],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[48],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b16 %rs<33>;
.reg .b32 %r<67>;
.reg .f64 %fd<28>;
.reg .b64 %rd<38>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r16, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r17, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u32 %r23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd14, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd15, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r65, %ctaid.x;
setp.ge.s32	%p2, %r65, %r16;
@%p2 bra BB25_12;

cvt.u64.u32	%rd5, %r25;
cvt.u64.u32	%rd6, %r23;
cvt.u64.u32	%rd7, %r21;
cvt.u64.u32	%rd8, %r19;

	mov.u32 %r49, %laneid;

	cvta.to.global.u64 %rd35, %rd15;

BB25_2:
mov.u32 %r26, %tid.x;
mov.f64 %fd26, 0d0000000000000000;
setp.ge.s32	%p3, %r26, %r17;
@%p3 bra BB25_5;

mul.lo.s32 %r11, %r65, %r17;
mov.f64 %fd26, 0d0000000000000000;
mov.u32 %r66, %r26;

BB25_4:
mov.u32 %r13, %r66;
add.s32 %r27, %r13, %r11;
cvt.s64.s32	%rd18, %r27;
mul.lo.s64 %rd19, %rd4, %rd18;
cvt.u32.u64	%r28, %rd5;
shr.u64 %rd20, %rd19, %r28;
cvt.u32.u64	%r29, %rd20;
mul.lo.s32 %r30, %r29, %r8;
sub.s32 %r31, %r27, %r30;
mul.lo.s32 %r32, %r31, %r4;
cvt.s64.s32 %rd21, %rd20;
mul.lo.s64 %rd22, %rd3, %rd21;
cvt.u32.u64	%r33, %rd6;
shr.u64 %rd23, %rd22, %r33;
cvt.u32.u64	%r34, %rd23;
mul.lo.s32 %r35, %r34, %r7;
sub.s32 %r36, %r29, %r35;
mad.lo.s32 %r37, %r36, %r3, %r32;
cvt.s64.s32	%rd24, %r37;
mul.lo.s64 %rd25, %rd2, %rd24;
cvt.u32.u64	%r38, %rd7;
shr.u64 %rd26, %rd25, %r38;
cvt.u32.u64	%r39, %rd26;
mul.lo.s32 %r40, %r39, %r2;
sub.s32 %r41, %r37, %r40;
mul.lo.s32 %r42, %r41, %r6;
cvt.s64.s32 %rd27, %rd26;
mul.lo.s64 %rd28, %rd1, %rd27;
cvt.u32.u64	%r43, %rd8;
shr.u64 %rd29, %rd28, %r43;
cvt.u32.u64	%r44, %rd29;
mul.lo.s32 %r45, %r44, %r1;
sub.s32 %r46, %r39, %r45;
mad.lo.s32 %r47, %r46, %r5, %r42;
mul.wide.s32 %rd30, %r37, 8;
add.s64 %rd16, %rd13, %rd30;

	ld.global.nc.f64 %fd9, [%rd16];

	mul.wide.s32 %rd31, %r47, 8;
add.s64 %rd17, %rd14, %rd31;

	ld.global.nc.f64 %fd10, [%rd17];

	fma.rn.f64 %fd26, %fd9, %fd10, %fd26;
mov.u32 %r48, %ntid.x;
add.s32 %r14, %r48, %r13;
setp.lt.s32	%p4, %r14, %r17;
mov.u32 %r66, %r14;
@%p4 bra BB25_4;

BB25_5:
mov.u32 %r50, 1;
mov.u32 %r59, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd11, %fd26; mov.b64 {lo, hi}, %fd26; shfl.down.b32 lo|p, lo, %r50, %r59; shfl.down.b32 hi|p, hi, %r50, %r59; mov.b64 r0, {lo, hi}; @p add.f64 %fd11, %fd11, r0;}

	mov.u32 %r52, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd13, %fd11; mov.b64 {lo, hi}, %fd11; shfl.down.b32 lo|p, lo, %r52, %r59; shfl.down.b32 hi|p, hi, %r52, %r59; mov.b64 r0, {lo, hi}; @p add.f64 %fd13, %fd13, r0;}

	mov.u32 %r54, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd15, %fd13; mov.b64 {lo, hi}, %fd13; shfl.down.b32 lo|p, lo, %r54, %r59; shfl.down.b32 hi|p, hi, %r54, %r59; mov.b64 r0, {lo, hi}; @p add.f64 %fd15, %fd15, r0;}

	mov.u32 %r56, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd17, %fd15; mov.b64 {lo, hi}, %fd15; shfl.down.b32 lo|p, lo, %r56, %r59; shfl.down.b32 hi|p, hi, %r56, %r59; mov.b64 r0, {lo, hi}; @p add.f64 %fd17, %fd17, r0;}

	mov.u32 %r58, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd27, %fd17; mov.b64 {lo, hi}, %fd17; shfl.down.b32 lo|p, lo, %r58, %r59; shfl.down.b32 hi|p, hi, %r58, %r59; mov.b64 r0, {lo, hi}; @p add.f64 %fd27, %fd27, r0;}

	setp.ne.s32	%p5, %r49, 0;
@%p5 bra BB25_7;

shr.u32 %r61, %r26, 5;
mul.wide.u32 %rd32, %r61, 8;
mov.u64 %rd33, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd34, %rd33, %rd32;
st.shared.f64 [%rd34+8], %fd27;

BB25_7:
setp.eq.s32	%p1, %r26, 0;
bar.sync 0;
@!%p1 bra BB25_9;
bra.uni BB25_8;

BB25_8:
ld.shared.f64 %fd21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f64 %fd22, %fd27, %fd21;
ld.shared.f64 %fd23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.f64 %fd24, %fd23, %fd22;
ld.shared.f64 %fd25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi2EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.f64 %fd27, %fd25, %fd24;

BB25_9:
setp.ne.s32	%p6, %r26, 0;
@%p6 bra BB25_11;

mul.wide.s32 %rd36, %r65, 8;
add.s64 %rd37, %rd35, %rd36;
st.global.f64 [%rd37], %fd27;

BB25_11:
bar.sync 0;
mov.u32 %r64, %nctaid.x;
add.s32 %r65, %r64, %r65;
setp.lt.s32	%p7, %r65, %r16;
@%p7 bra BB25_2;

BB25_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[72],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[12],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[12],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[72],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b16 %rs<49>;
.reg .b32 %r<85>;
.reg .f64 %fd<28>;
.reg .b64 %rd<50>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r7, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r8, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u64 %rd6, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u64 %rd5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd19, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd20, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r83, %ctaid.x;
setp.ge.s32	%p2, %r83, %r20;
@%p2 bra BB26_12;

cvt.u64.u32	%rd7, %r33;
cvt.u64.u32	%rd8, %r31;
cvt.u64.u32	%rd9, %r29;
cvt.u64.u32	%rd10, %r27;
cvt.u64.u32	%rd11, %r25;
cvt.u64.u32	%rd12, %r23;

	mov.u32 %r67, %laneid;

	cvta.to.global.u64 %rd47, %rd21;

BB26_2:
mov.u32 %r34, %tid.x;
mov.f64 %fd26, 0d0000000000000000;
setp.ge.s32	%p3, %r34, %r21;
@%p3 bra BB26_5;

mul.lo.s32 %r15, %r83, %r21;
mov.f64 %fd26, 0d0000000000000000;
mov.u32 %r84, %r34;

BB26_4:
mov.u32 %r17, %r84;
add.s32 %r35, %r17, %r15;
cvt.s64.s32	%rd24, %r35;
mul.lo.s64 %rd25, %rd6, %rd24;
cvt.u32.u64	%r36, %rd7;
shr.u64 %rd26, %rd25, %r36;
cvt.u32.u64	%r37, %rd26;
mul.lo.s32 %r38, %r37, %r12;
sub.s32 %r39, %r35, %r38;
mul.lo.s32 %r40, %r39, %r6;
cvt.s64.s32 %rd27, %rd26;
mul.lo.s64 %rd28, %rd5, %rd27;
cvt.u32.u64	%r41, %rd8;
shr.u64 %rd29, %rd28, %r41;
cvt.u32.u64	%r42, %rd29;
mul.lo.s32 %r43, %r42, %r11;
sub.s32 %r44, %r37, %r43;
mad.lo.s32 %r45, %r44, %r5, %r40;
cvt.s64.s32 %rd30, %rd29;
mul.lo.s64 %rd31, %rd4, %rd30;
cvt.u32.u64	%r46, %rd9;
shr.u64 %rd32, %rd31, %r46;
cvt.u32.u64	%r47, %rd32;
mul.lo.s32 %r48, %r47, %r10;
sub.s32 %r49, %r42, %r48;
mad.lo.s32 %r50, %r49, %r4, %r45;
cvt.s64.s32	%rd33, %r50;
mul.lo.s64 %rd34, %rd3, %rd33;
cvt.u32.u64	%r51, %rd10;
shr.u64 %rd35, %rd34, %r51;
cvt.u32.u64	%r52, %rd35;
mul.lo.s32 %r53, %r52, %r3;
sub.s32 %r54, %r50, %r53;
mul.lo.s32 %r55, %r54, %r9;
cvt.s64.s32 %rd36, %rd35;
mul.lo.s64 %rd37, %rd2, %rd36;
cvt.u32.u64	%r56, %rd11;
shr.u64 %rd38, %rd37, %r56;
cvt.u32.u64	%r57, %rd38;
mul.lo.s32 %r58, %r57, %r2;
sub.s32 %r59, %r52, %r58;
mad.lo.s32 %r60, %r59, %r8, %r55;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd1, %rd39;
cvt.u32.u64	%r61, %rd12;
shr.u64 %rd41, %rd40, %r61;
cvt.u32.u64	%r62, %rd41;
mul.lo.s32 %r63, %r62, %r1;
sub.s32 %r64, %r57, %r63;
mad.lo.s32 %r65, %r64, %r7, %r60;
mul.wide.s32 %rd42, %r50, 8;
add.s64 %rd22, %rd19, %rd42;

	ld.global.nc.f64 %fd9, [%rd22];

	mul.wide.s32 %rd43, %r65, 8;
add.s64 %rd23, %rd20, %rd43;

	ld.global.nc.f64 %fd10, [%rd23];

	fma.rn.f64 %fd26, %fd9, %fd10, %fd26;
mov.u32 %r66, %ntid.x;
add.s32 %r18, %r66, %r17;
setp.lt.s32	%p4, %r18, %r21;
mov.u32 %r84, %r18;
@%p4 bra BB26_4;

BB26_5:
mov.u32 %r68, 1;
mov.u32 %r77, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd11, %fd26; mov.b64 {lo, hi}, %fd26; shfl.down.b32 lo|p, lo, %r68, %r77; shfl.down.b32 hi|p, hi, %r68, %r77; mov.b64 r0, {lo, hi}; @p add.f64 %fd11, %fd11, r0;}

	mov.u32 %r70, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd13, %fd11; mov.b64 {lo, hi}, %fd11; shfl.down.b32 lo|p, lo, %r70, %r77; shfl.down.b32 hi|p, hi, %r70, %r77; mov.b64 r0, {lo, hi}; @p add.f64 %fd13, %fd13, r0;}

	mov.u32 %r72, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd15, %fd13; mov.b64 {lo, hi}, %fd13; shfl.down.b32 lo|p, lo, %r72, %r77; shfl.down.b32 hi|p, hi, %r72, %r77; mov.b64 r0, {lo, hi}; @p add.f64 %fd15, %fd15, r0;}

	mov.u32 %r74, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd17, %fd15; mov.b64 {lo, hi}, %fd15; shfl.down.b32 lo|p, lo, %r74, %r77; shfl.down.b32 hi|p, hi, %r74, %r77; mov.b64 r0, {lo, hi}; @p add.f64 %fd17, %fd17, r0;}

	mov.u32 %r76, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd27, %fd17; mov.b64 {lo, hi}, %fd17; shfl.down.b32 lo|p, lo, %r76, %r77; shfl.down.b32 hi|p, hi, %r76, %r77; mov.b64 r0, {lo, hi}; @p add.f64 %fd27, %fd27, r0;}

	setp.ne.s32	%p5, %r67, 0;
@%p5 bra BB26_7;

shr.u32 %r79, %r34, 5;
mul.wide.u32 %rd44, %r79, 8;
mov.u64 %rd45, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd46, %rd45, %rd44;
st.shared.f64 [%rd46+8], %fd27;

BB26_7:
setp.eq.s32	%p1, %r34, 0;
bar.sync 0;
@!%p1 bra BB26_9;
bra.uni BB26_8;

BB26_8:
ld.shared.f64 %fd21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f64 %fd22, %fd27, %fd21;
ld.shared.f64 %fd23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.f64 %fd24, %fd23, %fd22;
ld.shared.f64 %fd25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi3EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.f64 %fd27, %fd25, %fd24;

BB26_9:
setp.ne.s32	%p6, %r34, 0;
@%p6 bra BB26_11;

mul.wide.s32 %rd48, %r83, 8;
add.s64 %rd49, %rd47, %rd48;
st.global.f64 [%rd49], %fd27;

BB26_11:
bar.sync 0;
mov.u32 %r82, %nctaid.x;
add.s32 %r83, %r82, %r83;
setp.lt.s32	%p7, %r83, %r20;
@%p7 bra BB26_2;

BB26_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[96],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[16],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[16],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[96],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b16 %rs<65>;
.reg .b32 %r<110>;
.reg .f64 %fd<28>;
.reg .b64 %rd<66>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r24, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+88];
ld.param.u64 %rd4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+80];
ld.param.u32 %r4, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+72];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u64 %rd3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r5, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r9, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r10, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r41, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+88];
ld.param.u32 %r39, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u32 %r35, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u32 %r13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd26, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd27, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r108, %ctaid.x;
setp.ge.s32	%p2, %r108, %r24;
@%p2 bra BB27_12;

cvt.u64.u32	%rd9, %r41;
cvt.u64.u32	%rd10, %r39;
cvt.u64.u32	%rd11, %r37;
cvt.u64.u32	%rd12, %r35;
cvt.u64.u32	%rd13, %r33;
cvt.u64.u32	%rd14, %r31;
cvt.u64.u32	%rd15, %r29;
cvt.u64.u32	%rd16, %r27;

	mov.u32 %r85, %laneid;

	cvta.to.global.u64 %rd59, %rd27;

BB27_2:
mov.u32 %r42, %tid.x;
mov.f64 %fd26, 0d0000000000000000;
setp.ge.s32	%p3, %r42, %r25;
@%p3 bra BB27_5;

mov.f64 %fd26, 0d0000000000000000;
mov.u32 %r109, %r42;

BB27_4:
mov.u32 %r21, %r109;
ld.param.u64 %rd65, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r107, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r106, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u64 %rd64, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r105, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r104, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u64 %rd63, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
ld.param.u32 %r103, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r102, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+72];
ld.param.u64 %rd62, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+80];
mul.lo.s32 %r101, %r108, %r25;
add.s32 %r43, %r21, %r101;
cvt.s64.s32	%rd30, %r43;
mul.lo.s64 %rd31, %rd62, %rd30;
cvt.u32.u64	%r44, %rd9;
shr.u64 %rd32, %rd31, %r44;
cvt.u32.u64	%r45, %rd32;
mul.lo.s32 %r46, %r45, %r102;
sub.s32 %r47, %r43, %r46;
mul.lo.s32 %r48, %r47, %r103;
cvt.s64.s32 %rd33, %rd32;
mul.lo.s64 %rd34, %rd63, %rd33;
cvt.u32.u64	%r49, %rd10;
shr.u64 %rd35, %rd34, %r49;
cvt.u32.u64	%r50, %rd35;
mul.lo.s32 %r51, %r50, %r104;
sub.s32 %r52, %r45, %r51;
mad.lo.s32 %r53, %r52, %r105, %r48;
cvt.s64.s32 %rd36, %rd35;
mul.lo.s64 %rd37, %rd64, %rd36;
cvt.u32.u64	%r54, %rd11;
shr.u64 %rd38, %rd37, %r54;
cvt.u32.u64	%r55, %rd38;
mul.lo.s32 %r56, %r55, %r106;
sub.s32 %r57, %r50, %r56;
mad.lo.s32 %r58, %r57, %r107, %r53;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd65, %rd39;
cvt.u32.u64	%r59, %rd12;
shr.u64 %rd41, %rd40, %r59;
cvt.u32.u64	%r60, %rd41;
mul.lo.s32 %r61, %r60, %r13;
sub.s32 %r62, %r55, %r61;
mad.lo.s32 %r63, %r62, %r5, %r58;
cvt.s64.s32	%rd42, %r63;
mul.lo.s64 %rd43, %rd4, %rd42;
cvt.u32.u64	%r64, %rd13;
shr.u64 %rd44, %rd43, %r64;
cvt.u32.u64	%r65, %rd44;
mul.lo.s32 %r66, %r65, %r4;
sub.s32 %r67, %r63, %r66;
mul.lo.s32 %r68, %r67, %r12;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd3, %rd45;
cvt.u32.u64	%r69, %rd14;
shr.u64 %rd47, %rd46, %r69;
cvt.u32.u64	%r70, %rd47;
mul.lo.s32 %r71, %r70, %r3;
sub.s32 %r72, %r65, %r71;
mad.lo.s32 %r73, %r72, %r11, %r68;
cvt.s64.s32 %rd48, %rd47;
mul.lo.s64 %rd49, %rd2, %rd48;
cvt.u32.u64	%r74, %rd15;
shr.u64 %rd50, %rd49, %r74;
cvt.u32.u64	%r75, %rd50;
mul.lo.s32 %r76, %r75, %r2;
sub.s32 %r77, %r70, %r76;
mad.lo.s32 %r78, %r77, %r10, %r73;
cvt.s64.s32 %rd51, %rd50;
mul.lo.s64 %rd52, %rd1, %rd51;
cvt.u32.u64	%r79, %rd16;
shr.u64 %rd53, %rd52, %r79;
cvt.u32.u64	%r80, %rd53;
mul.lo.s32 %r81, %r80, %r1;
sub.s32 %r82, %r75, %r81;
mad.lo.s32 %r83, %r82, %r9, %r78;
mul.wide.s32 %rd54, %r63, 8;
add.s64 %rd28, %rd25, %rd54;

	ld.global.nc.f64 %fd9, [%rd28];

	mul.wide.s32 %rd55, %r83, 8;
add.s64 %rd29, %rd26, %rd55;

	ld.global.nc.f64 %fd10, [%rd29];

	fma.rn.f64 %fd26, %fd9, %fd10, %fd26;
mov.u32 %r84, %ntid.x;
add.s32 %r22, %r84, %r21;
setp.lt.s32	%p4, %r22, %r25;
mov.u32 %r109, %r22;
@%p4 bra BB27_4;

BB27_5:
mov.u32 %r86, 1;
mov.u32 %r95, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd11, %fd26; mov.b64 {lo, hi}, %fd26; shfl.down.b32 lo|p, lo, %r86, %r95; shfl.down.b32 hi|p, hi, %r86, %r95; mov.b64 r0, {lo, hi}; @p add.f64 %fd11, %fd11, r0;}

	mov.u32 %r88, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd13, %fd11; mov.b64 {lo, hi}, %fd11; shfl.down.b32 lo|p, lo, %r88, %r95; shfl.down.b32 hi|p, hi, %r88, %r95; mov.b64 r0, {lo, hi}; @p add.f64 %fd13, %fd13, r0;}

	mov.u32 %r90, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd15, %fd13; mov.b64 {lo, hi}, %fd13; shfl.down.b32 lo|p, lo, %r90, %r95; shfl.down.b32 hi|p, hi, %r90, %r95; mov.b64 r0, {lo, hi}; @p add.f64 %fd15, %fd15, r0;}

	mov.u32 %r92, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd17, %fd15; mov.b64 {lo, hi}, %fd15; shfl.down.b32 lo|p, lo, %r92, %r95; shfl.down.b32 hi|p, hi, %r92, %r95; mov.b64 r0, {lo, hi}; @p add.f64 %fd17, %fd17, r0;}

	mov.u32 %r94, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd27, %fd17; mov.b64 {lo, hi}, %fd17; shfl.down.b32 lo|p, lo, %r94, %r95; shfl.down.b32 hi|p, hi, %r94, %r95; mov.b64 r0, {lo, hi}; @p add.f64 %fd27, %fd27, r0;}

	setp.ne.s32	%p5, %r85, 0;
@%p5 bra BB27_7;

shr.u32 %r97, %r42, 5;
mul.wide.u32 %rd56, %r97, 8;
mov.u64 %rd57, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd58, %rd57, %rd56;
st.shared.f64 [%rd58+8], %fd27;

BB27_7:
setp.eq.s32	%p1, %r42, 0;
bar.sync 0;
@!%p1 bra BB27_9;
bra.uni BB27_8;

BB27_8:
ld.shared.f64 %fd21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f64 %fd22, %fd27, %fd21;
ld.shared.f64 %fd23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.f64 %fd24, %fd23, %fd22;
ld.shared.f64 %fd25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi4EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.f64 %fd27, %fd25, %fd24;

BB27_9:
setp.ne.s32	%p6, %r42, 0;
@%p6 bra BB27_11;

mul.wide.s32 %rd60, %r108, 8;
add.s64 %rd61, %rd59, %rd60;
st.global.f64 [%rd61], %fd27;

BB27_11:
bar.sync 0;
mov.u32 %r100, %nctaid.x;
add.s32 %r108, %r100, %r108;
setp.lt.s32	%p7, %r108, %r24;
@%p7 bra BB27_2;

BB27_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[120],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[20],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[20],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[120],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b16 %rs<81>;
.reg .b32 %r<136>;
.reg .f64 %fd<28>;
.reg .b64 %rd<82>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r28, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u32 %r39, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+112];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+88];
ld.param.u32 %r35, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+64];
ld.param.u32 %r3, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+48];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+40];
ld.param.u64 %rd2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+32];
ld.param.u32 %r2, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+24];
ld.param.u32 %r31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+16];
ld.param.u64 %rd1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+8];
ld.param.u32 %r1, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2];
ld.param.u32 %r11, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r12, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r13, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r49, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+112];
ld.param.u32 %r47, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+88];
ld.param.u32 %r45, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+64];
ld.param.u32 %r43, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+40];
ld.param.u32 %r41, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+16];
ld.param.u64 %rd31, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u64 %rd32, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u32 %r134, %ctaid.x;
setp.ge.s32	%p2, %r134, %r28;
@%p2 bra BB28_12;

cvt.u64.u32	%rd11, %r49;
cvt.u64.u32	%rd12, %r47;
cvt.u64.u32	%rd13, %r45;
cvt.u64.u32	%rd14, %r43;
cvt.u64.u32	%rd15, %r41;
cvt.u64.u32	%rd16, %r39;
cvt.u64.u32	%rd17, %r37;
cvt.u64.u32	%rd18, %r35;
cvt.u64.u32	%rd19, %r33;
cvt.u64.u32	%rd20, %r31;

	mov.u32 %r103, %laneid;

	cvta.to.global.u64 %rd71, %rd33;

BB28_2:
mov.u32 %r50, %tid.x;
mov.f64 %fd26, 0d0000000000000000;
setp.ge.s32	%p3, %r50, %r29;
@%p3 bra BB28_5;

mov.f64 %fd26, 0d0000000000000000;
mov.u32 %r135, %r50;

BB28_4:
mov.u32 %r25, %r135;
ld.param.u64 %rd81, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+56];
ld.param.u32 %r133, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r132, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+72];
ld.param.u64 %rd80, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+80];
ld.param.u32 %r131, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r130, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+96];
ld.param.u64 %rd79, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2+104];
ld.param.u32 %r129, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r128, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5];
ld.param.u64 %rd78, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+8];
ld.param.u32 %r127, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r126, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+24];
ld.param.u64 %rd77, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+32];
ld.param.u32 %r125, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r124, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+48];
ld.param.u64 %rd76, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+56];
ld.param.u32 %r123, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r122, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+72];
ld.param.u64 %rd75, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+80];
ld.param.u32 %r121, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r120, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+96];
ld.param.u64 %rd74, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5+104];
mul.lo.s32 %r119, %r134, %r29;
add.s32 %r51, %r25, %r119;
cvt.s64.s32	%rd36, %r51;
mul.lo.s64 %rd37, %rd74, %rd36;
cvt.u32.u64	%r52, %rd11;
shr.u64 %rd38, %rd37, %r52;
cvt.u32.u64	%r53, %rd38;
mul.lo.s32 %r54, %r53, %r120;
sub.s32 %r55, %r51, %r54;
mul.lo.s32 %r56, %r55, %r121;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd75, %rd39;
cvt.u32.u64	%r57, %rd12;
shr.u64 %rd41, %rd40, %r57;
cvt.u32.u64	%r58, %rd41;
mul.lo.s32 %r59, %r58, %r122;
sub.s32 %r60, %r53, %r59;
mad.lo.s32 %r61, %r60, %r123, %r56;
cvt.s64.s32 %rd42, %rd41;
mul.lo.s64 %rd43, %rd76, %rd42;
cvt.u32.u64	%r62, %rd13;
shr.u64 %rd44, %rd43, %r62;
cvt.u32.u64	%r63, %rd44;
mul.lo.s32 %r64, %r63, %r124;
sub.s32 %r65, %r58, %r64;
mad.lo.s32 %r66, %r65, %r125, %r61;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd77, %rd45;
cvt.u32.u64	%r67, %rd14;
shr.u64 %rd47, %rd46, %r67;
cvt.u32.u64	%r68, %rd47;
mul.lo.s32 %r69, %r68, %r126;
sub.s32 %r70, %r63, %r69;
mad.lo.s32 %r71, %r70, %r127, %r66;
cvt.s64.s32 %rd48, %rd47;
mul.lo.s64 %rd49, %rd78, %rd48;
cvt.u32.u64	%r72, %rd15;
shr.u64 %rd50, %rd49, %r72;
cvt.u32.u64	%r73, %rd50;
mul.lo.s32 %r74, %r73, %r128;
sub.s32 %r75, %r68, %r74;
mad.lo.s32 %r76, %r75, %r129, %r71;
cvt.s64.s32	%rd51, %r76;
mul.lo.s64 %rd52, %rd79, %rd51;
cvt.u32.u64	%r77, %rd16;
shr.u64 %rd53, %rd52, %r77;
cvt.u32.u64	%r78, %rd53;
mul.lo.s32 %r79, %r78, %r130;
sub.s32 %r80, %r76, %r79;
mul.lo.s32 %r81, %r80, %r131;
cvt.s64.s32 %rd54, %rd53;
mul.lo.s64 %rd55, %rd80, %rd54;
cvt.u32.u64	%r82, %rd17;
shr.u64 %rd56, %rd55, %r82;
cvt.u32.u64	%r83, %rd56;
mul.lo.s32 %r84, %r83, %r132;
sub.s32 %r85, %r78, %r84;
mad.lo.s32 %r86, %r85, %r133, %r81;
cvt.s64.s32 %rd57, %rd56;
mul.lo.s64 %rd58, %rd81, %rd57;
cvt.u32.u64	%r87, %rd18;
shr.u64 %rd59, %rd58, %r87;
cvt.u32.u64	%r88, %rd59;
mul.lo.s32 %r89, %r88, %r3;
sub.s32 %r90, %r83, %r89;
mad.lo.s32 %r91, %r90, %r13, %r86;
cvt.s64.s32 %rd60, %rd59;
mul.lo.s64 %rd61, %rd2, %rd60;
cvt.u32.u64	%r92, %rd19;
shr.u64 %rd62, %rd61, %r92;
cvt.u32.u64	%r93, %rd62;
mul.lo.s32 %r94, %r93, %r2;
sub.s32 %r95, %r88, %r94;
mad.lo.s32 %r96, %r95, %r12, %r91;
cvt.s64.s32 %rd63, %rd62;
mul.lo.s64 %rd64, %rd1, %rd63;
cvt.u32.u64	%r97, %rd20;
shr.u64 %rd65, %rd64, %r97;
cvt.u32.u64	%r98, %rd65;
mul.lo.s32 %r99, %r98, %r1;
sub.s32 %r100, %r93, %r99;
mad.lo.s32 %r101, %r100, %r11, %r96;
mul.wide.s32 %rd66, %r76, 8;
add.s64 %rd34, %rd31, %rd66;

	ld.global.nc.f64 %fd9, [%rd34];

	mul.wide.s32 %rd67, %r101, 8;
add.s64 %rd35, %rd32, %rd67;

	ld.global.nc.f64 %fd10, [%rd35];

	fma.rn.f64 %fd26, %fd9, %fd10, %fd26;
mov.u32 %r102, %ntid.x;
add.s32 %r26, %r102, %r25;
setp.lt.s32	%p4, %r26, %r29;
mov.u32 %r135, %r26;
@%p4 bra BB28_4;

BB28_5:
mov.u32 %r104, 1;
mov.u32 %r113, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd11, %fd26; mov.b64 {lo, hi}, %fd26; shfl.down.b32 lo|p, lo, %r104, %r113; shfl.down.b32 hi|p, hi, %r104, %r113; mov.b64 r0, {lo, hi}; @p add.f64 %fd11, %fd11, r0;}

	mov.u32 %r106, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd13, %fd11; mov.b64 {lo, hi}, %fd11; shfl.down.b32 lo|p, lo, %r106, %r113; shfl.down.b32 hi|p, hi, %r106, %r113; mov.b64 r0, {lo, hi}; @p add.f64 %fd13, %fd13, r0;}

	mov.u32 %r108, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd15, %fd13; mov.b64 {lo, hi}, %fd13; shfl.down.b32 lo|p, lo, %r108, %r113; shfl.down.b32 hi|p, hi, %r108, %r113; mov.b64 r0, {lo, hi}; @p add.f64 %fd15, %fd15, r0;}

	mov.u32 %r110, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd17, %fd15; mov.b64 {lo, hi}, %fd15; shfl.down.b32 lo|p, lo, %r110, %r113; shfl.down.b32 hi|p, hi, %r110, %r113; mov.b64 r0, {lo, hi}; @p add.f64 %fd17, %fd17, r0;}

	mov.u32 %r112, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd27, %fd17; mov.b64 {lo, hi}, %fd17; shfl.down.b32 lo|p, lo, %r112, %r113; shfl.down.b32 hi|p, hi, %r112, %r113; mov.b64 r0, {lo, hi}; @p add.f64 %fd27, %fd27, r0;}

	setp.ne.s32	%p5, %r103, 0;
@%p5 bra BB28_7;

shr.u32 %r115, %r50, 5;
mul.wide.u32 %rd68, %r115, 8;
mov.u64 %rd69, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd70, %rd69, %rd68;
st.shared.f64 [%rd70+8], %fd27;

BB28_7:
setp.eq.s32	%p1, %r50, 0;
bar.sync 0;
@!%p1 bra BB28_9;
bra.uni BB28_8;

BB28_8:
ld.shared.f64 %fd21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f64 %fd22, %fd27, %fd21;
ld.shared.f64 %fd23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.f64 %fd24, %fd23, %fd22;
ld.shared.f64 %fd25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi5EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.f64 %fd27, %fd25, %fd24;

BB28_9:
setp.ne.s32	%p6, %r50, 0;
@%p6 bra BB28_11;

mul.wide.s32 %rd72, %r134, 8;
add.s64 %rd73, %rd71, %rd72;
st.global.f64 [%rd73], %fd27;

BB28_11:
bar.sync 0;
mov.u32 %r118, %nctaid.x;
add.s32 %r134, %r118, %r134;
setp.lt.s32	%p7, %r134, %r28;
@%p7 bra BB28_2;

BB28_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[144],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[24],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[24],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[144],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b32 %r<141>;
.reg .f64 %fd<28>;
.reg .b64 %rd<80>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r32, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd29, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd2+8];
ld.param.u64 %rd10, [%rd2+32];
ld.param.u64 %rd11, [%rd2+56];
ld.param.u64 %rd12, [%rd2+80];
ld.param.u64 %rd13, [%rd2+104];
ld.param.u64 %rd14, [%rd2+128];
mov.u32 %r139, %ctaid.x;
setp.ge.s32	%p2, %r139, %r32;
@%p2 bra BB29_12;

ld.param.u32 %rd15, [%rd2+136];
ld.param.u32 %rd16, [%rd2+112];
ld.param.u32 %rd17, [%rd2+88];
ld.param.u32 %rd18, [%rd2+64];
ld.param.u32 %rd19, [%rd2+40];
ld.param.u32 %rd20, [%rd2+16];
ld.param.u32 %rd21, [%rd1+136];
ld.param.u32 %rd22, [%rd1+112];
ld.param.u32 %rd23, [%rd1+88];
ld.param.u32 %rd24, [%rd1+64];
ld.param.u32 %rd25, [%rd1+40];
ld.param.u32 %rd26, [%rd1+16];

	mov.u32 %r97, %laneid;

	cvta.to.global.u64 %rd73, %rd29;

BB29_2:
mov.u32 %r34, %tid.x;
mov.f64 %fd26, 0d0000000000000000;
setp.ge.s32	%p3, %r34, %r33;
@%p3 bra BB29_5;

mov.f64 %fd26, 0d0000000000000000;
mov.u32 %r140, %r34;

BB29_4:
mov.u32 %r29, %r140;
mov.u64 %rd79, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd78, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd77, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd76, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r138, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r137, [%rd78];
ld.param.u32 %r136, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r135, [%rd78+24];
ld.param.u32 %r134, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r133, [%rd78+48];
ld.param.u32 %r132, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r131, [%rd78+72];
ld.param.u32 %r130, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r129, [%rd78+96];
ld.param.u32 %r128, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r127, [%rd78+120];
ld.param.u32 %r126, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r125, [%rd79];
ld.param.u32 %r124, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r123, [%rd79+24];
ld.param.u32 %r122, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r121, [%rd79+48];
ld.param.u32 %r120, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r119, [%rd79+72];
ld.param.u32 %r118, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r117, [%rd79+96];
ld.param.u32 %r116, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r115, [%rd79+120];
mul.lo.s32 %r114, %r139, %r33;
add.s32 %r35, %r29, %r114;
cvt.s64.s32	%rd32, %r35;
mul.lo.s64 %rd33, %rd14, %rd32;
cvt.u32.u64	%r36, %rd15;
shr.u64 %rd34, %rd33, %r36;
cvt.u32.u64	%r37, %rd34;
mul.lo.s32 %r38, %r37, %r115;
sub.s32 %r39, %r35, %r38;
mul.lo.s32 %r40, %r39, %r116;
cvt.s64.s32 %rd35, %rd34;
mul.lo.s64 %rd36, %rd13, %rd35;
cvt.u32.u64	%r41, %rd16;
shr.u64 %rd37, %rd36, %r41;
cvt.u32.u64	%r42, %rd37;
mul.lo.s32 %r43, %r42, %r117;
sub.s32 %r44, %r37, %r43;
mad.lo.s32 %r45, %r44, %r118, %r40;
cvt.s64.s32 %rd38, %rd37;
mul.lo.s64 %rd39, %rd12, %rd38;
cvt.u32.u64	%r46, %rd17;
shr.u64 %rd40, %rd39, %r46;
cvt.u32.u64	%r47, %rd40;
mul.lo.s32 %r48, %r47, %r119;
sub.s32 %r49, %r42, %r48;
mad.lo.s32 %r50, %r49, %r120, %r45;
cvt.s64.s32 %rd41, %rd40;
mul.lo.s64 %rd42, %rd11, %rd41;
cvt.u32.u64	%r51, %rd18;
shr.u64 %rd43, %rd42, %r51;
cvt.u32.u64	%r52, %rd43;
mul.lo.s32 %r53, %r52, %r121;
sub.s32 %r54, %r47, %r53;
mad.lo.s32 %r55, %r54, %r122, %r50;
cvt.s64.s32 %rd44, %rd43;
mul.lo.s64 %rd45, %rd10, %rd44;
cvt.u32.u64	%r56, %rd19;
shr.u64 %rd46, %rd45, %r56;
cvt.u32.u64	%r57, %rd46;
mul.lo.s32 %r58, %r57, %r123;
sub.s32 %r59, %r52, %r58;
mad.lo.s32 %r60, %r59, %r124, %r55;
cvt.s64.s32 %rd47, %rd46;
mul.lo.s64 %rd48, %rd9, %rd47;
cvt.u32.u64	%r61, %rd20;
shr.u64 %rd49, %rd48, %r61;
cvt.u32.u64	%r62, %rd49;
mul.lo.s32 %r63, %r62, %r125;
sub.s32 %r64, %r57, %r63;
mad.lo.s32 %r65, %r64, %r126, %r60;
cvt.s64.s32	%rd50, %r65;
mul.lo.s64 %rd51, %rd8, %rd50;
cvt.u32.u64	%r66, %rd21;
shr.u64 %rd52, %rd51, %r66;
cvt.u32.u64	%r67, %rd52;
mul.lo.s32 %r68, %r67, %r127;
sub.s32 %r69, %r65, %r68;
mul.lo.s32 %r70, %r69, %r128;
cvt.s64.s32 %rd53, %rd52;
mul.lo.s64 %rd54, %rd7, %rd53;
cvt.u32.u64	%r71, %rd22;
shr.u64 %rd55, %rd54, %r71;
cvt.u32.u64	%r72, %rd55;
mul.lo.s32 %r73, %r72, %r129;
sub.s32 %r74, %r67, %r73;
mad.lo.s32 %r75, %r74, %r130, %r70;
cvt.s64.s32 %rd56, %rd55;
mul.lo.s64 %rd57, %rd6, %rd56;
cvt.u32.u64	%r76, %rd23;
shr.u64 %rd58, %rd57, %r76;
cvt.u32.u64	%r77, %rd58;
mul.lo.s32 %r78, %r77, %r131;
sub.s32 %r79, %r72, %r78;
mad.lo.s32 %r80, %r79, %r132, %r75;
cvt.s64.s32 %rd59, %rd58;
mul.lo.s64 %rd60, %rd5, %rd59;
cvt.u32.u64	%r81, %rd24;
shr.u64 %rd61, %rd60, %r81;
cvt.u32.u64	%r82, %rd61;
mul.lo.s32 %r83, %r82, %r133;
sub.s32 %r84, %r77, %r83;
mad.lo.s32 %r85, %r84, %r134, %r80;
cvt.s64.s32 %rd62, %rd61;
mul.lo.s64 %rd63, %rd4, %rd62;
cvt.u32.u64	%r86, %rd25;
shr.u64 %rd64, %rd63, %r86;
cvt.u32.u64	%r87, %rd64;
mul.lo.s32 %r88, %r87, %r135;
sub.s32 %r89, %r82, %r88;
mad.lo.s32 %r90, %r89, %r136, %r85;
cvt.s64.s32 %rd65, %rd64;
mul.lo.s64 %rd66, %rd3, %rd65;
cvt.u32.u64	%r91, %rd26;
shr.u64 %rd67, %rd66, %r91;
cvt.u32.u64	%r92, %rd67;
mul.lo.s32 %r93, %r92, %r137;
sub.s32 %r94, %r87, %r93;
mad.lo.s32 %r95, %r94, %r138, %r90;
mul.wide.s32 %rd68, %r65, 8;
add.s64 %rd30, %rd76, %rd68;

	ld.global.nc.f64 %fd9, [%rd30];

	mul.wide.s32 %rd69, %r95, 8;
add.s64 %rd31, %rd77, %rd69;

	ld.global.nc.f64 %fd10, [%rd31];

	fma.rn.f64 %fd26, %fd9, %fd10, %fd26;
mov.u32 %r96, %ntid.x;
add.s32 %r30, %r96, %r29;
setp.lt.s32	%p4, %r30, %r33;
mov.u32 %r140, %r30;
@%p4 bra BB29_4;

BB29_5:
mov.u32 %r98, 1;
mov.u32 %r107, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd11, %fd26; mov.b64 {lo, hi}, %fd26; shfl.down.b32 lo|p, lo, %r98, %r107; shfl.down.b32 hi|p, hi, %r98, %r107; mov.b64 r0, {lo, hi}; @p add.f64 %fd11, %fd11, r0;}

	mov.u32 %r100, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd13, %fd11; mov.b64 {lo, hi}, %fd11; shfl.down.b32 lo|p, lo, %r100, %r107; shfl.down.b32 hi|p, hi, %r100, %r107; mov.b64 r0, {lo, hi}; @p add.f64 %fd13, %fd13, r0;}

	mov.u32 %r102, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd15, %fd13; mov.b64 {lo, hi}, %fd13; shfl.down.b32 lo|p, lo, %r102, %r107; shfl.down.b32 hi|p, hi, %r102, %r107; mov.b64 r0, {lo, hi}; @p add.f64 %fd15, %fd15, r0;}

	mov.u32 %r104, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd17, %fd15; mov.b64 {lo, hi}, %fd15; shfl.down.b32 lo|p, lo, %r104, %r107; shfl.down.b32 hi|p, hi, %r104, %r107; mov.b64 r0, {lo, hi}; @p add.f64 %fd17, %fd17, r0;}

	mov.u32 %r106, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd27, %fd17; mov.b64 {lo, hi}, %fd17; shfl.down.b32 lo|p, lo, %r106, %r107; shfl.down.b32 hi|p, hi, %r106, %r107; mov.b64 r0, {lo, hi}; @p add.f64 %fd27, %fd27, r0;}

	setp.ne.s32	%p5, %r97, 0;
@%p5 bra BB29_7;

shr.u32 %r109, %r34, 5;
mul.wide.u32 %rd70, %r109, 8;
mov.u64 %rd71, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd72, %rd71, %rd70;
st.shared.f64 [%rd72+8], %fd27;

BB29_7:
setp.eq.s32	%p1, %r34, 0;
bar.sync 0;
@!%p1 bra BB29_9;
bra.uni BB29_8;

BB29_8:
ld.shared.f64 %fd21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f64 %fd22, %fd27, %fd21;
ld.shared.f64 %fd23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.f64 %fd24, %fd23, %fd22;
ld.shared.f64 %fd25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.f64 %fd27, %fd25, %fd24;

BB29_9:
setp.ne.s32	%p6, %r34, 0;
@%p6 bra BB29_11;

mul.wide.s32 %rd74, %r139, 8;
add.s64 %rd75, %rd73, %rd74;
st.global.f64 [%rd75], %fd27;

BB29_11:
bar.sync 0;
ld.param.u32 %r113, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi6EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r112, %nctaid.x;
add.s32 %r139, %r112, %r139;
setp.lt.s32	%p7, %r139, %r113;
@%p7 bra BB29_2;

BB29_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[168],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[28],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[28],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[168],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b32 %r<159>;
.reg .f64 %fd<28>;
.reg .b64 %rd<90>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r36, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd33, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd1+152];
ld.param.u64 %rd10, [%rd2+8];
ld.param.u64 %rd11, [%rd2+32];
ld.param.u64 %rd12, [%rd2+56];
ld.param.u64 %rd13, [%rd2+80];
ld.param.u64 %rd14, [%rd2+104];
ld.param.u64 %rd15, [%rd2+128];
ld.param.u64 %rd16, [%rd2+152];
mov.u32 %r157, %ctaid.x;
setp.ge.s32	%p2, %r157, %r36;
@%p2 bra BB30_12;

ld.param.u32 %rd17, [%rd2+160];
ld.param.u32 %rd18, [%rd2+136];
ld.param.u32 %rd19, [%rd2+112];
ld.param.u32 %rd20, [%rd2+88];
ld.param.u32 %rd21, [%rd2+64];
ld.param.u32 %rd22, [%rd2+40];
ld.param.u32 %rd23, [%rd2+16];
ld.param.u32 %rd24, [%rd1+160];
ld.param.u32 %rd25, [%rd1+136];
ld.param.u32 %rd26, [%rd1+112];
ld.param.u32 %rd27, [%rd1+88];
ld.param.u32 %rd28, [%rd1+64];
ld.param.u32 %rd29, [%rd1+40];
ld.param.u32 %rd30, [%rd1+16];

	mov.u32 %r111, %laneid;

	cvta.to.global.u64 %rd83, %rd33;

BB30_2:
mov.u32 %r38, %tid.x;
mov.f64 %fd26, 0d0000000000000000;
setp.ge.s32	%p3, %r38, %r37;
@%p3 bra BB30_5;

mov.f64 %fd26, 0d0000000000000000;
mov.u32 %r158, %r38;

BB30_4:
mov.u32 %r33, %r158;
mov.u64 %rd89, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd88, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd87, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd86, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r156, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r155, [%rd88];
ld.param.u32 %r154, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r153, [%rd88+24];
ld.param.u32 %r152, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r151, [%rd88+48];
ld.param.u32 %r150, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r149, [%rd88+72];
ld.param.u32 %r148, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r147, [%rd88+96];
ld.param.u32 %r146, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r145, [%rd88+120];
ld.param.u32 %r144, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+24];
ld.param.u32 %r143, [%rd88+144];
ld.param.u32 %r142, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r141, [%rd89];
ld.param.u32 %r140, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r139, [%rd89+24];
ld.param.u32 %r138, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r137, [%rd89+48];
ld.param.u32 %r136, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r135, [%rd89+72];
ld.param.u32 %r134, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r133, [%rd89+96];
ld.param.u32 %r132, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r131, [%rd89+120];
ld.param.u32 %r130, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+24];
ld.param.u32 %r129, [%rd89+144];
mul.lo.s32 %r128, %r157, %r37;
add.s32 %r39, %r33, %r128;
cvt.s64.s32	%rd36, %r39;
mul.lo.s64 %rd37, %rd16, %rd36;
cvt.u32.u64	%r40, %rd17;
shr.u64 %rd38, %rd37, %r40;
cvt.u32.u64	%r41, %rd38;
mul.lo.s32 %r42, %r41, %r129;
sub.s32 %r43, %r39, %r42;
mul.lo.s32 %r44, %r43, %r130;
cvt.s64.s32 %rd39, %rd38;
mul.lo.s64 %rd40, %rd15, %rd39;
cvt.u32.u64	%r45, %rd18;
shr.u64 %rd41, %rd40, %r45;
cvt.u32.u64	%r46, %rd41;
mul.lo.s32 %r47, %r46, %r131;
sub.s32 %r48, %r41, %r47;
mad.lo.s32 %r49, %r48, %r132, %r44;
cvt.s64.s32 %rd42, %rd41;
mul.lo.s64 %rd43, %rd14, %rd42;
cvt.u32.u64	%r50, %rd19;
shr.u64 %rd44, %rd43, %r50;
cvt.u32.u64	%r51, %rd44;
mul.lo.s32 %r52, %r51, %r133;
sub.s32 %r53, %r46, %r52;
mad.lo.s32 %r54, %r53, %r134, %r49;
cvt.s64.s32 %rd45, %rd44;
mul.lo.s64 %rd46, %rd13, %rd45;
cvt.u32.u64	%r55, %rd20;
shr.u64 %rd47, %rd46, %r55;
cvt.u32.u64	%r56, %rd47;
mul.lo.s32 %r57, %r56, %r135;
sub.s32 %r58, %r51, %r57;
mad.lo.s32 %r59, %r58, %r136, %r54;
cvt.s64.s32 %rd48, %rd47;
mul.lo.s64 %rd49, %rd12, %rd48;
cvt.u32.u64	%r60, %rd21;
shr.u64 %rd50, %rd49, %r60;
cvt.u32.u64	%r61, %rd50;
mul.lo.s32 %r62, %r61, %r137;
sub.s32 %r63, %r56, %r62;
mad.lo.s32 %r64, %r63, %r138, %r59;
cvt.s64.s32 %rd51, %rd50;
mul.lo.s64 %rd52, %rd11, %rd51;
cvt.u32.u64	%r65, %rd22;
shr.u64 %rd53, %rd52, %r65;
cvt.u32.u64	%r66, %rd53;
mul.lo.s32 %r67, %r66, %r139;
sub.s32 %r68, %r61, %r67;
mad.lo.s32 %r69, %r68, %r140, %r64;
cvt.s64.s32 %rd54, %rd53;
mul.lo.s64 %rd55, %rd10, %rd54;
cvt.u32.u64	%r70, %rd23;
shr.u64 %rd56, %rd55, %r70;
cvt.u32.u64	%r71, %rd56;
mul.lo.s32 %r72, %r71, %r141;
sub.s32 %r73, %r66, %r72;
mad.lo.s32 %r74, %r73, %r142, %r69;
cvt.s64.s32	%rd57, %r74;
mul.lo.s64 %rd58, %rd9, %rd57;
cvt.u32.u64	%r75, %rd24;
shr.u64 %rd59, %rd58, %r75;
cvt.u32.u64	%r76, %rd59;
mul.lo.s32 %r77, %r76, %r143;
sub.s32 %r78, %r74, %r77;
mul.lo.s32 %r79, %r78, %r144;
cvt.s64.s32 %rd60, %rd59;
mul.lo.s64 %rd61, %rd8, %rd60;
cvt.u32.u64	%r80, %rd25;
shr.u64 %rd62, %rd61, %r80;
cvt.u32.u64	%r81, %rd62;
mul.lo.s32 %r82, %r81, %r145;
sub.s32 %r83, %r76, %r82;
mad.lo.s32 %r84, %r83, %r146, %r79;
cvt.s64.s32 %rd63, %rd62;
mul.lo.s64 %rd64, %rd7, %rd63;
cvt.u32.u64	%r85, %rd26;
shr.u64 %rd65, %rd64, %r85;
cvt.u32.u64	%r86, %rd65;
mul.lo.s32 %r87, %r86, %r147;
sub.s32 %r88, %r81, %r87;
mad.lo.s32 %r89, %r88, %r148, %r84;
cvt.s64.s32 %rd66, %rd65;
mul.lo.s64 %rd67, %rd6, %rd66;
cvt.u32.u64	%r90, %rd27;
shr.u64 %rd68, %rd67, %r90;
cvt.u32.u64	%r91, %rd68;
mul.lo.s32 %r92, %r91, %r149;
sub.s32 %r93, %r86, %r92;
mad.lo.s32 %r94, %r93, %r150, %r89;
cvt.s64.s32 %rd69, %rd68;
mul.lo.s64 %rd70, %rd5, %rd69;
cvt.u32.u64	%r95, %rd28;
shr.u64 %rd71, %rd70, %r95;
cvt.u32.u64	%r96, %rd71;
mul.lo.s32 %r97, %r96, %r151;
sub.s32 %r98, %r91, %r97;
mad.lo.s32 %r99, %r98, %r152, %r94;
cvt.s64.s32 %rd72, %rd71;
mul.lo.s64 %rd73, %rd4, %rd72;
cvt.u32.u64	%r100, %rd29;
shr.u64 %rd74, %rd73, %r100;
cvt.u32.u64	%r101, %rd74;
mul.lo.s32 %r102, %r101, %r153;
sub.s32 %r103, %r96, %r102;
mad.lo.s32 %r104, %r103, %r154, %r99;
cvt.s64.s32 %rd75, %rd74;
mul.lo.s64 %rd76, %rd3, %rd75;
cvt.u32.u64	%r105, %rd30;
shr.u64 %rd77, %rd76, %r105;
cvt.u32.u64	%r106, %rd77;
mul.lo.s32 %r107, %r106, %r155;
sub.s32 %r108, %r101, %r107;
mad.lo.s32 %r109, %r108, %r156, %r104;
mul.wide.s32 %rd78, %r74, 8;
add.s64 %rd34, %rd86, %rd78;

	ld.global.nc.f64 %fd9, [%rd34];

	mul.wide.s32 %rd79, %r109, 8;
add.s64 %rd35, %rd87, %rd79;

	ld.global.nc.f64 %fd10, [%rd35];

	fma.rn.f64 %fd26, %fd9, %fd10, %fd26;
mov.u32 %r110, %ntid.x;
add.s32 %r34, %r110, %r33;
setp.lt.s32	%p4, %r34, %r37;
mov.u32 %r158, %r34;
@%p4 bra BB30_4;

BB30_5:
mov.u32 %r112, 1;
mov.u32 %r121, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd11, %fd26; mov.b64 {lo, hi}, %fd26; shfl.down.b32 lo|p, lo, %r112, %r121; shfl.down.b32 hi|p, hi, %r112, %r121; mov.b64 r0, {lo, hi}; @p add.f64 %fd11, %fd11, r0;}

	mov.u32 %r114, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd13, %fd11; mov.b64 {lo, hi}, %fd11; shfl.down.b32 lo|p, lo, %r114, %r121; shfl.down.b32 hi|p, hi, %r114, %r121; mov.b64 r0, {lo, hi}; @p add.f64 %fd13, %fd13, r0;}

	mov.u32 %r116, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd15, %fd13; mov.b64 {lo, hi}, %fd13; shfl.down.b32 lo|p, lo, %r116, %r121; shfl.down.b32 hi|p, hi, %r116, %r121; mov.b64 r0, {lo, hi}; @p add.f64 %fd15, %fd15, r0;}

	mov.u32 %r118, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd17, %fd15; mov.b64 {lo, hi}, %fd15; shfl.down.b32 lo|p, lo, %r118, %r121; shfl.down.b32 hi|p, hi, %r118, %r121; mov.b64 r0, {lo, hi}; @p add.f64 %fd17, %fd17, r0;}

	mov.u32 %r120, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd27, %fd17; mov.b64 {lo, hi}, %fd17; shfl.down.b32 lo|p, lo, %r120, %r121; shfl.down.b32 hi|p, hi, %r120, %r121; mov.b64 r0, {lo, hi}; @p add.f64 %fd27, %fd27, r0;}

	setp.ne.s32	%p5, %r111, 0;
@%p5 bra BB30_7;

shr.u32 %r123, %r38, 5;
mul.wide.u32 %rd80, %r123, 8;
mov.u64 %rd81, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd82, %rd81, %rd80;
st.shared.f64 [%rd82+8], %fd27;

BB30_7:
setp.eq.s32	%p1, %r38, 0;
bar.sync 0;
@!%p1 bra BB30_9;
bra.uni BB30_8;

BB30_8:
ld.shared.f64 %fd21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f64 %fd22, %fd27, %fd21;
ld.shared.f64 %fd23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.f64 %fd24, %fd23, %fd22;
ld.shared.f64 %fd25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.f64 %fd27, %fd25, %fd24;

BB30_9:
setp.ne.s32	%p6, %r38, 0;
@%p6 bra BB30_11;

mul.wide.s32 %rd84, %r157, 8;
add.s64 %rd85, %rd83, %rd84;
st.global.f64 [%rd85], %fd27;

BB30_11:
bar.sync 0;
ld.param.u32 %r127, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi7EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r126, %nctaid.x;
add.s32 %r157, %r126, %r157;
setp.lt.s32	%p7, %r157, %r127;
@%p7 bra BB30_2;

BB30_12:
ret;
}


.visible .entry _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_(
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0,
.param .u32 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1,
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2[192],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3[32],
.param .align 4 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4[32],
.param .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5[192],
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7,
.param .u64 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8
)
{
.reg .pred %p<8>;
.reg .b32 %r<177>;
.reg .f64 %fd<28>;
.reg .b64 %rd<100>;

	.shared .align 8 .b8 _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage[48];

ld.param.u32 %r40, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
ld.param.u32 %r41, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_1];
ld.param.u64 %rd37, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_8];
mov.u64 %rd1, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
mov.u64 %rd2, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
ld.param.u64 %rd3, [%rd1+8];
ld.param.u64 %rd4, [%rd1+32];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+80];
ld.param.u64 %rd7, [%rd1+104];
ld.param.u64 %rd8, [%rd1+128];
ld.param.u64 %rd9, [%rd1+152];
ld.param.u64 %rd10, [%rd1+176];
ld.param.u64 %rd11, [%rd2+8];
ld.param.u64 %rd12, [%rd2+32];
ld.param.u64 %rd13, [%rd2+56];
ld.param.u64 %rd14, [%rd2+80];
ld.param.u64 %rd15, [%rd2+104];
ld.param.u64 %rd16, [%rd2+128];
ld.param.u64 %rd17, [%rd2+152];
ld.param.u64 %rd18, [%rd2+176];
mov.u32 %r175, %ctaid.x;
setp.ge.s32	%p2, %r175, %r40;
@%p2 bra BB31_12;

ld.param.u32 %rd19, [%rd2+184];
ld.param.u32 %rd20, [%rd2+160];
ld.param.u32 %rd21, [%rd2+136];
ld.param.u32 %rd22, [%rd2+112];
ld.param.u32 %rd23, [%rd2+88];
ld.param.u32 %rd24, [%rd2+64];
ld.param.u32 %rd25, [%rd2+40];
ld.param.u32 %rd26, [%rd2+16];
ld.param.u32 %rd27, [%rd1+184];
ld.param.u32 %rd28, [%rd1+160];
ld.param.u32 %rd29, [%rd1+136];
ld.param.u32 %rd30, [%rd1+112];
ld.param.u32 %rd31, [%rd1+88];
ld.param.u32 %rd32, [%rd1+64];
ld.param.u32 %rd33, [%rd1+40];
ld.param.u32 %rd34, [%rd1+16];

	mov.u32 %r125, %laneid;

	cvta.to.global.u64 %rd93, %rd37;

BB31_2:
mov.u32 %r42, %tid.x;
mov.f64 %fd26, 0d0000000000000000;
setp.ge.s32	%p3, %r42, %r41;
@%p3 bra BB31_5;

mov.f64 %fd26, 0d0000000000000000;
mov.u32 %r176, %r42;

BB31_4:
mov.u32 %r37, %r176;
mov.u64 %rd99, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_5;
mov.u64 %rd98, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_2;
ld.param.u64 %rd97, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_7];
ld.param.u64 %rd96, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_6];
ld.param.u32 %r174, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4];
ld.param.u32 %r173, [%rd98];
ld.param.u32 %r172, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+4];
ld.param.u32 %r171, [%rd98+24];
ld.param.u32 %r170, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+8];
ld.param.u32 %r169, [%rd98+48];
ld.param.u32 %r168, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+12];
ld.param.u32 %r167, [%rd98+72];
ld.param.u32 %r166, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+16];
ld.param.u32 %r165, [%rd98+96];
ld.param.u32 %r164, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+20];
ld.param.u32 %r163, [%rd98+120];
ld.param.u32 %r162, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+24];
ld.param.u32 %r161, [%rd98+144];
ld.param.u32 %r160, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_4+28];
ld.param.u32 %r159, [%rd98+168];
ld.param.u32 %r158, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3];
ld.param.u32 %r157, [%rd99];
ld.param.u32 %r156, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+4];
ld.param.u32 %r155, [%rd99+24];
ld.param.u32 %r154, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+8];
ld.param.u32 %r153, [%rd99+48];
ld.param.u32 %r152, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+12];
ld.param.u32 %r151, [%rd99+72];
ld.param.u32 %r150, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+16];
ld.param.u32 %r149, [%rd99+96];
ld.param.u32 %r148, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+20];
ld.param.u32 %r147, [%rd99+120];
ld.param.u32 %r146, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+24];
ld.param.u32 %r145, [%rd99+144];
ld.param.u32 %r144, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_3+28];
ld.param.u32 %r143, [%rd99+168];
mul.lo.s32 %r142, %r175, %r41;
add.s32 %r43, %r37, %r142;
cvt.s64.s32	%rd40, %r43;
mul.lo.s64 %rd41, %rd18, %rd40;
cvt.u32.u64	%r44, %rd19;
shr.u64 %rd42, %rd41, %r44;
cvt.u32.u64	%r45, %rd42;
mul.lo.s32 %r46, %r45, %r143;
sub.s32 %r47, %r43, %r46;
mul.lo.s32 %r48, %r47, %r144;
cvt.s64.s32 %rd43, %rd42;
mul.lo.s64 %rd44, %rd17, %rd43;
cvt.u32.u64	%r49, %rd20;
shr.u64 %rd45, %rd44, %r49;
cvt.u32.u64	%r50, %rd45;
mul.lo.s32 %r51, %r50, %r145;
sub.s32 %r52, %r45, %r51;
mad.lo.s32 %r53, %r52, %r146, %r48;
cvt.s64.s32 %rd46, %rd45;
mul.lo.s64 %rd47, %rd16, %rd46;
cvt.u32.u64	%r54, %rd21;
shr.u64 %rd48, %rd47, %r54;
cvt.u32.u64	%r55, %rd48;
mul.lo.s32 %r56, %r55, %r147;
sub.s32 %r57, %r50, %r56;
mad.lo.s32 %r58, %r57, %r148, %r53;
cvt.s64.s32 %rd49, %rd48;
mul.lo.s64 %rd50, %rd15, %rd49;
cvt.u32.u64	%r59, %rd22;
shr.u64 %rd51, %rd50, %r59;
cvt.u32.u64	%r60, %rd51;
mul.lo.s32 %r61, %r60, %r149;
sub.s32 %r62, %r55, %r61;
mad.lo.s32 %r63, %r62, %r150, %r58;
cvt.s64.s32 %rd52, %rd51;
mul.lo.s64 %rd53, %rd14, %rd52;
cvt.u32.u64	%r64, %rd23;
shr.u64 %rd54, %rd53, %r64;
cvt.u32.u64	%r65, %rd54;
mul.lo.s32 %r66, %r65, %r151;
sub.s32 %r67, %r60, %r66;
mad.lo.s32 %r68, %r67, %r152, %r63;
cvt.s64.s32 %rd55, %rd54;
mul.lo.s64 %rd56, %rd13, %rd55;
cvt.u32.u64	%r69, %rd24;
shr.u64 %rd57, %rd56, %r69;
cvt.u32.u64	%r70, %rd57;
mul.lo.s32 %r71, %r70, %r153;
sub.s32 %r72, %r65, %r71;
mad.lo.s32 %r73, %r72, %r154, %r68;
cvt.s64.s32 %rd58, %rd57;
mul.lo.s64 %rd59, %rd12, %rd58;
cvt.u32.u64	%r74, %rd25;
shr.u64 %rd60, %rd59, %r74;
cvt.u32.u64	%r75, %rd60;
mul.lo.s32 %r76, %r75, %r155;
sub.s32 %r77, %r70, %r76;
mad.lo.s32 %r78, %r77, %r156, %r73;
cvt.s64.s32 %rd61, %rd60;
mul.lo.s64 %rd62, %rd11, %rd61;
cvt.u32.u64	%r79, %rd26;
shr.u64 %rd63, %rd62, %r79;
cvt.u32.u64	%r80, %rd63;
mul.lo.s32 %r81, %r80, %r157;
sub.s32 %r82, %r75, %r81;
mad.lo.s32 %r83, %r82, %r158, %r78;
cvt.s64.s32	%rd64, %r83;
mul.lo.s64 %rd65, %rd10, %rd64;
cvt.u32.u64	%r84, %rd27;
shr.u64 %rd66, %rd65, %r84;
cvt.u32.u64	%r85, %rd66;
mul.lo.s32 %r86, %r85, %r159;
sub.s32 %r87, %r83, %r86;
mul.lo.s32 %r88, %r87, %r160;
cvt.s64.s32 %rd67, %rd66;
mul.lo.s64 %rd68, %rd9, %rd67;
cvt.u32.u64	%r89, %rd28;
shr.u64 %rd69, %rd68, %r89;
cvt.u32.u64	%r90, %rd69;
mul.lo.s32 %r91, %r90, %r161;
sub.s32 %r92, %r85, %r91;
mad.lo.s32 %r93, %r92, %r162, %r88;
cvt.s64.s32 %rd70, %rd69;
mul.lo.s64 %rd71, %rd8, %rd70;
cvt.u32.u64	%r94, %rd29;
shr.u64 %rd72, %rd71, %r94;
cvt.u32.u64	%r95, %rd72;
mul.lo.s32 %r96, %r95, %r163;
sub.s32 %r97, %r90, %r96;
mad.lo.s32 %r98, %r97, %r164, %r93;
cvt.s64.s32 %rd73, %rd72;
mul.lo.s64 %rd74, %rd7, %rd73;
cvt.u32.u64	%r99, %rd30;
shr.u64 %rd75, %rd74, %r99;
cvt.u32.u64	%r100, %rd75;
mul.lo.s32 %r101, %r100, %r165;
sub.s32 %r102, %r95, %r101;
mad.lo.s32 %r103, %r102, %r166, %r98;
cvt.s64.s32 %rd76, %rd75;
mul.lo.s64 %rd77, %rd6, %rd76;
cvt.u32.u64	%r104, %rd31;
shr.u64 %rd78, %rd77, %r104;
cvt.u32.u64	%r105, %rd78;
mul.lo.s32 %r106, %r105, %r167;
sub.s32 %r107, %r100, %r106;
mad.lo.s32 %r108, %r107, %r168, %r103;
cvt.s64.s32 %rd79, %rd78;
mul.lo.s64 %rd80, %rd5, %rd79;
cvt.u32.u64	%r109, %rd32;
shr.u64 %rd81, %rd80, %r109;
cvt.u32.u64	%r110, %rd81;
mul.lo.s32 %r111, %r110, %r169;
sub.s32 %r112, %r105, %r111;
mad.lo.s32 %r113, %r112, %r170, %r108;
cvt.s64.s32 %rd82, %rd81;
mul.lo.s64 %rd83, %rd4, %rd82;
cvt.u32.u64	%r114, %rd33;
shr.u64 %rd84, %rd83, %r114;
cvt.u32.u64	%r115, %rd84;
mul.lo.s32 %r116, %r115, %r171;
sub.s32 %r117, %r110, %r116;
mad.lo.s32 %r118, %r117, %r172, %r113;
cvt.s64.s32 %rd85, %rd84;
mul.lo.s64 %rd86, %rd3, %rd85;
cvt.u32.u64	%r119, %rd34;
shr.u64 %rd87, %rd86, %r119;
cvt.u32.u64	%r120, %rd87;
mul.lo.s32 %r121, %r120, %r173;
sub.s32 %r122, %r115, %r121;
mad.lo.s32 %r123, %r122, %r174, %r118;
mul.wide.s32 %rd88, %r83, 8;
add.s64 %rd38, %rd96, %rd88;

	ld.global.nc.f64 %fd9, [%rd38];

	mul.wide.s32 %rd89, %r123, 8;
add.s64 %rd39, %rd97, %rd89;

	ld.global.nc.f64 %fd10, [%rd39];

	fma.rn.f64 %fd26, %fd9, %fd10, %fd26;
mov.u32 %r124, %ntid.x;
add.s32 %r38, %r124, %r37;
setp.lt.s32	%p4, %r38, %r41;
mov.u32 %r176, %r38;
@%p4 bra BB31_4;

BB31_5:
mov.u32 %r126, 1;
mov.u32 %r135, 31;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd11, %fd26; mov.b64 {lo, hi}, %fd26; shfl.down.b32 lo|p, lo, %r126, %r135; shfl.down.b32 hi|p, hi, %r126, %r135; mov.b64 r0, {lo, hi}; @p add.f64 %fd11, %fd11, r0;}

	mov.u32 %r128, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd13, %fd11; mov.b64 {lo, hi}, %fd11; shfl.down.b32 lo|p, lo, %r128, %r135; shfl.down.b32 hi|p, hi, %r128, %r135; mov.b64 r0, {lo, hi}; @p add.f64 %fd13, %fd13, r0;}

	mov.u32 %r130, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd15, %fd13; mov.b64 {lo, hi}, %fd13; shfl.down.b32 lo|p, lo, %r130, %r135; shfl.down.b32 hi|p, hi, %r130, %r135; mov.b64 r0, {lo, hi}; @p add.f64 %fd15, %fd15, r0;}

	mov.u32 %r132, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd17, %fd15; mov.b64 {lo, hi}, %fd15; shfl.down.b32 lo|p, lo, %r132, %r135; shfl.down.b32 hi|p, hi, %r132, %r135; mov.b64 r0, {lo, hi}; @p add.f64 %fd17, %fd17, r0;}

	mov.u32 %r134, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; .reg .f64 r0; mov.b64 %fd27, %fd17; mov.b64 {lo, hi}, %fd17; shfl.down.b32 lo|p, lo, %r134, %r135; shfl.down.b32 hi|p, hi, %r134, %r135; mov.b64 r0, {lo, hi}; @p add.f64 %fd27, %fd27, r0;}

	setp.ne.s32	%p5, %r125, 0;
@%p5 bra BB31_7;

shr.u32 %r137, %r42, 5;
mul.wide.u32 %rd90, %r137, 8;
mov.u64 %rd91, _ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage;
add.s64 %rd92, %rd91, %rd90;
st.shared.f64 [%rd92+8], %fd27;

BB31_7:
setp.eq.s32	%p1, %r42, 0;
bar.sync 0;
@!%p1 bra BB31_9;
bra.uni BB31_8;

BB31_8:
ld.shared.f64 %fd21, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+16];
add.f64 %fd22, %fd27, %fd21;
ld.shared.f64 %fd23, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+24];
add.f64 %fd24, %fd23, %fd22;
ld.shared.f64 %fd25, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9_$__cuda_local_var_270927_68_non_const_temp_storage+32];
add.f64 %fd27, %fd25, %fd24;

BB31_9:
setp.ne.s32	%p6, %r42, 0;
@%p6 bra BB31_11;

mul.wide.s32 %rd94, %r175, 8;
add.s64 %rd95, %rd93, %rd94;
st.global.f64 [%rd95], %fd27;

BB31_11:
bar.sync 0;
ld.param.u32 %r141, [_ZN6caffe277_GLOBAL__N__53_tmpxft_00006502_00000000_7_elementwise_mul_op_cpp1_ii_d088445e28ComputeMulGradientCUDAKernelIddLi8EEEviiNS_11SimpleArrayINS_12FixedDivisorIiEEXT1_EEENS2_IiXT1_EEENS2_IiXT1_EEENS2_IS4_XT1_EEEPKT_PKT0_PS9__param_0];
mov.u32 %r140, %nctaid.x;
add.s32 %r175, %r140, %r175;
setp.lt.s32	%p7, %r175, %r141;
@%p7 bra BB31_2;

BB31_12:
ret;
}


.visible .entry _ZN3cub11EmptyKernelIvEEvv(

)
{



ret;
}


