<?xml version="1.0" encoding="UTF-8"?>
<module id="SRAMCTRL" HW_revision="" XML_version="1.0" description="System SRAM Controller" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
   <register acronym="DESC" width="32" description="
This register identifies the peripheral
" id="DESC" offset="0x0">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Module identifier" id="MODID" resetval="0x1a48">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="64 B Standard IP MMR block$lt;br$gt;0: STDIP MMRs do not exist$lt;br$gt;1:15: These MMRs begin at offset 64*STDIPOFF from IP base address" id="STDIPOFF" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="IP Instance number" id="INSTIDX" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Major revision" id="MAJREV" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="Minor revision" id="MINREV" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DTB" width="32" description="
This bit field is used to select DTB mux digital inputs
" id="DTB" offset="0x64">
      <bitfield range="" begin="31" width="30" end="2" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="2" end="0" rwaccess="RW" description="DTB Selection" id="SEL" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="CFG" width="32" description="
Configuration Register
" id="CFG" offset="0x100">
      <bitfield range="" begin="31" width="23" end="9" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED9" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="SRAM Parity Debug Enable." id="PARDBGEN" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable Parity Debug. An address offset can be written to PARDBG.ADDR and parity errors will be generated on reads from within this offset" description="Enable Parity Debug. An address offset can be written to PARDBG.ADDR and parity errors will be generated on reads from within this offset"/>
         <bitenum id="DIS" value="0" token="Disable Parity Debug. Normal operation" description="Disable Parity Debug. Normal operation"/>
      </bitfield>
      <bitfield range="" begin="7" width="7" end="1" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="SRAM Parity Enable." id="PAREN" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable Parity" description="Enable Parity"/>
         <bitenum id="DIS" value="0" token="Disable Parity" description="Disable Parity"/>
      </bitfield>
   </register>
   <register acronym="INITSEL" width="32" description="
Initilizataion Select Register.
" id="INITSEL" offset="0x104">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Bank Select. Bit[0]:Bank-0 Bit[1]:Bank-1 ... Bit[n]:Bank-n" id="SEL" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="INITTRIG" width="32" description="
Initilizataion Select Register. This register is writable only if CFG.LOCKDIS = 1
" id="INITTRIG" offset="0x108">
      <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Trigger Initilization. All banks with its INIT.SEL[x] bit set to 1 will be initilizaed. This bit will auto clear once initlization is complete" id="TRG" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="INITSTAT" width="32" description="
Initilizataion Status
" id="INITSTAT" offset="0x10c">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Each bit indicate that corresponding bank is getting initialzed" id="BUSY" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="PARDBG" width="32" description="
Parity error check debug address setting
" id="PARDBG" offset="0x110">
      <bitfield range="" begin="31" width="12" end="20" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED20" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="19" width="18" end="2" rwaccess="RW" description="Debug Parity Error Address Offset.##br##When CFG.PARDBGEN is 1, this field is used to set a parity debug address offset. Writes within this address offset will force incorrect parity bits to be stored together with the data written. The following reads within this same address offset will thus result in parity errors to be generated." id="ADDR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="2" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="PARERR" width="32" description="
Parity error
" id="PARERR" offset="0x114">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Parity Error Address Offset.##br##This holds the address offset that first generated the parity error and an interrupt is generated. ##br##This register is &#39;Clear-On-Read&#39;" id="ADDR" resetval="0x0">
      </bitfield>
   </register>
</module>
