// Seed: 3951851810
module module_0 (
    output supply1 id_0,
    output uwire   id_1
);
  logic id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    output wire id_3,
    inout wire id_4,
    output uwire id_5,
    output supply0 id_6,
    output wand id_7,
    input wor id_8,
    input supply0 id_9,
    input tri id_10
);
  assign id_6 = 1;
  module_0 modCall_1 (
      id_2,
      id_7
  );
endmodule
