<?xml version="1.0" ?>
<FitData version="" layout_name="Intel(R) MeteorLake M Chipset - Corporate - SPI">
   <GlobalSettings label="Global Settings">
      <ImageSettings label="Image Settings">
         <BuildOutputFilename value="$DestDir$/image.bin" label="Output Path" help_text="Name of the output binary file. In case of multiple binaries, their names will be exactly as the name of the first binary with a suffix number, for example: image.bin (1st binary) ,image1.bin, image2.bin etc." key="GlobalData:ImageInfoDataBucket:BuildOutputFilename"/>
         <OutputConfigXmlFileName value="$DestDir$/Untitled.xml" label="Output Config XML Path" help_text="" key="GlobalData:ImageInfoDataBucket:OutputConfigXmlFileName"/>
         <NumberOfImageSubdivisions value="1" label="Number of Image Subdivisions" help_text="Number of output binaries. In case of multiple binaries, their names will be exactly as the name of the first binary with a suffix number, for example: image.bin (1st binary) ,image1.bin, image2.bin etc." key="GlobalData:ImageInfoDataBucket:NumberOfImageSubdivisions"/>
         <ImageSubdivisionsSizes value="32" label="Image Subdivisions Sizes" help_text="Size of each output binary, the values should be separated by ',' (comma). For example if Number of Image Subdivisions is 2 then a possible value would be '32,8'. Use NA to build without size restriction and set NumberOfImageSubdivisions to 1." key="GlobalData:ImageInfoDataBucket:ImageSubdivisionsSizes"/>
         <ImageSubdivisionsSizesUnit value="MB" value_list="['Bytes', 'KB', 'MB', 'GB']" label="Image Subdivisions Sizes Unit" help_text="Units for output binaries sizes" key="GlobalData:ImageInfoDataBucket:ImageSubdivisionsSizesUnit"/>
      </ImageSettings>
      <IfwiSettings label="Ifwi Settings">
         <MeuToolPath value="" label="Intel(R) Manifest Extension Utility Path" help_text="" key="ManifestSigningUtilPlugin:SigningContainer:MeuToolPath"/>
         <OpenSSLToolPath value="" label="Open SSL Signing Tool Path" help_text="" key="ManifestSigningUtilPlugin:SigningContainer:OpenSSLToolPath"/>
         <SigningEnabled value="Disabled" value_list="['Disabled', 'Enabled']" label="Signing Enabled" help_text="" key="ManifestSigningUtilPlugin:SigningContainer:SigningEnabled"/>
         <RegionOrder value="536241" label="Region Order" help_text="1=BiosRegion, 2=CseRegion, 3=GbeRegion, 4=PdrRegion, 5=EcRegion, 6=EseRbRegion  It is important to note that there is an additional region called the Padding region where all unused space in the IFWI is stored. The region resides either before BIOS's default location or at the end of the IFWI if BIOS's location is changed by the user." key="GlobalData:ImageInfoDataBucket:RegionOrder"/>
         <IfwiBuildVersion value="0x0" label="Ifwi Image Version" help_text="32-bit value to use as the IFWI build version number" key="GlobalData:ImageInfoDataBucket:IfwiBuildVersion"/>
      </IfwiSettings>
      <PathVars label="Path Vars">
         <WorkingDir value="." label="$WorkingDir$" help_text="Path for environment variable $WorkingDir$" key="GlobalData:EnvironmentVariablesDataBucket:WorkingDir"/>
         <SourceDir value="." label="$SourceDir$" help_text="Path for environment variable $SourceDir$" key="GlobalData:EnvironmentVariablesDataBucket:SourceDir"/>
         <DestDir value="." label="$DestDir$" help_text="Path for environment variable $DestDir$" key="GlobalData:EnvironmentVariablesDataBucket:DestDir"/>
         <UserVar1 value="." label="$UserVar1$" help_text="Path for environment variable $UserVar1$" key="GlobalData:EnvironmentVariablesDataBucket:UserVar1"/>
         <UserVar2 value="." label="$UserVar2$" help_text="Path for environment variable $UserVar2$" key="GlobalData:EnvironmentVariablesDataBucket:UserVar2"/>
         <UserVar3 value="." label="$UserVar3$" help_text="Path for environment variable $UserVar3$" key="GlobalData:EnvironmentVariablesDataBucket:UserVar3"/>
      </PathVars>
   </GlobalSettings>
   <FlashLayout label="Flash Layout">
      <DescriptorRegion label="Descriptor Region">
         <DescriptorHashCalc value="Enabled" value_list="['Disabled', 'Enabled']" label="Descriptor Hash calculation" help_text="Enabling this feature will allow MFIT and FPT tools to calculate and set descriptor hash. Hash is required when SPI descriptor resiliency is enabled on platform. Disabling this setting will result in skipping the descriptor hash calculation process" key="DescriptorPlugin:DescriptorHash:DescriptorHashCalc"/>
         <DescSigningKey value="" label="Descriptor Debug Signing Key" help_text="This is the path to the private debug key used to sign the Descriptor, while public key hash of it is included in the OEM hash manifest.  This setting is operative only when Flash Descriptor Verification is enabled (See DescConfiguration/FdvEnabled)." key="DescriptorPlugin:FdvManifest:DescSigningKey"/>
         <OemBinary value="" label="OEM Section Binary" help_text="This loads the OEM Section binary that will be merged into the output image generated by the Intel(R) FIT tool." key="DescriptorPlugin:OEM:input_file_path"/>
         <HarnessGlobalData label="Harness Global Data">
            <StrapConfigurations value="MTP-M Strap Configurations_v22 SMIP" label="Strap Configurations" help_text="" key="DescriptorPlugin:HarnessGlobalData:StrapConfigurations"/>
            <HarnessProject value="MTP-M A0 SoC (w/MTL-M CPU) RDL v1.0.0.15 SMIP Change" label="Harness Project" help_text="" key="DescriptorPlugin:HarnessGlobalData:HarnessProject"/>
            <HarnessLabel value="v0.89 MTP-M w/MTL-M SMIP Change (Harness #118)" label="Harness Label" help_text="" key="DescriptorPlugin:HarnessGlobalData:HarnessLabel"/>
            <HarnessRevision value="118" label="Harness Revision" help_text="" key="DescriptorPlugin:HarnessGlobalData:HarnessRevision"/>
            <SelectedRvp value="HFPGA" value_list="['HFPGA', 'MTL-M LP5x CONF1 (MTL-M + MTP-M)', 'MTL-M LP5x CONF2 (MTL-M + MTP-M)', 'MTL-M LP5x CONF3 (MTL-M + MTP-M)', 'Simics', 'SLE']" label="Selected RVP" help_text="specify platform RVP for getting Soft Straps default values. supported rvps: HFPGA,MTL-M LP5x CONF1 (MTL-M + MTP-M),MTL-M LP5x CONF2 (MTL-M + MTP-M),MTL-M LP5x CONF3 (MTL-M + MTP-M),Simics,SLE" key="DescriptorPlugin:HarnessGlobalData:SelectedRvp"/>
         </HarnessGlobalData>
      </DescriptorRegion>
      <BiosRegion label="BIOS Region">
         <InputFile value="" label="BIOS Binary File" help_text="This loads the BIOS binary that will be merged into the output image generated by the Intel (R) FIT tool." key="SystemPlugin:BiosRegion:input_file_path"/>
         <Length value="0x0" label="BIOS Length" help_text="" key="SystemPlugin:BiosRegion:length"/>
      </BiosRegion>
      <Ifwi_IntelMePmcRegion label="Ifwi: Intel(R) Me and Pmc Region">
         <MeRegionFile value="" label="Intel(R) ME Binary File" help_text="This loads the Intel(R) ME binary that will be merged into the output image generated by the Intel(R) FIT tool." key="CsePlugin:CseRegion:MeRegionFile"/>
         <Length value="0x0" label="Length" help_text="" key="CsePlugin:CseRegion:Length"/>
         <PmcBinary value="" label="PMC Binary  File" help_text="This loads the PMC binary that will be merged into the output image generated by Intel(R) FIT tool." key="CsePlugin:PMC:PmcBinary_path"/>
         <OEM_CSI_Version value="" label="OEM Chipset Initialization Package Identifier" help_text="Identifies the target product family, platform and stepping of the OEM Chipset Initialization Package." key="CsiPlugin:CsiNvar:OEM_CSI_Version"/>
         <OEM_CSI_Build_Version value="0" label="OEM Chipset Initialization Package Build Number" help_text="Build number to use for the OEM Chipset Initialization Package.  The build number must be any whole number from 0 to 65535." key="CsiPlugin:CsiNvar:OEM_CSI_Build_Version"/>
         <SOC_CSI_Version value="" label="OEM SOC Chipset Initialization Version" help_text="This displays the current System On Chip Chipset Initialization version container in the currently loaded Intel(R) ME binary.." key="CsiPlugin:CsiNvar:SOC_CSI_Version"/>
         <IOE_CSI_Version value="" label="OEM IOE Chipset Initialization Version" help_text="This displays the current IO Expander Chipset Initialization version container in the currently loaded Intel(R) ME binary.." key="CsiPlugin:CsiNvar:IOE_CSI_Version"/>
         <PCH_CSI_Version value="" label="OEM PCH Chipset Initialization Version" help_text="This displays the current IO Expander Chipset Initialization version container in the currently loaded Intel(R) ME binary.." key="CsiPlugin:CsiNvar:PCH_CSI_Version"/>
         <DataResiliency value="Disabled" value_list="['Disabled', 'Enabled']" label="Data Resiliency" help_text="Enable data restore to manufacturing defaults" key="CsePlugin:FDCR:DataResiliency"/>
         <ResizeNftpForFtpr value="Enabled" value_list="['Disabled', 'Enabled']" label="Enables NFTP resize for FTPR loading" help_text="Used to enable NFTP resize for FTPR loading to perform FWU process. Disable for SKU's and platforms with limited image size, without FWU support only." key="CsePlugin:NFTP:ResizeNftpForFtpr"/>
         <IfwiCodeResiliencyEnabled value="false" value_list="['false', 'true']" label="Code Resiliency Enabled" help_text="Enable Code Resiliency support for critical layout components" key="GlobalData:ImageInfoDataBucket:IfwiCodeResiliencyEnabled"/>
      </Ifwi_IntelMePmcRegion>
      <EcRegion label="EC Region">
         <EcRegionPointer value="" label="EC Region Pointer File" help_text="This loads a binary containing the 16 byte value to be written in the Embedded Controller Pointer region." key="DescriptorPlugin:EcRegionPointer:input_file_path"/>
         <InputFile value="" label="EC Binary File" help_text="This loads the Embedded Controller binary used for eSPI that will be merged into the output image generated by the Intel (R) FIT tool." key="SystemPlugin:EcRegion:input_file_path"/>
         <Enabled value="Disabled" value_list="['Disabled', 'Enabled']" label="EC Region Enable" help_text="This option allows the user to enable or disable the Embedded Controller Data Region." key="SystemPlugin:EcRegion:enabled"/>
         <Length value="0x0" label="EC Length" help_text="" key="SystemPlugin:EcRegion:length"/>
      </EcRegion>
      <GbeRegion label="GbE Region">
         <InputFile value="" label="GbE Binary File" help_text="This loads the Intel(R) Integrated LAN binary that will be merged into the output image generated by the Intel (R) FIT tool." key="SystemPlugin:GbeRegion:input_file_path"/>
         <Enabled value="Disabled" value_list="['Disabled', 'Enabled']" label="GbE Region Enable" help_text="This option allows the user to enable or disable the GbE Region" key="SystemPlugin:GbeRegion:enabled"/>
         <Length value="0x0" label="GbE Length" help_text="" key="SystemPlugin:GbeRegion:length"/>
      </GbeRegion>
      <PdrRegion label="PDR Region">
         <InputFile value="" label="PDR Binary File" help_text="This loads the Platform Data region binary that will be merged into the output image generated by the Intel (R) FIT tool." key="SystemPlugin:PdrRegion:input_file_path"/>
         <Enabled value="Disabled" value_list="['Disabled', 'Enabled']" label="PDR Region Enable" help_text="This option allows the user to enable or disable the Platform Data Region." key="SystemPlugin:PdrRegion:enabled"/>
         <Length value="0x0" label="PDR Length" help_text="" key="SystemPlugin:PdrRegion:length"/>
      </PdrRegion>
      <SubPartitions label="Sub Partitions">
         <IunitSubPartition label="IUnit Sub-Partition">
            <InputFile value="" label="IUnit Binary  File" help_text="This loads the IUnit binary that will be merged into the output image generated by Intel(R) FIT tool." key="CsePlugin:IUNIT:InputFile_path"/>
         </IunitSubPartition>
         <SoccSubPartitionData label="SOC Configuration Sub-Partition">
            <InputFile value="" label="SOC Configuration  File" help_text="This loads the SOC Configuration binary that will be merged into the output image generated by Intel(R) FIT tool." key="CsePlugin:CSE_SOCC:InputFile_path"/>
         </SoccSubPartitionData>
         <AceSubPartition label="ACE Sub-Partition">
            <InputFile value="" label="ACE Binary  File" help_text="This loads the ACE binary that will be merged into the output image generated by Intel(R) FIT tool." key="CsePlugin:ACE:InputFile_path"/>
         </AceSubPartition>
         <EsePackage label="SSE Package">
            <EseSubPartition label="SSE Sub-Partition">
               <ESEBinary value="" label="SSE Section  Binary" help_text="This loads the Intel(R) Silicon Security Engine section binary that will be merged into the output image generated by the Intel(R) FIT tool." key="ESEPlugin:ESEP:ESEBinary_path"/>
            </EseSubPartition>
            <DmuSubPartition label="DMU Sub-Partition">
               <num_of_instance_DMUBinary_path value="1" label="Number Of Inputs" help_text="Number of requested instances to add to image" key="ESEPlugin:DMUP:num_of_instance_DMUBinary_path"/>
               <DMUBinary value="" label="DMU Section  Binary" help_text="This loads the DMU Section binary that will be merged into the output image generated by the Intel(R) FIT tool." key="ESEPlugin:DMUP:DMUBinary_path"/>
            </DmuSubPartition>
            <PunitSubPartition label="PUNIT Sub-Partition">
               <num_of_instance_PUNITBinary_path value="1" label="Number Of Inputs" help_text="Number of requested instances to add to image" key="ESEPlugin:PUNIT:num_of_instance_PUNITBinary_path"/>
               <PUNITBinary value="" label="PUNIT Section  Binary" help_text="This loads the PUNIT Section binary that will be merged into the output image generated by the Intel(R) FIT tool." key="ESEPlugin:PUNIT:PUNITBinary_path"/>
            </PunitSubPartition>
         </EsePackage>
      </SubPartitions>
      <SupportedMCPSteps label="Supported MCP steps">
         <mcp_partition_filtering value="No" value_list="['No', 'Yes']" label="MFIT MCP Filtering Enabled" help_text="Enabling this feature will allow MFIT to filter in\out multi-step sub-partitions that are relevant to the below selected MCPs. This is an MFIT feature and not an Intel(R) CSME FW feature" key="CsePlugin:CseRegion:mcp_partition_filtering"/>
         <mtl_m282_a0 value="No" value_list="['No', 'Yes']" label="Meteor Lake U Type4 2P+8E Package Stepping A0" help_text="" key="CsePlugin:CseRegion:mtl_m282_a0"/>
         <mtl_m282_b0 value="No" value_list="['No', 'Yes']" label="Meteor Lake U Type4 2P+8E Package Stepping B0" help_text="" key="CsePlugin:CseRegion:mtl_m282_b0"/>
         <mtl_m282_c0 value="No" value_list="['No', 'Yes']" label="Meteor Lake U Type4 2P+8E Package Stepping C0" help_text="" key="CsePlugin:CseRegion:mtl_m282_c0"/>
      </SupportedMCPSteps>
   </FlashLayout>
   <FlashSettings label="Flash Settings">
      <FlashComponents label="Flash Components">
         <SpiResHldDelay value="4us" value_list="['0us', '2us', '4us', '6us', '8us', '10us', '12us', '14us']" label="SPI Resume Hold-off Delay" help_text="Specifies the time after the completion of a pri_op before the flash controller sends the resume instruction. If a new pri_op is eligible to be issued prior to the end of this delay time then the pri_op is issued and the timer is reinitialized to tRHD. 3-bit field encodes count with range 0-7. tRHD = count * 2us." key="DescriptorPlugin:SoC:SpiResHldDelay"/>
         <SpiSusResEn value="Yes" value_list="['Yes', 'No']" label="SPI Suspend / Resume Enabled" help_text="When this setting is enabled writes and erases may be suspended to allow a read to be issued on the flash device. When this setting is disabled no transaction will be allowed to the busy flash device." key="DescriptorPlugin:SoC:SpiSusResEn"/>
         <SpiOooEnable value="Yes" value_list="['Yes', 'No']" label="SPI Out of Order operation Enabled" help_text="When this setting is enabled priority operations may be issued while waiting for write / erase operations to complete on the flash device. When this setting is disabled all write / erase type operations in order." key="DescriptorPlugin:SoC:SpiOooEnable"/>
         <SpiMxWrErResSusInt value="No Ceiling" value_list="['128us', '256us', '512us', 'No Ceiling']" label="SPI Max write / erase Resume to Suspend intervals" help_text="This setting specifies the maximum value for the write and erase Resume to Suspend intervals." key="DescriptorPlugin:SoC:SpiMxWrErResSusInt"/>
         <SpiIdlDpdwntimeout value="0x5" label="SPI Idle to Deep Power Down Timeout" help_text="SPI Idle to Deep Power Down Timeout Default Specifies the time in microseconds that the Flash Controller waits after all activity is idle before commanding the flash devices to Deep Power down, time = 2^N microseconds." key="DescriptorPlugin:SoC:SpiIdlDpdwntimeout"/>
         <SpiGblProtRng value="0x0" label="SPI Global Protected Range" help_text="Sets the default value of the Global Protected Range register in the SPI Flash Controller." key="DescriptorPlugin:SoC:SpiGblProtRng"/>
         <SoftReBindEnable value="No" value_list="['No', 'Yes']" label="Software Re-Binding Enabled" help_text="When enabled this settings will allow for SPI re-binding to a new PCH during manufacturing and remanufacturing flows prior to platform EOM. Note: Re-binding to a replacement PCH can only be done a maximum of 5 times before the SPI part needs to be re-flashed." key="DescriptorPlugin:SoC:SoftReBindEnable"/>
      </FlashComponents>
      <HostCpuBiosMasterAccess label="Host CPU / BIOS Master Access">
         <HostCpuWriteAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x011A', '0x000A', '0x010A', '0x001A', 'Custom']" label="Host CPU / BIOS Write Access Intel Recommended" help_text="This setting determines write access control for the Host CPU / BIOS. For further details on Region Access Control see the Alder Lake SPI Programming Guide." key="DescriptorPlugin:MasterAccessPermissions:HostCpuWriteAccessIntelRecommended"/>
         <HostCpuWriteAccessCustom value="0x0000" label="Host CPU / BIOS Write Access Custom" help_text="This setting determines Host CPU / BIOS write access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see the SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:HostCpuWriteAccessCustom"/>
         <HostCpuReadAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x000F', '0x001F', '0x010F', '0x011F', '0x020F', '0x021F', '0x030F', '0x031F', '0x040F', '0x041F', '0x050F', '0x051F', '0x060F', '0x061F', '0x070F', '0x071F', 'Custom']" label="Host CPU / BIOS Read Access Intel Recommended" help_text="This setting determines read access control for the Host CPU / BIOS. For further details on Region Access Control see the Alder Lake SPI Programming Guide." key="DescriptorPlugin:MasterAccessPermissions:HostCpuReadAccessIntelRecommended"/>
         <HostCpuReadAccessCustom value="0x0000" label="Host CPU / BIOS Read Access Custom" help_text="This setting determines Host CPU / BIOS read access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see the SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:HostCpuReadAccessCustom"/>
      </HostCpuBiosMasterAccess>
      <IntelMeMasterAccess label="Intel(R) ME Master Access">
         <MeWriteAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x0004', 'Custom']" label="Intel(R) ME Write Access Intel Recommended" help_text="This setting determines write access control for the ME region. For further details on Region Access Control see Alder Lake SPI Programming guide further details." key="DescriptorPlugin:MasterAccessPermissions:MeWriteAccessIntelRecommended"/>
         <MeWriteAccessCustom value="0x0000" label="Intel(R) ME Write Access Custom" help_text="This setting determines ME write access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:MeWriteAccessCustom"/>
         <MeReadAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x000D', 'Custom']" label="Intel(R) ME Read Access Intel Recommended" help_text="This setting determines read access control for the ME region. For further details on Region Access Control see Alder Lake SPI Programming guide further details." key="DescriptorPlugin:MasterAccessPermissions:MeReadAccessIntelRecommended"/>
         <MeReadAccessCustom value="0x0000" label="Intel(R) ME Read Access Custom" help_text="This setting determines ME read access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:MeReadAccessCustom"/>
      </IntelMeMasterAccess>
      <GbeMasterAccess label="GbE Master Access">
         <GbeWriteAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x0008', 'Custom']" label="GbE Write Access Intel Recommended" help_text="This setting determines write access control for the GBE region. For further details on Region Access Control see Alder Lake SPI Programming guide further details." key="DescriptorPlugin:MasterAccessPermissions:GbeWriteAccessIntelRecommended"/>
         <GbeWriteAccessCustom value="0x0000" label="GbE Write Access Custom" help_text="This setting determines GBE region write access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:GbeWriteAccessCustom"/>
         <GbeReadAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x0009', 'Custom']" label="GbE Read Access Intel Recommended" help_text="This setting determines read access control for the GBE region. For further details on Region Access Control see Alder Lake SPI Programming guide further details." key="DescriptorPlugin:MasterAccessPermissions:GbeReadAccessIntelRecommended"/>
         <GbeReadAccessCustom value="0x0000" label="GbE Read Access Custom" help_text="This setting determines GBE region read access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:GbeReadAccessCustom"/>
      </GbeMasterAccess>
      <EcMasterAccess label="EC Master Access">
         <EcWriteAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x0100', 'Custom']" label="Embedded Controller Write Access Intel Recommended" help_text="This setting determines write access control for the Embedded Controller region. For further details on Region Access Control see Alder Lake SPI Programming guide further details." key="DescriptorPlugin:MasterAccessPermissions:EcWriteAccessIntelRecommended"/>
         <EcWriteAccessCustom value="0x0000" label="Embedded Controller Write Access Custom" help_text="This setting determines Embedded Controller region write access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:EcWriteAccessCustom"/>
         <EcReadAccessIntelRecommended value="0xFFFF" value_list="['0xFFFF', '0x0101', '0x0103', 'Custom']" label="Embedded Controller Read Access Intel Recommended" help_text="This setting determines read access control for the Embedded Controller region. For further details on Region Access Control see Alder Lake SPI Programming guide further details." key="DescriptorPlugin:MasterAccessPermissions:EcReadAccessIntelRecommended"/>
         <EcReadAccessCustom value="0x0000" label="Embedded Controller Read Access Custom" help_text="This setting determines Embedded Controller region read access to the other regions. Note: If pre-locking is not set, closemnf will revert back master access settings to 'golden master access settings'. For further details on Region Access Control see SPI Programming guide." key="DescriptorPlugin:MasterAccessPermissions:EcReadAccessCustom"/>
      </EcMasterAccess>
      <FlashConfiguration label="Flash Configuration">
         <SpiDualOutReadEnable value="Yes" value_list="['No', 'Yes']" label="Dual Output Read Enable" help_text="This soft-strap only has effect if Dual Output Read is discovered as supported via the SFDP. If parameter table is not detected via the SFDP, this bit has no effect and Dual Output Read is controlled via the Flash Descriptor Component Section.Dual Output Fast Read Support bit." key="DescriptorPlugin:FLCOMP:SpiDualOutReadEnable"/>
         <SpiDualIoReadEnable value="Yes" value_list="['No', 'Yes']" label="Dual I/O Read Enable" help_text="This soft-strap only has effect if Dual I/O Read is discovered as supported via the SFDP." key="DescriptorPlugin:FLCOMP:SpiDualIoReadEnable"/>
         <QuadOutReadEnable value="Yes" value_list="['No', 'Yes']" label="Quad Output Read Enable" help_text="This soft-strap only has effect if Quad Output Read is discovered as supported via the SFDP." key="DescriptorPlugin:FLCOMP:QuadOutReadEnable"/>
         <QuadIoReadEnable value="Yes" value_list="['No', 'Yes']" label="Quad I/O Read Enable" help_text="This soft-strap only has effect if Quad I/O Read is discovered as supported via the SFDP." key="DescriptorPlugin:FLCOMP:QuadIoReadEnable"/>
         <FastReadSupport value="Yes" value_list="['No', 'Yes']" label="Fast Read Supported" help_text="This setting allows customers to enable support for Fast Read capabilities for flash components. See SPI and SMIP Programming guide further details. Note: This setting needs to be enabled when using Dual / Quad enabled components." key="DescriptorPlugin:FLCOMP:FastReadSupport"/>
         <FastReadClockFreq value="50MHz" value_list="['100MHz', '50MHz', '33MHz', '25MHz', '14MHZ']" label="Fast Read Clock Frequency" help_text="This setting allows customers to configure the flash component clock frequency setting for Fast Read. See SPI and SMIP Programming guide further details." key="DescriptorPlugin:FLCOMP:FastReadClockFreq"/>
         <WriteEraseClockFreq value="50MHz" value_list="['100MHz', '50MHz', '33MHz', '25MHz', '14MHZ']" label="Write and Erase Clock Frequency" help_text="This setting allows customers to configure the flash component clock frequency setting for Write and Erase. See SPI and SMIP Programming guide further details." key="DescriptorPlugin:FLCOMP:WriteEraseClockFreq"/>
         <ReadIdAndReadStatClkFreq value="50MHz" value_list="['100MHz', '50MHz', '33MHz', '25MHz', '14MHZ']" label="Read ID and Read Status Clock Frequency" help_text="This setting allows customers to configure the flash component clock frequency setting for Read ID and Read Status. See SPI and SMIP Programming guide further details." key="DescriptorPlugin:FLCOMP:ReadIdAndReadStatClkFreq"/>
         <InvalidInstruction0 value="0x21" label="Invalid Instruction 0" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:InvalidInstruction0"/>
         <InvalidInstruction1 value="0x42" label="Invalid Instruction 1" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:InvalidInstruction1"/>
         <InvalidInstruction2 value="0x60" label="Invalid Instruction 2" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:InvalidInstruction2"/>
         <InvalidInstruction3 value="0xAD" label="Invalid Instruction 3" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:InvalidInstruction3"/>
         <InvalidInstruction4 value="0xB7" label="Invalid Instruction 4" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:InvalidInstruction4"/>
         <InvalidInstruction5 value="0xB9" label="Invalid Instruction 5" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:InvalidInstruction5"/>
         <InvalidInstruction6 value="0xC4" label="Invalid Instruction 6" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:InvalidInstruction6"/>
         <InvalidInstruction7 value="0xC7" label="Invalid Instruction 7" help_text="This setting allows customers to configure invalid instruction to protect against Chip Erase. Note: This setting should be set to '0' if there are not Invalid instructions." key="DescriptorPlugin:FLIL:InvalidInstruction7"/>
      </FlashConfiguration>
      <BiosConfiguration label="BIOS Configuration">
         <TopSwapOverride value="4MB" value_list="['64KB', '128KB', '256KB', '512KB', '1MB', '2MB', '4MB', '8MB']" label="Top Swap Block Size" help_text="This configures the Top Swap Block size for the platform. For further details see Alder Lake Platform Controller Hub EDS." key="DescriptorPlugin:SoC:TopSwapOverride"/>
         <BiosRedAssistance value="Disabled" value_list="['Disabled', 'Enabled']" label="BIOS Redundancy Assistance" help_text="In case of BIOS boot failure, CSME will configure the platform to boot with backup BIOS using Top Swap. Note: This option is only available when Boot Guard is enabled." key="CsePlugin:AutoNvars:BrmEn#BiosRedAssistance"/>
      </BiosConfiguration>
      <FPFConfiguration label="FPF Configuration">
         <HwBindingEn value="Disabled" value_list="['Disabled', 'Enabled']" label="Hardware Binding Enabled" help_text="This setting configures the FPF Hardware and RPMC / RPMB binding behavior for the platform image. If this setting is enabled FPF Hardware and RPMC / RPMB binding behavior will occur when platform close manufacturing flow is executed with Intel(R) FPT.  If this setting is disabled FPF Hardware and RPMC / RPMB binding behavior will not take place when close manufacturing flow is executed. Note: For Revenue parts this setting will be ignored and FPF Hardware and RPMC / RPMB binding behavior will take place when close manufacturing flow is executed." key="CsePlugin:AutoNvars:HwBinding#HwBindingEn"/>
      </FPFConfiguration>
      <RpmcConfiguration label="RPMC Configuration">
         <RpmcSupported value="Yes" value_list="['No', 'Yes']" label="RPMC FW Supported" help_text="This setting determines if RPMC is enabled. Note: The SPI parts being used need to support RPMC In order to use this feature." key="CsePlugin:UEP:RpmcSupported"/>
         <RpmcOverEc value="No" value_list="['No', 'Yes']" label="RPMC Over EC Supported" help_text="This setting determines if RPMC is enabled over eSPI OOB to be handled by EC (EC might provide RPMC capabilities or offload it to another SPI flash device)." key="CsePlugin:UEP:RpmcOverEc"/>
         <RpmcRebindEn value="Yes" value_list="['No', 'Yes']" label="RPMC Rebinding Supported" help_text="This setting determines if Rebinding of RPMC enabled SPI parts is enabled." key="CsePlugin:UEP:RpmcRebindEn"/>
      </RpmcConfiguration>
   </FlashSettings>
   <IntelMeKernel label="Intel Me Kernel">
      <IntelMeFirmwareUpdate label="Intel(R) ME Firmware Update">
         <HideMEBxFwUpdCtrl value="No" value_list="['No', 'Yes']" label="Hide MEBx Firmware Update Control" help_text="This setting allows customers to hide the Firmware Update option in the MEBx interface." key="CsePlugin:AutoNvars:ME_CONF_WRK#HideMEBxFwUpdCtrl"/>
         <FwUpdateOemId value="00000000-0000-0000-0000-000000000000" label="Firmware Update OEM ID" help_text="This setting allows configuration of an OEM unique ID to ensure that customers can only update their platform with images from the OEM of the platform." key="CsePlugin:AutoNvars:OEM_ID_STRING#FwUpdateOemId"/>
         <OemFwVersion value="" label="OEM FW Version" help_text="This setting contains the OEM IP version" key="CsePlugin:AutoNvars:EOM_VERSION#OemFwVersion"/>
         <HmrfpoEnable value="No" value_list="['No', 'Yes']" label="Intel(R) ME Region Flash Protection Override" help_text="This setting enables descriptor unlock of the ME Region when the HMRFPO message is sent to firmware prior to BIOS End of POST." key="CsePlugin:HmrfpoNvar:HMRFPO_OEM_Enabled#HmrfpoEnable"/>
      </IntelMeFirmwareUpdate>
      <ImageIdentification label="Image Identification">
         <OemTag value="0x0" label="OEM Tag" help_text="This is a free form 32bit field that allows the OEM to configure their own unique identifier in the firmware image." key="CsePlugin:AutoNvars:ME_CONF_WRK#OemTag"/>
      </ImageIdentification>
      <FirmwareDiagnostics label="Firmware Diagnostics">
         <FwAutoBist value="Disabled" value_list="['Disabled', 'Enabled']" label="Automatic Built in Self Test" help_text="This setting enables the firmware Automatic Built in Self Test which is executed during first platform boot after initial image flashing." key="CsePlugin:AutoNvars:BistMeAutoBistConfAndStatus#FwAutoBist"/>
      </FirmwareDiagnostics>
      <EndofManufacturingConfiguration label="End of Manufacturing Configuration">
         <EomFirstBootEnabled value="No" value_list="['No', 'Yes']" label="EOM on First Boot Enabled" help_text="This setting determines if End of Manufacturing will be triggered on first boot of the platform after flashing. Note: When this setting is enabled Intel(R) CSME will enter End of Manufacturing regardless of the descriptor settings." key="CsePlugin:EomNvar:EOM#EomFirstBootEnabled"/>
         <FlexibleEomSettings value="Lock Descriptor and OEM Configs" value_list="['Lock Descriptor and OEM Configs', 'Lock OEM Configs Only', 'Lock Descriptor Only', 'Do not lock Descriptor and OEM Configs']" label="Flexible EOM setting options" help_text="This setting deteremines which settings will be automatically commited during End of Manufacturing flows. Note: The FPFs, RPMB / RPMC and set manufacturing mode settings are mandatory and cannot be overridden revenue parts. Simulation can be done on non-revenue part with the Hardware binding set to disabled." key="CsePlugin:EomNvar:EOM_Config#FlexibleEomSettings"/>
      </EndofManufacturingConfiguration>
      <MctpConfiguration label="MCTP Configuration">
         <MctpDevicePortEc value="0x2" label="MctpDevicePortEc" help_text="" key="CsePlugin:AutoNvars:MctpDevicePorts#MctpDevicePortEc"/>
         <MctpDevicePortSio value="0x0" label="MctpDevicePortSio" help_text="" key="CsePlugin:AutoNvars:MctpDevicePorts#MctpDevicePortSio"/>
         <MctpDevicePortIsh value="0x0" label="MctpDevicePortIsh" help_text="" key="CsePlugin:AutoNvars:MctpDevicePorts#MctpDevicePortIsh"/>
         <MctpDevicePortBmc value="0x0" label="MctpDevicePortBmc" help_text="" key="CsePlugin:AutoNvars:MctpDevicePorts#MctpDevicePortBmc"/>
      </MctpConfiguration>
      <IntelMeBootConfiguration label="Intel(R) ME Boot Configuration">
         <PrtcBackupPower value="Exists" value_list="['Exists', 'None']" label="Persistent PRTC Backup Power" help_text="FPF that indicates if the device is designed such that it may lose PRTC power more than 10 times throughout the normal lifecycle of the product and hence has no persistent time or AR protection. At EOM, this value is burned to an FPF, and can never be changed." key="CsePlugin:UEP:PrtcBackupPower"/>
      </IntelMeBootConfiguration>
      <IntelMeMeasuredBootConfiguration label="Intel (R) Me Measured Boot Configuration">
         <MeMeasuredBootState value="Disabled" value_list="['Disabled', 'Enabled']" label="Intel(R) ME Measured Boot State" help_text="When measured boot is enabled firmware will use additional extended registers for all IUPs and Key Manifests that firmware loads and verifies from flash.  Note: When measured boot is enabled any IUPs or firmware updates will require a global reset" key="CsePlugin:AutoNvars:MeasurmentSupport#MeMeasuredBootState"/>
      </IntelMeMeasuredBootConfiguration>
      <Reserved label="Reserved">
         <Reserved value="No" value_list="['No', 'Yes']" label="Reserved" help_text="No Help text" key="DescriptorPlugin:SoC:Reserved"/>
      </Reserved>
      <EspiOOB label="eSPI OOB">
         <ECOOBSmbusAddr value="0xE" label="eSPI OOB EC SMBUs Address" help_text="This setting determines the SMBUS address for eSPI OOB to be handled by EC." key="CsePlugin:AutoNvars:mctp_ec_oob_smbus_addr#ECOOBSmbusAddr"/>
      </EspiOOB>
   </IntelMeKernel>
   <IntelManageability label="Intel(R) Manageability">
      <IntelManageabilityAppConfiguration label="Intel(R) Manageability App Configuration">
         <AmtIdleTimeout value="0xF" label="Idle Timeout" help_text="This setting configures the idle timeout value before Manageability app enters into an off state." key="CsePlugin:AutoNvars:amt.wol#AmtIdleTimeout"/>
         <AmtWdAutoReset value="No" value_list="['No', 'Yes']" label="Watchdog Automatic Reset Enabled" help_text="This setting allows customers to enable the Intel (R) ME firmware to trigger an automatic platform reset if either the MEI or Agent Presence are in a hung state.  Note: This feature only allows one reset at a time when the watchdog expires.  After this feature has triggered a reset it must be re-armed for re-use via management console." key="CsePlugin:AutoNvars:AmtWdTimer#AmtWdAutoReset"/>
         <AmtSupported value="Yes" value_list="['No', 'Yes']" label="Intel(R) AMT Supported" help_text="This setting allows customers to disable Intel(R) AMT on the platform. Note: Either Intel(R) AMT or Intel(R) ISM can be enabled as manageability application" key="CsePlugin:ConfigRulesNvar:ME_CONF_WRK#AmtSupported"/>
         <ISMSupported value="No" value_list="['No', 'Yes']" label="Intel(R) Standard Manageability" help_text="Intel(R) Standard Manageability is a manageability mode that supports a subset of the Intel(R) Active Management Technology (Intel(R) AMT). Note: Either Intel(R) AMT or Intel(R) ISM can be enabled as manageability application" key="CsePlugin:ConfigRulesNvar:ME_CONF_WRK#ISMSupported"/>
         <MngAppPowerUpState value="Enabled" value_list="['Disabled', 'Enabled']" label="Manageability Application initial power-up state" help_text="This setting allows customers to determine the power up state for Intel(R) AMT or Standard Manageability.  Note: If this setting is disabled Intel(R) AMT or Standard Manageability can still be re-enabled through the MEBx interface." key="CsePlugin:ConfigRulesNvar:ME_CONF_WRK#MngAppPowerUpState"/>
         <MngHwStatus value="Enabled" value_list="['Enabled', 'Disabled']" label="Manageability Application HW State" help_text="This setting will permanently disable Manageability hardware through platform FPFs. At End-of-Manufacturing (EOM), enable/disable policy value is committed to FPF and can never be changed. Permanently disabling Manageability HW via this setting requires 'Manageability Application Supported' is set to permanently disabled and 'Intel(R) ME Network Services Supported' is set to disabled. Note: When 'Manageability Application Hardware Status' is Enabled but 'Manageability Application Supported' is set to permanently disabled and 'Intel(R) ME Network Services Supported' is set to disabled, Manageability HW is disabled by a soft strap." key="CsePlugin:UEP:MngHwStatus"/>
      </IntelManageabilityAppConfiguration>
      <KvmConfiguration label="KVM Configuration">
         <KvmScreenBlnkEnable value="No" value_list="['No', 'Yes']" label="Firmware KVM Screen Blanking" help_text="This setting enables KVM Screen blanking capabilities in the firmware image.  Note: This feature is dependent on processor level support." key="CsePlugin:AutoNvars:KvmScreenBlnk#KvmScreenBlnkEnable"/>
         <KvmSupported value="Yes" value_list="['No', 'Yes']" label="KVM Redirection Supported" help_text="This setting allows customers to enable / disable the KVM Redirection capabilities of the firmware.  Note: If this setting have been set to disabled it cannot be re-enabled once the descriptor has been locked." key="CsePlugin:ConfigRulesNvar:ME_CONF_WRK#KvmSupported"/>
      </KvmConfiguration>
      <ProvisioningConfiguration label="Provisioning Configuration">
         <PkiDomainSuffix value="" label="PKI Domain Name Suffix" help_text="This setting allows OEMs to pre-configure the Domain Name Suffix used for PKI provisioning in their firmware image.  Note: For normal out-of- box provisioning functionality this setting should be left empty." key="CsePlugin:AmtProvisioningNvars:PkiSuffix#PkiDomainSuffix"/>
         <OemCustomCert1 label="OEM Customizable Certificate 1">
            <CertActive value="No" value_list="['No', 'Yes']" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Custom Certificate 1." key="CsePlugin:AmtCertificatesNvars:OemCustCert1/CertActive"/>
            <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Custom Certificate 1.  Maximum of 32 characters." key="CsePlugin:AmtCertificatesNvars:OemCustCert1/CertFriendly"/>
            <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning Custom Certificate 1.  If enabled the certificate will be used in addition those already preloaded in base firmware during provisioning.  Note: If the platform is un-configured the Custom Certificate Hash will be deleted." key="CsePlugin:AmtCertificatesNvars:OemCustCert1/CertStream"/>
         </OemCustomCert1>
         <OemCustomCert2 label="OEM Customizable Certificate 2">
            <CertActive value="No" value_list="['No', 'Yes']" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Custom Certificate 2." key="CsePlugin:AmtCertificatesNvars:OemCustCert2/CertActive"/>
            <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Custom Certificate 2.  Maximum of 32 characters." key="CsePlugin:AmtCertificatesNvars:OemCustCert2/CertFriendly"/>
            <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning Custom Certificate 1.  If enabled the certificate will be used in addition those already preloaded in base firmware during provisioning.  Note: If the platform is un-configured the Custom Certificate Hash will be deleted." key="CsePlugin:AmtCertificatesNvars:OemCustCert2/CertStream"/>
         </OemCustomCert2>
         <OemCustomCert3 label="OEM Customizable Certificate 3">
            <CertActive value="No" value_list="['No', 'Yes']" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Custom Certificate 3." key="CsePlugin:AmtCertificatesNvars:OemCustCert3/CertActive"/>
            <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Custom Certificate 3.  Maximum of 32 characters." key="CsePlugin:AmtCertificatesNvars:OemCustCert3/CertFriendly"/>
            <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning Custom Certificate 1.  If enabled the certificate will be used in addition those already preloaded in base firmware during provisioning.  Note: If the platform is un-configured the Custom Certificate Hash will be deleted." key="CsePlugin:AmtCertificatesNvars:OemCustCert3/CertStream"/>
         </OemCustomCert3>
         <OemDefaultCert1 label="OEM Default Certificate 1">
            <CertActive value="No" value_list="['No', 'Yes']" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 1." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert1/CertActive"/>
            <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 1.  Maximum of 32 characters." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert1/CertFriendly"/>
            <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 1.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert1/CertStream"/>
         </OemDefaultCert1>
         <OemDefaultCert2 label="OEM Default Certificate 2">
            <CertActive value="No" value_list="['No', 'Yes']" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 2." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert2/CertActive"/>
            <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 2.  Maximum of 32 characters." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert2/CertFriendly"/>
            <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 1.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert2/CertStream"/>
         </OemDefaultCert2>
         <OemDefaultCert3 label="OEM Default Certificate 3">
            <CertActive value="No" value_list="['No', 'Yes']" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 3." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert3/CertActive"/>
            <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 3.  Maximum of 32 characters." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert3/CertFriendly"/>
            <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 1.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert3/CertStream"/>
         </OemDefaultCert3>
         <OemDefaultCert4 label="OEM Default Certificate 4">
            <CertActive value="No" value_list="['No', 'Yes']" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 4." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert4/CertActive"/>
            <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 4.  Maximum of 32 characters." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert4/CertFriendly"/>
            <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 1.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert4/CertStream"/>
         </OemDefaultCert4>
         <OemDefaultCert5 label="OEM Default Certificate 5">
            <CertActive value="No" value_list="['No', 'Yes']" label="Certificate Enabled" help_text="This setting allows customers to enable PKI provisioning Default certificate 5." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert5/CertActive"/>
            <CertFriendly value="" label="Certificate Friendly Name" help_text="This setting allows customers to assign a user friendly name for PKI provisioning Default Certificate 5.  Maximum of 32 characters." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert5/CertFriendly"/>
            <CertStream value="" label="Certificate Stream" help_text="This setting allows customers to input hash stream for PKI provisioning custom certificate 1.  Note: Default Certificates if enabled will be used in addition those already preloaded in firmware during provisioning.  Unlike Customizable Certificates the Default Certificates are not deleted when the platform is un-provisioned." key="CsePlugin:AmtCertificatesNvars:OemDefCustCert5/CertStream"/>
         </OemDefaultCert5>
      </ProvisioningConfiguration>
      <RedirectionConfiguration label="Redirection Configuration">
         <RedirectionPrivSecLevel value="Default" value_list="['Default', 'Enhanced', 'Extreme']" label="Redirection Privacy / Security Level" help_text="This setting allows customers to configure the Privacy and Security level for redirection operations.  Default enables all redirection ports (User consent is configurable).  Enhanced enables all redirection ports (User consent is required and cannot be disabled).  Extreme disables all redirection capabilities." key="CsePlugin:AmtProvisioningNvars:PrivacyLevel#RedirectionPrivSecLevel"/>
         <RedirectionLanguage value="None" label="Redirection Localized Language" help_text="this setting allows customers to configure which localized language will be used initially by firmware for user consent output information (examples: may be displayed before sol / kvm session starts)" key="CsePlugin:LOCL:instance_id"/>
      </RedirectionConfiguration>
      <TlsConfiguration label="TLS Configuration">
         <TlsCryptoSupport value="Yes" value_list="['No', 'Yes']" label="Transport Layer Security Crypto Support" help_text="This setting allows customers to enable / disable firmware Transport Layer Security support.  Note: If this is disabled TLS will be permanently disabled in the firmware image." key="CsePlugin:ConfigRulesNvar:ME_CONF_WRK#TlsCryptoSupport"/>
      </TlsConfiguration>
      <OCR label="Intel(R) One Click Recovery">
         <OCRSupported value="No" value_list="['No', 'Yes']" label="Intel(R) One Click Recovery supported" help_text="This setting enables the One Click Recovery capability" key="CsePlugin:AutoNvars:ME_CONF_WRK#OCRSupported"/>
      </OCR>
      <RPE label="Intel(R) Remote Platform Erase">
         <RPESupported value="No" value_list="['No', 'Yes']" label="Intel(R) Remote Platform Erase supported" help_text="This setting enables the Remote Platform Erase capability" key="CsePlugin:AutoNvars:ME_CONF_WRK#RPESupported"/>
      </RPE>
   </IntelManageability>
   <PlatformProtection label="Platform Protection">
      <ContentProtection label="Content Protection">
         <Hdcp5kedisp1 value="PortA" value_list="['None', 'PortA', 'PortB', 'PortC']" label="HDCP Internal Display Port 1 - 5K" help_text="This setting determines which port is connected to internal display 1" key="CsePlugin:PavpHdcpNvar:PavpHdcp#Hdcp5kedisp1"/>
         <Hdcp5kedisp2 value="None" value_list="['None', 'PortA', 'PortB', 'PortC']" label="HDCP Internal Display Port 2 - 5K" help_text="This setting determines which port is connected to internal display 2" key="CsePlugin:PavpHdcpNvar:PavpHdcp#Hdcp5kedisp2"/>
      </ContentProtection>
      <PlatformIntegrity label="Hash Key Configuration for Bootguard / ISH">
         <SkipOemKeysCheck value="No" value_list="['No', 'Yes']" label="Skip OEM Keys Check" help_text="This is meant for debugging purposes only. Enabling this parameter impacts image creation procedure in FIT tool only." key="CsePlugin:CseRegion:SkipOemKeysCheck"/>
         <OemExtInputFile value="" label="OEM Key Manifest  Binary" help_text="Signed manifest file containing hashes of keys used for signing  components of image. This setting is only configurable when OEM signing is enabled (See Hash Key Configuration for Bootguard/ISH/OemPublicKeyHash)." key="CsePlugin:OEM_KM:OemExtInputFile_path"/>
         <OemKeyRevEnable value="No" value_list="['No', 'Yes']" label="OEM Key Revocation Supported" help_text="Enabling the OEM key revocation mechanism requires 'OEM Public Key Hash' and 'Second OEM key hash' to be configured." key="CsePlugin:UEP:OemKeyRevEnable"/>
         <OemPublicKeyHash value="00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00" label="1st OEM Public Key Hash" help_text="Raw hash string for the SHA-384 hash of the OEM public key corresponding to the private key used to sign the OEM Key hash manifest. When manufacture is completed, this hash value is burned into an FPF, and is permament. This value is used to verify the OEM Key hash, and also DnX images. OEM signing is disabled when this hash is set to all 0s." key="CsePlugin:UEP:OemPublicKeyHash"/>
         <SecondOemPublicKeyHash value="00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00" label="2nd OEM Public Key Hash" help_text="" key="CsePlugin:UEP:SecondOemPublicKeyHash"/>
      </PlatformIntegrity>
      <DescConfiguration label="Desc Configuration">
         <excludeMasterAccsess value="Yes" value_list="['No', 'Yes']" label="Exclude master access in the signature" help_text="include/exclude master access in the signature." key="DescriptorPlugin:HashDescriptorManifestExt:exclude_master_accsess"/>
         <FdvEnabled value="No" value_list="['No', 'Yes']" label="Flash Descriptor Verification Supported" help_text="" key="CsePlugin:UEP:FdvEnabled"/>
      </DescConfiguration>
      <ExclusionRanges label="Exclusion Ranges">
         <Range1Offset value="0x800" label="Range 1 offset" help_text="Range 1 offset covers manifest, cannot be changed" key="DescriptorPlugin:HashDescriptorManifestExt:range_1_offset"/>
         <Range1Size value="0x400" label="Range 1 size" help_text="Range 1 size covers manifest, cannot be changed" key="DescriptorPlugin:HashDescriptorManifestExt:range_1_size"/>
         <Range2Offset value="0x80" label="Range 2 offset" help_text="Range 2 offset covers master access offset" key="DescriptorPlugin:HashDescriptorManifestExt:range_2_offset"/>
         <Range2Size value="0x20" label="Range 2 size" help_text="Range 2 size covers master access size" key="DescriptorPlugin:HashDescriptorManifestExt:range_2_size"/>
         <Range3Offset value="0x320" label="Range 3 offset" help_text="Range 3 offset covers OEM defined unprotected range start" key="DescriptorPlugin:HashDescriptorManifestExt:range_3_offset"/>
         <Range3Size value="0x20" label="Range 3 size" help_text="Range 3 size covers OEM defined unprotected range length" key="DescriptorPlugin:HashDescriptorManifestExt:range_3_size"/>
         <Range4Offset value="0x0" label="Range 4 offset" help_text="Range 4 offset covers OEM defined unprotected range start" key="DescriptorPlugin:HashDescriptorManifestExt:range_4_offset"/>
         <Range4Size value="0x0" label="Range 4 size" help_text="Range 4 size covers OEM defined unprotected range length" key="DescriptorPlugin:HashDescriptorManifestExt:range_4_size"/>
         <Range5Offset value="0x0" label="Range 5 offset" help_text="Range 5 offset covers OEM defined unprotected range start" key="DescriptorPlugin:HashDescriptorManifestExt:range_5_offset"/>
         <Range5Size value="0x0" label="Range 5 size" help_text="Range 5 size covers OEM defined unprotected range length" key="DescriptorPlugin:HashDescriptorManifestExt:range_5_size"/>
         <Range6Offset value="0x0" label="Range 6 offset" help_text="Range 6 offset covers OEM defined unprotected range start" key="DescriptorPlugin:HashDescriptorManifestExt:range_6_offset"/>
         <Range6Size value="0x0" label="Range 6 size" help_text="Range 6 size covers OEM defined unprotected range length" key="DescriptorPlugin:HashDescriptorManifestExt:range_6_size"/>
         <Range7Offset value="0x0" label="Range 7 offset" help_text="Range 7 offset covers OEM defined unprotected range start" key="DescriptorPlugin:HashDescriptorManifestExt:range_7_offset"/>
         <Range7Size value="0x0" label="Range 7 size" help_text="Range 7 size covers OEM defined unprotected range length" key="DescriptorPlugin:HashDescriptorManifestExt:range_7_size"/>
         <Range8Offset value="0x0" label="Range 8 offset" help_text="Range 8 offset covers OEM defined unprotected range start" key="DescriptorPlugin:HashDescriptorManifestExt:range_8_offset"/>
         <Range8Size value="0x0" label="Range 8 size" help_text="Range 8 size covers OEM defined unprotected range length" key="DescriptorPlugin:HashDescriptorManifestExt:range_8_size"/>
      </ExclusionRanges>
      <BootGuardConfiguration label="Boot Guard Configuration">
         <BtGuardKeyManifestId value="0x0" label="Key Manifest ID" help_text="ODM identifier used during the Key manifest authentication process. This setting is only configurable, and must be non-0, when OEM Public Key Hash is set (See PlatformIntegrity/OemPublicKeyHash)." key="CsePlugin:UEP:BtGuardKeyManifestId"/>
         <BtGuardProfileConfig value="Boot Guard Disabled" value_list="['Boot Guard Disabled', 'Debug Profile', 'Verified Boot', 'Verified and Measured Boot']" label="Boot Guard Profile" help_text="This option configures the which boot guard policy profile will be used. Note: all profiles with the exception of profile 0 - fvme support txt being enabled." key="CsePlugin:UEP:BtGuardProfileConfig"/>
         <BtGuardBspInitEnable value="Disabled" value_list="['Enabled', 'Disabled']" label="BSP Initialization" help_text="This setting determines BSP behavior when it receives an INIT signal. when set to 'Enabled' BSP will behave normally if it receives an INIT (Disabled BSP Initialization (DBI) bit = 0). When set to 'Disabled' BSP will shutdown if it receives an INIT ('DBI' bit = 1)." key="CsePlugin:UEP:BtGuardBspInitEnable"/>
         <BtGuardCpuDebugEnable value="Disabled" value_list="['Enabled', 'Disabled']" label="CPU Debugging" help_text="This setting determines if CPU debug modes will be displayed. When set to 'Yes' CPU debugging is enabled." key="CsePlugin:UEP:BtGuardCpuDebugEnable"/>
      </BootGuardConfiguration>
      <IntelPttConfiguration label="Intel(R) PTT Configuration">
         <SmxSupport value="Enabled" value_list="['Enabled', 'Disabled']" label="SMx State" help_text="" key="CsePlugin:AutoNvars:PttSmxSupport#SmxSupport"/>
         <Rsa1KSupport value="Disabled" value_list="['Enabled', 'Disabled']" label="Rsa 1K State" help_text="" key="CsePlugin:AutoNvars:PttSmxSupport#Rsa1KSupport"/>
         <PttSupported value="Yes" value_list="['No', 'Yes']" label="Intel(R) PTT Supported" help_text="This setting permanently disables Intel(R) PTT in the firmware image." key="CsePlugin:ConfigRulesNvar:ME_CONF_WRK#PttSupported"/>
         <PttPwrUpState value="Enabled" value_list="['Disabled', 'Enabled']" label="Intel(R) PTT initial power-up state" help_text="This setting determines if Intel(R) PTT is enabled on platform power-up." key="CsePlugin:ConfigRulesNvar:ME_CONF_WRK#PttPwrUpState"/>
         <PttSupportedFpf value="Yes" value_list="['No', 'Yes']" label="Intel(R) PTT Supported [FPF]" help_text="This setting will permanently disable Intel(R) PTT through platform FPFs. Caution: Using this option will permanently disable Intel(R) PTT on the platform hardware." key="CsePlugin:UEP:PttSupportedFpf"/>
      </IntelPttConfiguration>
      <TpmOverSpiBusConfiguration label="TPM Over SPI Bus Configuration">
         <SpiOverTpmBusEnable value="Yes" value_list="['No', 'Yes']" label="TPM Over SPI Bus Enabled" help_text="This setting determines the clock frequency setting to be used for the TPM over SPI bus." key="DescriptorPlugin:SoC:SpiOverTpmBusEnable"/>
         <SpiOverTpmClkFreq value="14MHz" value_list="['14MHz', '25MHz', '48MHz']" label="TPM Clock Frequency" help_text="This setting determines the clock frequency setting to be used for the TPM over SPI bus." key="DescriptorPlugin:SoC:SpiOverTpmClkFreq"/>
      </TpmOverSpiBusConfiguration>
      <BiosGuardConfiguration label="BIOS Guard Configuration">
         <BiosGrdProtOvrdEn value="Yes" value_list="['No', 'Yes']" label="BIOS Guard Protection Override Enabled" help_text="This setting allows BIOS Guard to bypass SPI flash controller protections (i.e. Protected Range Registers and Top Swap)." key="DescriptorPlugin:SoC:BiosGrdProtOvrdEn"/>
      </BiosGuardConfiguration>
      <TxtConfiguration label="TXT Configuration">
         <TxtSupported value="No" value_list="['No', 'Yes']" label="TXT Supported" help_text="This setting determines is enabled for the platform." key="CsePlugin:UEP:TxtSupported"/>
      </TxtConfiguration>
      <CryptoHardwareSupport label="Crypto Hardware Support">
         <CryptoHwSupport value="Yes" value_list="['Yes', 'No']" label="Crypto HW Support" help_text="This setting can be used to disable crypto funtionality. This settings disables all crypto dependent features." key="CsePlugin:AutoNvars:ME_CONF_WRK#CryptoHwSupport"/>
      </CryptoHardwareSupport>
      <IntelFpfFirmwareVersionControlConfiguration label="Intel(R) FPF Intel(R) Firmware Version Control (Intel(R) FVC) Configuration">
         <GscSvnEnabled value="Enabled" value_list="['Disabled', 'Enabled']" label="GSC HW SVN Enabled" help_text="Configure usage of Intel FPF for Intel(R) Firmware Version Control (Intel(R) FVC) mechanism for GSC FW Manifest component." key="CsePlugin:UEP:GscSvnEnabled"/>
      </IntelFpfFirmwareVersionControlConfiguration>
      <FidoConfiguration label="FIDO">
         <FidoSupported value="Disabled" value_list="['Disabled', 'Enabled']" label="Fast identity online device onboarding state" help_text="This setting allows customers to enable / disable the Fast identity online device onboarding (FIDO) state of the firmware." key="CsePlugin:AutoNvars:ME_CONF_WRK#FidoSupported"/>
      </FidoConfiguration>
      <IntelDebugProtectionTechnology label="Intel Debug Protection Technology">
         <DisableJTAGAndDisableBSCAN value="No" value_list="['No', 'Yes']" label="Disable JTAG" help_text="When this setting is enabled, JTAG access will be disabled, when manufacture is completed. An Intel DPT token can be used to re-enable JTAG." key="CsePlugin:UEP:DisableJTAGAndDisableBSCAN"/>
         <DisableBoundaryScan value="No" value_list="['No', 'Yes']" label="Disable Boundary Scan" help_text="When this setting is enabled, BSCAN access will be disabled, when manufacture is completed. An Intel DPT token can be used to re-enable BSCAN." key="CsePlugin:UEP:DisableBoundaryScan"/>
      </IntelDebugProtectionTechnology>
   </PlatformProtection>
   <NetworkingConnectivity label="Networking and Connectivity">
      <NetworkingConfiguration label="Networking Configuration">
         <PlatformVproNIC label="Platform Vpro NIC">
            <vproNicEnabled value="No" value_list="['No', 'Yes']" label="Platform vPro 2.5G Wired LAN Enabled" help_text="YES = Discrete NIC enabled in platform NO = Integrated GBE LAN enabled in platform" key="CsePlugin:AutoNvars:AmtNetworkConfiguration#vproNicEnabled"/>
            <vproNicSMBusAddress value="0x0" label="Platform vPro 2.5G Wired LAN SMBUS slave address" help_text="Platform discrete NIC slave address Note: Input needs to be in HEX format(OEM specific), e.g. 0x12" key="CsePlugin:AmtNetworkConfigurationNvar:Smt2Devices#vproNicSMBusAddress"/>
         </PlatformVproNIC>
         <DockingStation label="Docking Station">
            <vproDockEnabled value="No" value_list="['No', 'Yes']" label="vPro Over Thunderbolt Dock State" help_text="YES = Enables communication with, vPro supporting NIC, via TBT dock NO = No support for vPro dock solution" key="CsePlugin:AutoNvars:ME_CONF_WRK#vproDockEnabled"/>
            <TypeCPortRetimerMCTPSmbusAddr value="0x0" label="vPro 2.5G Wired LAN on dock slave SMBUS Address" help_text="Dock NIC slave address Note: Input needs to  be in HEX format(OEM specific), e.g. 0x12" key="CsePlugin:AmtNetworkConfigurationNvar:Smt2Devices#TypeCPortRetimerMCTPSmbusAddr"/>
            <ThunderboltPort1SMBUSAddress value="0x20" label="Thunderbolt Port1 SMBUS Address" help_text="This setting configures the Intel(R) SMBus I2C Address. Note: Input needs to be in HEX format(OEM specific), e.g. 0x12" key="CsePlugin:AmtNetworkConfigurationNvar:AmtNetworkConfiguration#ThunderboltPort1SMBUSAddress"/>
            <ThunderboltPort2SMBUSAddress value="0x21" label="Thunderbolt Port2 SMBUS Address" help_text="This setting configures the Intel(R) SMBus I2C Address. Note: Input needs to be in HEX format(OEM specific), e.g. 0x12" key="CsePlugin:AmtNetworkConfigurationNvar:AmtNetworkConfiguration#ThunderboltPort2SMBUSAddress"/>
            <ThunderboltPort3SMBUSAddress value="0x22" label="Thunderbolt Port3 SMBUS Address" help_text="This setting configures the Intel(R) SMBus I2C Address. Note: Input needs to be in HEX format(OEM specific), e.g. 0x12" key="CsePlugin:AmtNetworkConfigurationNvar:AmtNetworkConfiguration#ThunderboltPort3SMBUSAddress"/>
            <ThunderboltPort4SMBUSAddress value="0x23" label="Thunderbolt Port4 SMBUS Address" help_text="This setting configures the Intel(R) SMBus I2C Address. Note: Input needs to be in HEX format(OEM specific), e.g. 0x12" key="CsePlugin:AmtNetworkConfigurationNvar:AmtNetworkConfiguration#ThunderboltPort4SMBUSAddress"/>
         </DockingStation>
      </NetworkingConfiguration>
      <WiredLanConfiguration label="Wired Lan Configuration">
         <MELanPowerWell value="SLP_LAN#" value_list="['Core Well', 'SUS Well', 'ME Well', 'SLP_LAN#']" label="LAN Power Well" help_text="This setting allows the customer to configure the powerwell that will be used by Intel(R) Integrated LAN.  Note: Recommended setting is SLP_LAN#." key="CsePlugin:AutoNvars:ME_CONF_WRK#MELanPowerWell"/>
      </WiredLanConfiguration>
      <WirelessLanConfiguration label="Wireless Lan Configuration">
         <SlpWlanGppv09Config value="Enable as SLP_WLAN#" value_list="['Enable as SLP_WLAN#', 'Enable as GPP_V09']" label="SLP_WLAN# / GPP_V09 Signal Configuration" help_text="This setting allows user the to assign the WLAN Power Control signal to WLAN or as GPP_V09. Note: If using Intel(R) Wireless LAN this setting should be set to &quot;Enable as SLP_WLAN#&quot;." key="DescriptorPlugin:SoC:SlpWlanGppv09Config"/>
         <MEWlanPowerWell value="SLP_WLAN#" value_list="['Disabled', 'Core Well || SLP_S3#', 'Primary Well || SLP_SUS#', 'SLP_A#', 'SLP_WLAN#']" label="WLAN Power Well" help_text="This setting allow the customer to configure the powerwell that will be used by Intel(R) wireless lan. note: recommended setting is slp_wlan#" key="CsePlugin:AutoNvars:ME_CONF_WRK#MEWlanPowerWell"/>
         <MeClinkEnable value="Yes" value_list="['No', 'Yes']" label="Intel(R) ME CLINK Signal Enabled" help_text="This setting allows customers to enable / disable the Wireless LAN CLINK signal through Intel(R) ME firmware.  Note: For using Intel(R) vPro Wireless solutions this should be set to Yes." key="CsePlugin:AutoNvars:ME_CONF_WRK#MeClinkEnable"/>
         <WlanUcode value="None" label="WLAN Microcode" help_text="This setting allows OEMs to configure which Intel(R) Wireless LAN card microcode to load into the firmware image." key="CsePlugin:WCOD:instance_id"/>
      </WirelessLanConfiguration>
      <TimeSensitiveNetworkingConfiguration label="Time Sensitive Networking Configuration">
         <TsnEnabled value="TSN Disabled" value_list="['TSN Enabled', 'TSN Disabled']" label="Time Sensitive Networking" help_text="This setting allows customers to enable / disable Time Sensitive Networking on the platform." key="DescriptorPlugin:PMC_SoC:TsnEnabled"/>
      </TimeSensitiveNetworkingConfiguration>
   </NetworkingConnectivity>
   <Icc label="Integrated Clock Controller">
      <SocClkOutCfg label="SOC Clock Output Configuration">
         <BUFF_EN_SRC0 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ#[0]" help_text="Enable/Disable the SRCCLKREQ#[0] buffer. For a mapped SRCCLKREQ#[0] this must be set to 'Enable' in order to enable the associated mapped CLKOUT_P/N output buffer" key="CsiPlugin:CsiNvar:BUFF_EN_SRC0"/>
         <BUFF_EN_SRC1 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ#[1]" help_text="Enable/Disable the SRCCLKREQ#[1] buffer. For a mapped SRCCLKREQ#[1] this must be set to 'Enable' in order to enable the associated mapped CLKOUT_P/N output buffer" key="CsiPlugin:CsiNvar:BUFF_EN_SRC1"/>
         <BUFF_EN_SRC2 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ#[2]" help_text="Enable/Disable the SRCCLKREQ#[2] buffer. For a mapped SRCCLKREQ#[2] this must be set to 'Enable' in order to enable the associated mapped CLKOUT_P/N output buffer" key="CsiPlugin:CsiNvar:BUFF_EN_SRC2"/>
         <BUFF_EN_SRC3 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ#[3]" help_text="Enable/Disable the SRCCLKREQ#[3] buffer. For a mapped SRCCLKREQ#[3] this must be set to 'Enable' in order to enable the associated mapped CLKOUT_P/N output buffer" key="CsiPlugin:CsiNvar:BUFF_EN_SRC3"/>
         <BUFF_EN_SRC4 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ#[4]" help_text="Enable/Disable the SRCCLKREQ#[4] buffer. For a mapped SRCCLKREQ#[4] this must be set to 'Enable' in order to enable the associated mapped CLKOUT_P/N output buffer" key="CsiPlugin:CsiNvar:BUFF_EN_SRC4"/>
         <BUFF_EN_SRC5 value="default" value_list="['default', 'disable', 'enable']" label="SRCCLKREQ#[5]" help_text="Enable/Disable the SRCCLKREQ#[5] buffer. For a mapped SRCCLKREQ#[5] this must be set to 'Enable' in order to enable the associated mapped CLKOUT_P/N output buffer" key="CsiPlugin:CsiNvar:BUFF_EN_SRC5"/>
         <SRC_MUXSEL_CFG0 value="default" value_list="['default', 'GPP_C09(SRCCLKREQ0#)', 'GPP_C10(SRCCLKREQ1#)', 'GPP_C11(SRCCLKREQ2#)', 'GPP_C12(SRCCLKREQ3#)', 'GPP_C13(SRCCLKREQ4#)', 'GPP_D21(SRCCLKREQ5#)']" label="CLKOUT_P/N[0] to SRCCLKREQ#" help_text="Set the CLKOUT_P/N[0] to SRCCLKREQ# Mapping.  Only SRCCLKREQ#[5:0] can be mapped to CLKOUT_P/N[0]" key="CsiPlugin:CsiNvar:SRC_MUXSEL_CFG0"/>
         <SRC_MUXSEL_CFG1 value="default" value_list="['default', 'GPP_C09(SRCCLKREQ0#)', 'GPP_C10(SRCCLKREQ1#)', 'GPP_C11(SRCCLKREQ2#)', 'GPP_C12(SRCCLKREQ3#)', 'GPP_C13(SRCCLKREQ4#)', 'GPP_D21(SRCCLKREQ5#)']" label="CLKOUT_P/N[1] to SRCCLKREQ#" help_text="Set the CLKOUT_P/N[1] to SRCCLKREQ# Mapping.  Only SRCCLKREQ#[5:0] can be mapped to CLKOUT_P/N[1]" key="CsiPlugin:CsiNvar:SRC_MUXSEL_CFG1"/>
         <SRC_MUXSEL_CFG2 value="default" value_list="['default', 'GPP_C09(SRCCLKREQ0#)', 'GPP_C10(SRCCLKREQ1#)', 'GPP_C11(SRCCLKREQ2#)', 'GPP_C12(SRCCLKREQ3#)', 'GPP_C13(SRCCLKREQ4#)', 'GPP_D21(SRCCLKREQ5#)']" label="CLKOUT_P/N[2] to SRCCLKREQ#" help_text="Set the CLKOUT_P/N[2] to SRCCLKREQ# Mapping.  Only SRCCLKREQ#[5:0] can be mapped to CLKOUT_P/N[2]" key="CsiPlugin:CsiNvar:SRC_MUXSEL_CFG2"/>
         <SRC_MUXSEL_CFG3 value="default" value_list="['default', 'GPP_C09(SRCCLKREQ0#)', 'GPP_C10(SRCCLKREQ1#)', 'GPP_C11(SRCCLKREQ2#)', 'GPP_C12(SRCCLKREQ3#)', 'GPP_C13(SRCCLKREQ4#)', 'GPP_D21(SRCCLKREQ5#)']" label="CLKOUT_P/N[3] to SRCCLKREQ#" help_text="Set the CLKOUT_P/N[3] to SRCCLKREQ# Mapping.  Only SRCCLKREQ#[5:0] can be mapped to CLKOUT_P/N[3]" key="CsiPlugin:CsiNvar:SRC_MUXSEL_CFG3"/>
         <SRC_MUXSEL_CFG4 value="default" value_list="['default', 'GPP_C09(SRCCLKREQ0#)', 'GPP_C10(SRCCLKREQ1#)', 'GPP_C11(SRCCLKREQ2#)', 'GPP_C12(SRCCLKREQ3#)', 'GPP_C13(SRCCLKREQ4#)', 'GPP_D21(SRCCLKREQ5#)']" label="CLKOUT_P/N[4] to SRCCLKREQ#" help_text="Set the CLKOUT_P/N[4] to SRCCLKREQ# Mapping.  Only SRCCLKREQ#[5:0] can be mapped to CLKOUT_P/N[4]" key="CsiPlugin:CsiNvar:SRC_MUXSEL_CFG4"/>
         <SRC_MUXSEL_CFG5 value="default" value_list="['default', 'GPP_C09(SRCCLKREQ0#)', 'GPP_C10(SRCCLKREQ1#)', 'GPP_C11(SRCCLKREQ2#)', 'GPP_C12(SRCCLKREQ3#)', 'GPP_C13(SRCCLKREQ4#)', 'GPP_D21(SRCCLKREQ5#)']" label="CLKOUT_P/N[5] to SRCCLKREQ#" help_text="Set the CLKOUT_P/N[5] to SRCCLKREQ# Mapping.  Only SRCCLKREQ#[5:0] can be mapped to CLKOUT_P/N[5]" key="CsiPlugin:CsiNvar:SRC_MUXSEL_CFG5"/>
         <SSC_en value="default" value_list="['default', 'disable', 'enable']" label="CLKOUT_P/N[5:0] SSC" help_text="Enable/Disable SSC for CLKOUT_P/N[5:0]" key="CsiPlugin:CsiNvar:SSC_en"/>
      </SocClkOutCfg>
   </Icc>
   <InternalPchBuses label="Internal PCH Buses">
      <PchTimerConfiguration label="PCH Timer Configuration">
         <tPch45TimingConfig value="1ms" value_list="['100ms', '50ms', '5ms', '1ms']" label="PCH clock output stable to PROCPWRGD high (tPCH45)" help_text="This setting configures the minimum timing from XCK_PLL locked to CPUPWRGD high. For further details see Meteor Lake Platform Controller Hub EDS." key="DescriptorPlugin:PMC_SoC:tPch45TimingConfig"/>
         <tPch46TimingConfig value="1ms" value_list="['1ms', '5ms', '2ms']" label="PROCPWRGD and SYS_PWROK high to SUS_STAT# de-assertion (tPCH46)" help_text="This setting configures the minimum timing from CPUPWRGD assertion to SUS_STAT#. For further details see Meteor Lake Controller Hub EDS." key="DescriptorPlugin:PMC_SoC:tPch46TimingConfig"/>
         <ApwrokTiming value="2ms" value_list="['2ms', '4ms', '8ms', '15ms']" label="APWROK Timing" help_text="This soft strap determines the timing between the SLP_A# pin de-asserting and the APWROK timer expiration." key="DescriptorPlugin:PMC_SoC:ApwrokTiming"/>
         <tPch33TimerEnable value="Disabled" value_list="['Disabled', 'Enabled']" label="PCIe Power Stable Timer (tPCH33)" help_text="This setting configures the enables / disables the tPCH33 timer. When enabled PCH will count 99ms from PWROK assertion before PLTRST# is de-asserted. Note: The recommended setting is &quot;&quot;Disabled&quot;&quot;" key="DescriptorPlugin:PMC_SoC:tPch33TimerEnable"/>
      </PchTimerConfiguration>
      <SmbusSmlinkConfiguration label="SMBus / SMLink Configuration">
         <SMBusTcoSlaveSelect value="Intel(R) SMBus" value_list="['Intel(R) SMBus', 'SMLink 0']" label="SMBus / SMLink TCO Slave Connection" help_text="This setting configures the TCO Slave connection to ether the Intel(R) SMBus or SMLink0. For further details see Alder Lake Platform Controller Hub EDS." key="DescriptorPlugin:SoC:SMBusTcoSlaveSelect"/>
         <SMBusI2cAddress value="0x0" label="Intel(R) SMBus I2C Address" help_text="This setting configures the Intel(R) SMBus I2C Address. Note: This setting is only used for testing purposes. The recommended setting is &quot;&quot;0000000&quot;&quot;" key="DescriptorPlugin:SoC:SMBusI2cAddress"/>
         <SMBusAsdAddress value="0x0" label="Intel(R) SMBus ASD Address" help_text="This setting configures the Intel(R) SMBus Alert Sending Device Address. For details see Alder Lake SPI Programming guide further details." key="DescriptorPlugin:SoC:SMBusAsdAddress"/>
         <SMBusI2cEnable value="No" value_list="['No', 'Yes']" label="Intel(R) SMBus I2C Address Enabled" help_text="This setting enables / disables the Intel(R) SMBus I2C Address. Note: This setting is only used for testing purposes. The recommended setting is &quot;&quot;No&quot;&quot;" key="DescriptorPlugin:SoC:SMBusI2cEnable"/>
         <SMBusAsdEnable value="No" value_list="['No', 'Yes']" label="Intel(R) SMBus ASD Address Enabled" help_text="This setting enables / disables the Intel(R) SMBus Alert Sending Device. For details see Alder Lake SPI Programming guide further details." key="DescriptorPlugin:SoC:SMBusAsdEnable"/>
         <SMBusAsfId value="0x0" label="Intel(R) SMBus Subsystem Vendor &amp; Device ID for ASF" help_text="This setting configures the Intel(R) SMBus Subsystem Vendor and Device ID for ASF. For details see Alder Lake SPI Programming guide further details." key="DescriptorPlugin:SoC:SMBusAsfId"/>
         <SLink0Enable value="Yes" value_list="['No', 'Yes']" label="SMLink0 Enabled" help_text="This setting enables / disables SMLink0 interface. For further details see Alder Lake Platform Controller Hub EDS. Note: If using Intel(R) NFC this setting must be set to &quot;&quot;Yes&quot;&quot;." key="DescriptorPlugin:SoC:SLink0Enable"/>
         <SLink0I2cAddress value="0x0" label="SMLink0 I2C Address" help_text="This setting configures the SMLink0 I2C Address. Note: This setting is used as a part of the Intel(R) vPro Thunderbolt(tm) dock configuration." key="DescriptorPlugin:SoC:SLink0I2cAddress"/>
         <SLink0MctpAddress value="0x0" label="Intel(R) SMLink0 MCTP Address" help_text="This setting configures the Intel(R) SMLink0 MCTP Address." key="DescriptorPlugin:SoC:SLink0MctpAddress"/>
         <SMLink0I2cEnable value="No" value_list="['No', 'Yes']" label="SMLink0 I2C Address Enabled" help_text="This setting enables / disables the SMLink0 I2C Address. Note: This setting is used as a part of the Intel(R) vPro Thunderbolt(tm) dock configuration." key="DescriptorPlugin:SoC:SMLink0I2cEnable"/>
         <SLink0MctpEnable value="No" value_list="['No', 'Yes']" label="Intel(R) SMLink0 MCTP Address Enabled" help_text="This setting enables / disables the Intel(R) SMLink0 MCTP Address." key="DescriptorPlugin:SoC:SLink0MctpEnable"/>
         <SLink0freq value="1 MHz" value_list="['100 KHz', '400 KHz', '1 MHz']" label="SMLink0 Frequency" help_text="This setting determines the frequency at which the SMLink0 will operate. Note: The recommended setting is &quot;&quot;1MHz&quot;&quot;" key="DescriptorPlugin:SoC:SLink0freq"/>
         <SLink1Enable value="Yes" value_list="['No', 'Yes']" label="SMLink1 Enabled" help_text="This setting enables / disables SMLink1 interface. For further details see Alder Lake Platform Controller Hub EDS.  Note: This setting must be set to &quot;Yes&quot; if using PCH / MCP Thermal reporting." key="DescriptorPlugin:SoC:SLink1Enable"/>
         <SLink1GPTargetEnable value="No" value_list="['No', 'Yes']" label="SMLink1 GP Target Address Enabled" help_text="This setting enables / disables SMLink1 GP Target Address interface. For further details see Alder Lake Platform Controller Hub EDS. Note: This setting must be set to &quot;&quot;Yes&quot;&quot; if using PCH / MCP Thermal reporting." key="DescriptorPlugin:SoC:SLink1GPTargetEnable"/>
         <SLink1GPTargetAddress value="0x0" label="SMLink1 GP Target Address" help_text="This setting configures SMLink1 GP Target Address. For further details see Alder Lake Platform Controller Hub EDS." key="DescriptorPlugin:SoC:SLink1GPTargetAddress"/>
         <SLink1I2cAddress value="0x0" label="SMLink1 I2C Target Address" help_text="This setting configures SMLink1 I2C Target Address. For further details see Alder Lake Platform Controller Hub EDS." key="DescriptorPlugin:SoC:SLink1I2cAddress"/>
         <SLink1MctpAddress value="0x0" label="SMLink1 MCTP Address" help_text="This setting configures the Intel(R) SMBus MCTP Address. Note: This setting is only used for testing purposes. The default setting is &quot;&quot;0000000&quot;&quot;" key="DescriptorPlugin:SoC:SLink1MctpAddress"/>
         <SLink1I2cEnable value="No" value_list="['No', 'Yes']" label="SMLink1 I2C Target Address Enabled" help_text="This setting configures SMLink1 I2C Target Address. For further details see Alder Lake Platform Controller Hub EDS." key="DescriptorPlugin:SoC:SLink1I2cEnable"/>
         <SLink1MctpEnable value="No" value_list="['No', 'Yes']" label="SMLink1 MCTP Address Enabled" help_text="This setting enables / disables the Intel(R) SMBus MCTP Address. Note: This setting is only used for testing purposes. The recommended setting is &quot;&quot;No&quot;&quot;" key="DescriptorPlugin:SoC:SLink1MctpEnable"/>
         <SLink1freq value="100 KHz" value_list="['100 KHz', '400 KHz', '1 MHz']" label="SMLink1 Frequency" help_text="This setting determines the frequency at which the SMLink1 will operate. Note: The recommended setting is &quot;&quot;100KHz&quot;&quot;" key="DescriptorPlugin:SoC:SLink1freq"/>
         <SmbAlrtModeConfig value="Enable as GPIO" value_list="['Enable as GPIO', 'Enable as Intel(R) SMBus ASD']" label="Intel(R) SMBus ASD Mode Configuration" help_text="This setting determines the native mode of operation for the Intel(R) SMBus ASD signal." key="DescriptorPlugin:SoC:SmbAlrtModeConfig"/>
      </SmbusSmlinkConfiguration>
      <EspiConfiguration label="eSPI Configuration">
         <EspiEcBusfreq value="50MHz" value_list="['20MHz', '25MHz', '33MHz', '50MHz']" label="eSPI / EC Bus Frequency" help_text="Indicates the maximum frequency of the eSPI bus that is supported by the eSPI Master and platform configuration (trace length, number of Slaves, etc.). The actual frequency of the eSPI bus will be the minimum of this field and the Slave's maximum frequency advertised in its General Capabilities register." key="DescriptorPlugin:SoC:EspiEcBusfreq"/>
         <EspiEcCrcCheckEnable value="Yes" value_list="['Yes', 'No']" label="eSPI / EC CRC Check Enabled" help_text="This setting enables CRC checking on eSPI Slave 0 channel." key="DescriptorPlugin:SoC:EspiEcCrcCheckEnable"/>
         <EspiEcMaxIoMode value="Single, Dual and Quad" value_list="['Single', 'Single and Dual', 'Single and Quad', 'Single, Dual and Quad']" label="eSPI / EC Maximum I/O Mode" help_text="Indicates the maximum IO Mode (Single/Dual/Quad) of the eSPI bus that is supported by the eSPI Master and specific platform configuration. The actual IO Mode of the eSPI bus will be the minimum of this field and the Slave's maximum IO Mode advertised in its General Capabilities register." key="DescriptorPlugin:SoC:EspiEcMaxIoMode"/>
         <EspiEcSlave1DeviceEn value="No" value_list="['No', 'Yes']" label="eSPI / EC Slave 1 Device Enabled" help_text="This setting enables the Slave device on the eSPI interface." key="DescriptorPlugin:SoC:EspiEcSlave1DeviceEn"/>
         <EspiEcSlv1DevBusfreq value="50MHz" value_list="['20MHz', '25MHz', '33MHz', '50MHz']" label="eSPI / EC Slave 1 Device Bus Frequency" help_text="This setting configures the maximum operating frequency of the Slave device." key="DescriptorPlugin:SoC:EspiEcSlv1DevBusfreq"/>
         <EspiEcSlv1DevMaxIoMode value="Single, Dual and Quad" value_list="['Single', 'Single and Duel', 'Single and Quad', 'Single, Dual and Quad']" label="eSPI / EC Slave 1 Device Maximum I/O Mode" help_text="This setting configures the maximum I/O mode of the Slave device." key="DescriptorPlugin:SoC:EspiEcSlv1DevMaxIoMode"/>
         <EspiEcSlve1CrcChkEn value="Yes" value_list="['Yes', 'No']" label="eSPI / EC Slave 1 Device CRC Check Enable" help_text="This setting determines if CRC checking is enabled on the eSPI / EC Slave 1 Device channel." key="DescriptorPlugin:SoC:EspiEcSlve1CrcChkEn"/>
         <EspiEcSlvAtchdFlshMor value="Single Outstanding Request" value_list="['Single Outstanding Request', 'Multiple Outstanding Requests']" label="eSPI / EC Slave Attached Flash Multiple Outstanding Requests Enable" help_text="This setting enabled multiple outstanding requests for the eSPI / EC Slave Attached Flash device." key="DescriptorPlugin:SoC:EspiEcSlvAtchdFlshMor"/>
         <EspiEcSlvAtchdFlshOoo value="In-Order SAF Requests" value_list="['In-Order SAF Requests', 'Out-of-Order SAF Requests']" label="eSPI / EC Slave Attached Flash Channel OOO Enable" help_text="This setting enables Out or Order requests on the eSPI / EC Slave Attached Flash device." key="DescriptorPlugin:SoC:EspiEcSlvAtchdFlshOoo"/>
         <EspiEcMaxOutReqMstrFlCh value="2" value_list="['2', '1']" label="eSPI / EC Max Outstanding Request for Master Attached Flash Channel" help_text="This setting determines the Maximum outstanding requests on the eSPI / EC Master Attached Flash Channel." key="DescriptorPlugin:SoC:EspiEcMaxOutReqMstrFlCh"/>
         <EspiEcSlave2DeviceEn value="No" value_list="['No', 'Yes']" label="eSPI / EC Slave 2 Device Enabled" help_text="This setting enables the Slave device on the eSPI interface." key="DescriptorPlugin:SoC:EspiEcSlave2DeviceEn"/>
         <EspiEcSlve2CrcChkEn value="No" value_list="['Yes', 'No']" label="eSPI / EC Slave 2 Device CRC Check Enable" help_text="This setting determines if CRC checking is enabled on the eSPI / EC Slave 2 Device channel." key="DescriptorPlugin:SoC:EspiEcSlve2CrcChkEn"/>
         <EspiEcSlv2DevMaxIoMode value="Single" value_list="['Single', 'Single and Duel', 'Single and Quad', 'Single, Dual and Quad']" label="eSPI / EC Slave 2 Device Maximum I/O Mode" help_text="This setting configures the maximum I/O mode of the Slave device." key="DescriptorPlugin:SoC:EspiEcSlv2DevMaxIoMode"/>
         <EspiEcSlv2DevBusfreq value="20MHz" value_list="['20MHz', '25MHz', '33MHz', '50MHz']" label="eSPI / EC Slave 2 Device Bus Frequency" help_text="This setting configures the maximum operating frequency of the Slave device." key="DescriptorPlugin:SoC:EspiEcSlv2DevBusfreq"/>
         <EspiEcSlave3DeviceEn value="No" value_list="['No', 'Yes']" label="eSPI / EC Slave 3 Device Enabled" help_text="This setting enables the Slave device on the eSPI interface." key="DescriptorPlugin:SoC:EspiEcSlave3DeviceEn"/>
         <EspiEcSlve3CrcChkEn value="No" value_list="['Yes', 'No']" label="eSPI / EC Slave 3 Device CRC Check Enable" help_text="This setting determines if CRC checking is enabled on the eSPI / EC Slave 3 Device channel." key="DescriptorPlugin:SoC:EspiEcSlve3CrcChkEn"/>
         <EspiEcSlv3DevMaxIoMode value="Single" value_list="['Single', 'Single and Duel', 'Single and Quad', 'Single, Dual and Quad']" label="eSPI / EC Slave 3 Device Maximum I/O Mode" help_text="This setting configures the maximum I/O mode of the Slave device." key="DescriptorPlugin:SoC:EspiEcSlv3DevMaxIoMode"/>
         <EspiEcSlv3DevBusfreq value="20MHz" value_list="['20MHz', '25MHz', '33MHz', '50MHz']" label="eSPI / EC Slave 3 Device Bus Frequency" help_text="This setting configures the maximum operating frequency of the Slave device." key="DescriptorPlugin:SoC:EspiEcSlv3DevBusfreq"/>
      </EspiConfiguration>
   </InternalPchBuses>
   <Power label="Power">
      <PlatformPower label="Platform Power">
         <BattLowGppv00Config value="Enable as Battery Low" value_list="['Enable as Battery Low', 'Enable as GPP_V00']" label="Battery Low / GPP_V00 Signal Configuration" help_text="This setting allows the user to assign the Battery Low / GPP_V00 signal as Battery Low or as GPP_V00. For further details see Meteor Lake Platform Controller Hub EDS." key="DescriptorPlugin:SoC:BattLowGppv00Config"/>
         <SlpS3Gppv04Config value="Enable as SLP_S3#" value_list="['Enable as SLP_S3#', 'Enable as GPP_V04']" label="SLP_S3# / GPP_V04 Signal Configuration" help_text="This setting allows the user to assign the SLP_S3# Power Control signal as SLP_S3# or as GPP_V04. For further details see Meteor Lake Platform Controller Hub EDS." key="DescriptorPlugin:SoC:SlpS3Gppv04Config"/>
         <SlpS4Gppv05Config value="Enable as SLP_S4#" value_list="['Enable as SLP_S4#', 'Enable as GPP_V05']" label="SLP_S4# / GPP_V05 Signal Configuration" help_text="This setting allows the user to assign the SLP_S4# Power Control signal as SLP_S4# or as GPP_V05. For further details see Meteor Lake Platform Controller Hub EDS." key="DescriptorPlugin:SoC:SlpS4Gppv05Config"/>
         <SlpAGppv06Config value="Enable as SLP_A#" value_list="['Enable as SLP_A#', 'Enable as GPP_V06']" label="SLP_A# / GPP_V06 Signal Configuration" help_text="This setting allows the user to assign the SLP_A# Power Control signal as SLP_A# or as GPP_V06. For further details see Meteor Lake Platform Controller Hub EDS." key="DescriptorPlugin:SoC:SlpAGppv06Config"/>
         <SlpS5Gppv10Config value="Enable as SLP_S5#" value_list="['Enable as SLP_S5#', 'Enable as GPP_V10']" label="SLP_S5# / GPP_V10 Signal Configuration" help_text="This setting allows the user to assign the SLP_S5# Power Control signal as SLP_S5# or as GPP_V10. For further details see Meteor Lake Platform Controller Hub EDS." key="DescriptorPlugin:SoC:SlpS5Gppv10Config"/>
         <SusclkGppv08Config value="Enable as SUSCLK" value_list="['Enable as SUSCLK', 'Enable as GPP_V08']" label="SUSCLK / GPP_V08 Signal Configuration" help_text="This setting allows the user to assign the SUSCLK / GPP_V08 signal as SUSCLK or as GPP_V08. For further details see Meteor Lake Platform Controller Hub EDS." key="DescriptorPlugin:SoC:SusclkGppv08Config"/>
         <WakeGppv14Config value="Enable as WAKE#" value_list="['Enable as WAKE#', 'Enable as GPP_V014']" label="WAKE# / GPP_V14 Signal Configuration" help_text="This setting allows the user to assign the WAKE# / GPP_V14 signal as WAKE# or as GPP_V14. For further details see Meteor Lake Platform Controller Hub EDS." key="DescriptorPlugin:SoC:WakeGppv14Config"/>
      </PlatformPower>
      <PchThermalReporting label="PCH Thermal Reporting">
         <PchThrmlRprtngEn value="Yes" value_list="['Yes', 'No']" label="Thermal Power Reporting Enabled" help_text="This setting enabled a once-per-second timer interrupt is enabled which triggers firmware to report power and temperature information as enabled by configuration registers. Note: When this setting is disabled ensure that the once-per-second timer interrupt associated with this feature is also disabled." key="DescriptorPlugin:PMC_SoC:PchThrmlRprtngEn"/>
      </PchThermalReporting>
   </Power>
   <IntegratedSensorHub label="Integrated Sensor Hub">
      <IntegratedSensorHub label="Integrated Sensor Hub">
         <IshPowerUpState value="Enabled" value_list="['Disabled', 'Enabled']" label="Integrated Sensor Hub Initial Power Up State" help_text="This setting allows customers to determine the power up state for ISH." key="CsePlugin:ConfigRulesNvar:ME_CONF_WRK#IshPowerUpState"/>
         <IshSupported value="Yes" value_list="['Yes', 'No']" label="Integrated Sensor Hub Supported" help_text="This setting allows customers to enable / disable ISH on the platform." key="DescriptorPlugin:PMC_SoC:IshSupported"/>
      </IntegratedSensorHub>
      <IshImage label="ISH Image">
         <InputFile value="" label="ISH Input  File" help_text="Path to your ISH firmware binary file." key="CsePlugin:ISH:InputFile_path"/>
         <Length value="0x80000" label="Integrated Sensor Hub Length" help_text="Total size (in bytes) of the ISH code partition including reserved space. It is recommended to be at least 256kb." key="CsePlugin:ISH:Length"/>
      </IshImage>
      <IshData label="ISH Data">
         <PdtBinary value="" label="ISH PDT Binary File" help_text="Path to your PDT binary file." key="CsePlugin:AutoNvars:IshPdt#IshPdtBinary"/>
      </IshData>
   </IntegratedSensorHub>
   <Camera label="Camera">
      <IPUSecurity label="IPU Security Configuration">
         <PrivacyFeatureControlDisabled value="true" value_list="['false', 'true']" label="Camera privacy feature control disabled" help_text="This NVAR enables/disables the camera privacy. Enabling this NVAR means that the Camera privacy GPIO Pin value is used to mask/unmask all cameras' data from being used" key="CsePlugin:AutoNvars:IunitPrivacyControl#PrivacyFeatureControlDisabled"/>
         <FWSecureMode value="Enabled" value_list="['Disabled', 'Enabled']" label="FW Secure Mode" help_text="Debug feature for pre-production platforms only, can be edited only via the config XML. If enabled, access blockers in IS and PS are enabled, and FW is read from IMR. Must be enabled for FW authentication flow and execution of authenticated FW." key="CsePlugin:AutoNvars:IUnitOemCfg#FWSecureMode"/>
      </IPUSecurity>
   </Camera>
   <Debug label="Debug">
      <Idlm label="IDLM">
         <IdlmFile value="" label="Intel(R) Debug Loadable Module - IDLM" help_text="This allows an IDLM binary to be merged into output image built by Intel (R) FIT" key="SystemPlugin:IDLM:input_file_path"/>
      </Idlm>
      <DelayedAuthenticationModeConfiguration label="Delayed Authentication Mode Configuration">
         <DelayedAuthMode value="No" value_list="['No', 'Yes']" label="Delayed Authentication Mode Enabled" help_text="This setting enables Delayed Authentication Mode on the platform." key="CsePlugin:AutoNvars:Dam#DelayedAuthMode"/>
      </DelayedAuthenticationModeConfiguration>
      <IntelTraceHubTechnology label="Intel(R) Trace Hub Technology">
         <RomTracePreBiosEn value="Trace Hub Pre-BIOS Disabled" value_list="['Trace Hub Pre-BIOS Disabled', 'Trace Hub Pre-BIOS Enabled']" label="Intel(R) Trace Hub Pre-BIOS Trace Enabled" help_text="This setting will enable / disable Intel(R) Trace Hub Pre-BIOS Tracing capabilities." key="DescriptorPlugin:SoC:RomTracePreBiosEn"/>
         <RomTraceEmergencyModeEn value="No" value_list="['No', 'Yes']" label="Intel(R) Trace Hub Emergency Mode Enabled" help_text="When enabled, Intel(R) ME programs Intel(R) Trace Hub to send debug traces over DCI OOB without target configuration from the Intel(R) System Studio tool. Note: This is intended for debug purposes only and should not be used in &quot;the&quot; shipping configuration." key="DescriptorPlugin:SoC:RomTraceEmergencyModeEn"/>
         <IntelTrcHubBinary value="" label="Intel(R) Trace Hub Binary" help_text="This is the Intel(R) trace hub configuration file. which will be applied by intel me to configure Intel(R) trace hub. use this option to restore Intel(R) trace hub configuration when necessary." key="CsePlugin:AutoNvars:NorthPeakDebug#IntelTrcHubBinary"/>
         <RomTraceFiltering value="" label="Intel(R) Trace Hub Filtering" help_text="This setting allows a user input binary for filtering of output messages for Intel(R) Trace Hub" key="CsePlugin:AutoNvars:TraceHubFiltering#RomTraceFiltering"/>
         <PmcDbgMsgsEnable value="Yes" value_list="['No', 'Yes']" label="PMC Hub Debug Messages Enabled" help_text="This setting enables PMC FW trace messages to Intel(R) Trace Hub - When set to Yes, enables trace messages." key="DescriptorPlugin:PMC_SoC:PmcDbgMsgsEnable"/>
      </IntelTraceHubTechnology>
      <IntelMeFirmwareDebuggingOverrides label="Intel(R) ME Firmware Debugging Overrides">
         <MeRstBehavior value="Intel(R) ME Alternate image boot" value_list="['Intel(R) ME Alternate image boot', 'Intel(R) ME will Halt']" label="Intel(R) ME Reset Behavior" help_text="This setting determines Intel(R) ME behavior when boot image errors are encountered. Warning: This setting should be used for debug purposes only." key="DescriptorPlugin:SoC:MeRstBehavior"/>
         <AfsIdleReclaim value="Yes" value_list="['Yes', 'No']" label="AFS Idle Flash Reclaim Enabled" help_text="This controls enabling / disabling of Intel(R) ME AFS Idle flash reclaim capabilities.  Note: This setting should be used for debug purposes only." key="DescriptorPlugin:SoC:AfsIdleReclaim"/>
         <DbgOverridePreProdSi value="0x0" label="Debug Override Pre-Production Silicon" help_text="Allows the OEM to control FW features to assist with pre-production platform debugging.  This control has no effect if used on production silicon.  Note: Certain options will do not work when the descriptor is locked (See FW Bring-up Guide for setting details).  Important: Due to an HW issue, this setting should be set temporarily to 0x400107 to prevent boot issues." key="CsePlugin:AutoNvars:KernFixedData#DbgOverridePreProdSi"/>
         <DbgOverrideProdSi value="0x0" label="Debug Override Production Silicon" help_text="Allows the OEM to control FW features to assist with production platform debugging.  Note: Certain options will do not work when the descriptor is locked (See FW Bring-up Guide for setting details)." key="CsePlugin:AutoNvars:KernFixedData#DbgOverrideProdSi"/>
      </IntelMeFirmwareDebuggingOverrides>
      <EseFirmwareDebuggingOverrides label="SSE Firmware Debugging Overrides">
         <EseRstBehavior value="ESE Alternate image boot" value_list="['ESE Alternate image boot', 'ESE will Halt']" label="SSE Reset Behavior" help_text="This setting determines Intel(R) Silicon Security Engine behavior when boot image errors are encountered. Warning: This setting should be used for debug purposes only." key="DescriptorPlugin:SoC:EseRstBehavior"/>
         <EseAfsIdleReclaim value="Yes" value_list="['Yes', 'No']" label="SSE AFS Idle Flash Reclaim Enabled" help_text="This controls enabling / disabling of Intel(R) Silicon Security Engine AFS Idle flash reclaim capabilities. Note: This setting should be used for debug purposes only." key="DescriptorPlugin:SoC:EseAfsIdleReclaim"/>
         <EseRomBpInputFile value="" label="SSE ROM Bypass" help_text="Path to the Intel(R) Silicon Security Engine ROM Bypass binary file. This capability is only supported pre-EOM and must be signed for FIT to integrate it into the final IFWI" key="ESEPlugin:EseRomBypassPartition:EseRomBpInputFile"/>
      </EseFirmwareDebuggingOverrides>
      <Emulation label="Emulation">
         <Sku value="No Emulation" value_list="['No Emulation', 'MTL_M_Premium']" label="Sku" help_text="SKU Emulation" key="CsePlugin:HVMP:hvmp_sku"/>
         <ProcEmulation value="No Emulation" value_list="['No Emulation', 'EMULATE Intel (R) vPro (TM) capable Processor', 'EMULATE Intel (R) Core (TM) branded Processor', 'EMULATE Intel (R) Celeron (R) branded Processor', 'EMULATE Intel (R) Pentium (R) branded Processor', 'EMULATE Intel (R) Xeon E (R) branded Processor', 'EMULATE Intel (R) Xeon W (R) Manageability capable Processor']" label="Processor Emulation" help_text="This setting determines processor type to be emulated on pre-production silicon." key="CsePlugin:AutoNvars:ME_CONF_WRK#ProcEmulation"/>
      </Emulation>
      <DirectConnectInterfaceConfiguration label="Direct Connect Interface Configuration">
         <DciDbcEnable value="No" value_list="['No', 'Yes']" label="Intel(R) DCI DbC Interface Enabled" help_text="This setting enables / disables the Intel (R)DCI DbC interface. NOTE: Applies only before End of Manufacture." key="DescriptorPlugin:SoC:DciDbcEnable"/>
      </DirectConnectInterfaceConfiguration>
      <EspiFeatureOverrides label="eSPI Feature Overrides">
         <EspiEcLowFreqOvrd value="No" value_list="['No', 'Yes']" label="eSPI / EC Low Frequency Debug Override" help_text="When enabled this setting will divide eSPI clock frequency by 8. Note: This setting should only be used for debugging purposes. Leaving this setting enable will impact eSPI performance." key="DescriptorPlugin:SoC:EspiEcLowFreqOvrd"/>
      </EspiFeatureOverrides>
      <EarlyUsb2DbcOverType-AConfiguration label="Early USB2 DBC over Type-A Configuration">
         <Usb2DbcPortEn value="No USB2 Ports" value_list="['No USB2 Ports', 'USB2 Port 1', 'USB2 Port 2', 'USB2 Port 3', 'USB2 Port 4', 'USB2 Port 5', 'USB2 Port 6']" label="USB2 DbC port enable" help_text="This setting dedicates USB2 STD-A port for USB2 DbC exclusively. It blocks functional traffic on this port and USB.DbC traffic on all other ports, including USB Type-C ports.  Note: These fields do not apply to USB Type-C ports." key="DescriptorPlugin:PMC_SoC:Usb2DbcPortEn"/>
         <EnEarlyUsb2DbcCon value="No" value_list="['No', 'Yes']" label="Enable early USB2 DbC connection" help_text="This setting enables a delay during Intel(R) ME FW bring-up to allow USB2 DbC connection to be established. Note: Early USB2 DBC can only be used on Port 1" key="DescriptorPlugin:DBC:EnEarlyUsb2DbcCon"/>
      </EarlyUsb2DbcOverType-AConfiguration>
      <IntelDebugProtectionTechnologyToken label="Intel Debug Protection Technology Token">
         <IntelDPTToken value="" label="Intel DPT Token" help_text="This allows to enable debug capabilities using Secure Token binary file.&amp;#13;&amp;#10;Note: Need to move to separated 'Secure Debug' group." key="CsePlugin:UTOK:input_file_path"/>
      </IntelDebugProtectionTechnologyToken>
   </Debug>
   <CpuStraps label="CPU Straps">
      <CpuStraps label="CPU Straps">
         <HyperThreadingDisable value="No" value_list="['No', 'Yes']" label="Disable Hyperthreading" help_text="This setting control enabling / disabling of Hyper threading. Note: This strap is intended for debugging purposed only. See BIOS Spec for more details on enabling / disabling Hyper threading" key="DescriptorPlugin:CPU:HyperThreadingDisable"/>
         <NumActiveBigCore value="All Cores Active" value_list="['All Cores Active', '1 Core Active']" label="Number of Active Big Cores" help_text="This setting controls the number of active Big Core processors. Note: This strap is intended for debugging purposed only. See BIOS Spec for more details on enabling / disabling processor cores." key="DescriptorPlugin:CPU:NumActiveBigCore"/>
         <BistInit value="No" value_list="['No', 'Yes']" label="BIST Initialization" help_text="This setting determines if BIST will be run at platform reset after BIOS requested actions. Note: This strap is intended for debugging purposed only." key="DescriptorPlugin:CPU:BistInit"/>
         <FlexRatio value="0x0" label="Flex Ratio" help_text="This setting controls the maximum processor non-turbo ratio. Note: This strap is intended for debugging purposed only. See BIOS Spec for more details on maximum processor non-turbo ratio configuration." key="DescriptorPlugin:CPU:FlexRatio"/>
         <CpuMaxFreqBoot value="Yes" value_list="['No', 'Yes']" label="Processor Boot at P1 Frequency" help_text="This setting determines if the processor will boot at P1 frequency. Note: This strap is intended for debugging purposed only." key="DescriptorPlugin:CPU:CpuMaxFreqBoot"/>
         <JtagPwrDisable value="No JTAG Power on C10 and Lower" value_list="['No JTAG Power on C10 and Lower', 'JTAG Power on C10 and Lower']" label="JTAG Power Disable" help_text="This setting determines if JTAG power will be maintained on C10 or lower power states. Note: This strap is intended for debugging purposed only." key="DescriptorPlugin:CPU:JtagPwrDisable"/>
         <ActiveComputeSmallCores value="All Cores Active" value_list="['All Cores Active', '1 Core Active', '2 Cores Active', '3 Cores Active', '4 Cores Active', '5 Cores Active', '6 Cores Active', '7 Cores Active']" label="Active Compute Small Cores" help_text="This setting controls the number of active small core processors. Note: If the Number of Active Big Cores setting is configured to a specific number of individual cores active and the Number of Active Compute Small Cores is configured to All Cores Active the Compute Small core processors will be disabled. Note: This strap is intended for debugging purposed only. See BIOS Spec for more details on enabling / disabling processor cores." key="DescriptorPlugin:CPU:ActiveComputeSmallCores"/>
         <NumActiveSmallCores value="2 Cores Active" value_list="['Disable All Cores', '1 Core Active', '2 Cores Active']" label="Number of Active Small Cores" help_text="This setting controls the number of active small core processors. Note: If the Number of Active Big Cores setting is configured to a specific number of individual cores active and the Number of Active Small Cores is configured to All Cores Active the Small core processors will be disabled. Note: This strap is intended for debugging purposed only. See BIOS Spec for more details on enabling / disabling processor cores." key="DescriptorPlugin:CPU:NumActiveSmallCores"/>
         <CpuP1BootRatio value="Nominal P1 Ratio" value_list="['Nominal P1 Ratio', 'TDP1 P1 Ratio']" label="Processor P1 Boot Ratio" help_text="This setting determines the processor P1 boot ratio." key="DescriptorPlugin:CPU:CpuP1BootRatio"/>
         <IaVrAddress value="0x0" label="IA VR Address" help_text="This setting determines the IA VR address. See Processor EDS for details. Note: This strap should be left at the recommended default setting." key="DescriptorPlugin:CPU:IaVrAddress"/>
         <IaVrType value="SVID" value_list="['SVID', 'Fixed VR']" label="IA VR Type" help_text="This setting determines the IA core VR type. See Processor EDS for details." key="DescriptorPlugin:CPU:IaVrType"/>
         <GtVrAddress value="0x1" label="GT VR Address" help_text="This setting determines the GT VR address. See Processor EDS for details. Note: This strap should be left at the recommended default setting." key="DescriptorPlugin:CPU:GtVrAddress"/>
         <GtVrType value="SVID" value_list="['SVID', 'Fixed VR']" label="GT VR Type" help_text="This setting determines the GT core VR type. See Processor EDS for details." key="DescriptorPlugin:CPU:GtVrType"/>
         <SaVrAddress value="0x2" label="SA VR Address" help_text="This setting determines the SA VR address. See Processor EDS for details. Note: This strap should be left at the recommended default setting." key="DescriptorPlugin:CPU:SaVrAddress"/>
         <SaVrType value="SVID" value_list="['SVID', 'Fixed VR']" label="SA VR Type" help_text="This setting determines the SA VR type. See Processor EDS for details." key="DescriptorPlugin:CPU:SaVrType"/>
         <PlatformImonDisable value="Disabled" value_list="['Enabled', 'Disabled']" label="Platform IMON" help_text="This strap should be left at the recommended default setting." key="DescriptorPlugin:CPU:PlatformImonDisable"/>
      </CpuStraps>
   </CpuStraps>
   <FlexIO label="Flex IO">
      <PciePortConfiguration label="PCIe Port Configuration">
         <PCIeController1 value="1x4" value_list="['4x1', '1x2, 2x1', '1x2, 2x1 Lane Reversed', '2x2', '2x2 Lane Reversed', '1x4', '1x4 Lane Reversed']" label="PCIe Controller 1 (Port 1-4)" help_text="This setting controls PCIe Port configurations for PCIe Controller 1. For further details see Tiger Lake Platform Controller Hub EDS." key="DescriptorPlugin:SoC:PCIeController1"/>
         <PCIeController2 value="1x2, 2x1" value_list="['4x1', '1x2, 2x1', '1x2, 2x1 Lane Reversed', '2x2', '2x2 Lane Reversed', '1x4', '1x4 Lane Reversed']" label="PCIe Controller 2 (Port 5-8)" help_text="This setting controls PCIe Port configurations for PCIe Controller 2. For further details see Tiger Lake Platform Controller Hub EDS." key="DescriptorPlugin:SoC:PCIeController2"/>
         <PCIeController3Config value="1x4" value_list="['1x4', '1x4 Lane Reversed']" label="PCIe Controller 3 (Port 9-12)" help_text="This setting controls Lane Reversal for PCIe Controller 3. For further details see Meteor Lake Platform Controller Hub EDS." key="DescriptorPlugin:SoC:PCIeController3Config"/>
      </PciePortConfiguration>
      <Usb3PortConfiguration label="USB3 Port Configuration">
         <Usb32Port1and2SpdselPair value="USB 3.2 Port 1 and 2 Gen 2x1" value_list="['USB 3.2 Port 1 and 2 Gen 1x1', 'USB 3.2 Port 1 and 2 Gen 2x1', 'USB 3.2 Port 1 Gen 1x1 Port 2 Gen 2x1', 'USB 3.2 Port 1 Gen 2x1 Port 2 Gen 1x1']" label="USB3.2 Ports 1 and 2 Speed Select" help_text="This setting configures USB3 3.2 Ports 1 and 2 speeds along with allowing them to be configured to operate in USB 3.2 Gen 2x2 paired mode." key="DescriptorPlugin:SoC:Usb32Port1and2SpdselPair"/>
         <USB3Prt1ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB3 Port 1 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 1." key="DescriptorPlugin:SoC:USB3Prt1ConTypeSel"/>
         <USB3Prt2ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB3 Port 2 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB 3 Port 2." key="DescriptorPlugin:SoC:USB3Prt2ConTypeSel"/>
      </Usb3PortConfiguration>
      <Usb2PortConfiguration label="USB Port Configuration">
         <USB2Prt2ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 2 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 2." key="DescriptorPlugin:SoC:USB2Prt2ConTypeSel"/>
         <USB2Prt3ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 3 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 3." key="DescriptorPlugin:SoC:USB2Prt3ConTypeSel"/>
         <USB2Prt4ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 4 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 4." key="DescriptorPlugin:SoC:USB2Prt4ConTypeSel"/>
         <USB2Prt5ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 5 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 5." key="DescriptorPlugin:SoC:USB2Prt5ConTypeSel"/>
         <USB2Prt6ConTypeSel value="Type A / Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 6 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 6." key="DescriptorPlugin:SoC:USB2Prt6ConTypeSel"/>
         <USB2Prt1ConTypeSel value="Type C" value_list="['Type C', 'Type A / Type C']" label="USB2 Port 1 Connector Type Select" help_text="This setting configures the physical connector type to be used for USB2 Port 1." key="DescriptorPlugin:PMC_SoC:USB2Prt1ConTypeSel"/>
      </Usb2PortConfiguration>
      <SocUsb2CsiCfg label="USB 2.0 Port Tuning ">
         <port1_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port1 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port1_txpreempamptune"/>
         <port1_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port1 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port1_txpreemppulsetune"/>
         <port1_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port1 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port1_txrisetune"/>
         <port1_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port1 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port1_txvreftune"/>
         <port1_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port1 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port1_txhsxvtune"/>
         <port2_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port2 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port2_txpreempamptune"/>
         <port2_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port2 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port2_txpreemppulsetune"/>
         <port2_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port2 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port2_txrisetune"/>
         <port2_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port2 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port2_txvreftune"/>
         <port2_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port2 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port2_txhsxvtune"/>
         <port3_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port3 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port3_txpreempamptune"/>
         <port3_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port3 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port3_txpreemppulsetune"/>
         <port3_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port3 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port3_txrisetune"/>
         <port3_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port3 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port3_txvreftune"/>
         <port3_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port3 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port3_txhsxvtune"/>
         <port4_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port4 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port4_txpreempamptune"/>
         <port4_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port4 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port4_txpreemppulsetune"/>
         <port4_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port4 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port4_txrisetune"/>
         <port4_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port4 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port4_txvreftune"/>
         <port4_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port4 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port4_txhsxvtune"/>
         <port5_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port5 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port5_txpreempamptune"/>
         <port5_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port5 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port5_txpreemppulsetune"/>
         <port5_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port5 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port5_txrisetune"/>
         <port5_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port5 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port5_txvreftune"/>
         <port5_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port5 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port5_txhsxvtune"/>
         <port6_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port6 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port6_txpreempamptune"/>
         <port6_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port6 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port6_txpreemppulsetune"/>
         <port6_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port6 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port6_txrisetune"/>
         <port6_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port6 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port6_txvreftune"/>
         <port6_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port6 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port6_txhsxvtune"/>
         <port7_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port7 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port7_txpreempamptune"/>
         <port7_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port7 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port7_txpreemppulsetune"/>
         <port7_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port7 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port7_txrisetune"/>
         <port7_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port7 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port7_txvreftune"/>
         <port7_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port7 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port7_txhsxvtune"/>
         <port8_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port8 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port8_txpreempamptune"/>
         <port8_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port8 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port8_txpreemppulsetune"/>
         <port8_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port8 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port8_txrisetune"/>
         <port8_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port8 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port8_txvreftune"/>
         <port8_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port8 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port8_txhsxvtune"/>
         <port9_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port9 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port9_txpreempamptune"/>
         <port9_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port9 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port9_txpreemppulsetune"/>
         <port9_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port9 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port9_txrisetune"/>
         <port9_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port9 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port9_txvreftune"/>
         <port9_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port9 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port9_txhsxvtune"/>
         <port10_txpreempamptune value="default" value_list="['default', 'disabled', '1x', '2x', '3x']" label="Port10 High Speed Preemphasis Current Source" help_text="Controls the amount of current sourced" key="CsiPlugin:CsiNvar:port10_txpreempamptune"/>
         <port10_txpreemppulsetune value="default" value_list="['default', 'long (2x)', 'short (1x)']" label="Port10 High Speed Preemphasis Dwell Time" help_text="Controls the duration for which the HS pre-emphasis current is sourced" key="CsiPlugin:CsiNvar:port10_txpreemppulsetune"/>
         <port10_txrisetune value="default" value_list="['default', '+17%', '0%', '-24%', '-44%']" label="Port10 High Speed Rise and Fall Time" help_text="Adjusts the rise/fall times of high-speed waveform." key="CsiPlugin:CsiNvar:port10_txrisetune"/>
         <port10_txvreftune value="default" value_list="['default', '-6%', '-4%', '-2%', '0%', '+2%', '+4%', '+6%', '+8%', '+10%', '+12%', '+14%', '+16%', '+18%', '+20%', '+22%', '+24%']" label="Port10 High Speed DC Voltage Level" help_text="Adjusts the high-speed DC level voltage" key="CsiPlugin:CsiNvar:port10_txvreftune"/>
         <port10_txhsxvtune value="default" value_list="['default', '-20 mV', '0 mV', '+20mV']" label="Port10 High Speed Signal Crossing" help_text="Adjusts the voltage at which DP# and DM# signals cross while transmitting in HS mode" key="CsiPlugin:CsiNvar:port10_txhsxvtune"/>
      </SocUsb2CsiCfg>
      <PhyConfiguration label="SPHY Configuration">
         <PhyBinaryFile value="" label="PHY Binary Configuration  File" help_text="This loads the PHY binary that will be merged into the output image generated by the Intel(R) FIT tool." key="CsePlugin:SPHY:PhyBinaryFile_path"/>
      </PhyConfiguration>
      <Type-CSubsystemConfiguration label="TCSS Configuration">
         <IomBinaryFile value="" label="IO Manageability Engine Binary  File" help_text="This loads the Type-C Subsystem IO Manageability Engine binary that will be merged into the output image generated by the Intel(R) FIT tool." key="CsePlugin:IOM:IomBinaryFile_path"/>
         <PhyBinaryFile value="" label="NPHY Binary  File" help_text="This loads the Type-C Subsystem PHY binary that will be merged into the output image generated by the Intel(R) FIT tool." key="CsePlugin:NPHY:PhyBinaryFile_path"/>
         <TbtBinaryFile value="" label="Thunderbolt(TM)/USB4(TM) Binary  File" help_text="This loads the Type-C Subsystem Thunderbolt(TM)/USB4(TM) binary that will be merged into the output image generated by the Intel(R) FIT tool." key="CsePlugin:TBT:TbtBinaryFile_path"/>
         <IomOemConfigDataFile value="" label="IO Manageability Engine OEM configuration Binary File" help_text="This loads the Type-C Subsystem IO Manageability Engine OEM Configuration binary that will be written to the OEM config data section." key="CsePlugin:AutoNvars:IOM_MG_CFG_DATA#IomOemConfigDataFile"/>
         <TypeCPort1Config value="No Restrictions" value_list="['No Restrictions', 'DP Fixed Connection', 'No Thunderbolt']" label="Type-C Port 1 Configuration" help_text="This setting determines the configuration of Type-C Port 1." key="DescriptorPlugin:PMC_SoC:TypeCPort1Config"/>
         <TypeCPort2Config value="No Restrictions" value_list="['No Restrictions', 'DP Fixed Connection', 'No Thunderbolt']" label="Type-C Port 2 Configuration" help_text="This setting determines the configuration of Type-C Port 2." key="DescriptorPlugin:PMC_SoC:TypeCPort2Config"/>
         <XdciSplitDieConfig value="xDCI Split Die Disabled" value_list="['xDCI Split Die Enabled', 'xDCI Split Die Disabled']" label="xDCI Split Die Configuration" help_text="This setting determines if xDCI Split die configuration is enabled / disabled on the platform." key="DescriptorPlugin:IOE:XdciSplitDieConfig"/>
         <TboltUsb4Port12SpdCap value="Port 1 and Port 2 TBT Gen 3" value_list="['Port 1 and 2 TBT Gen 2', 'Port 1 TBT Gen 2 / Port 2 TBT Gen 3', 'Port 1 TBT Gen 3 / Port 2 TBT Gen 2', 'Port 1 and Port 2 TBT Gen 3']" label="Thunderbolt(TM)/USB4(TM) Ports 1 and 2 Speed Capability" help_text="This setting should be set to 'Gen2 Only' for Thunderbolt(TM)/USB4(TM) Ports if they will only be supporting Gen2 speeds. Note: Gen2 refers to speeds of 10 Gbps USB4(TM) and/or 10.3125 Gbps Thunderbolt(TM) 3 - Compatibility Mode" key="DescriptorPlugin:IOE:TboltUsb4Port12SpdCap"/>
         <TboltPort12Retimer value="Ports 1 and 2 Retimer Enabled" value_list="['No Retimers', 'Port 1 Retimer Enabled', 'Port 2 Retimer Enabled', 'Ports 1 and 2 Retimer Enabled']" label="Thunderbolt(TM)/USB4(TM) Ports 1 and 2 Retimer Configuration" help_text="This setting enables Retimers for Thunderbolt(TM)/USB4(TM) Ports 1 and 2." key="DescriptorPlugin:IOE:TboltPort12Retimer"/>
      </Type-CSubsystemConfiguration>
      <TypeCPortConfiguration label="Type C Port Configuration">
         <TypeCPorts1and2SpdselPair value="Type C Port 1 and 2 Gen 2x2" value_list="['Type C Port 1 and 2 Gen 1x1', 'Type C Port 1 and 2 Gen 2x1', 'Type C Port 1 and 2 Gen 2x2', 'Type C Port 1 and 2 Gen 2x2 Tx1/Tx2 Rx1/Rx2 Orientation', 'Type C Port 1 Gen 1x1 Port 2 Gen 2x1', 'Type C Port 1 Gen 2x1 Port 2 Gen 1x1', 'Type C Port 1 Gen 2x2 Port 2 Gen 1x1', 'Type C Port 1 Gen 1x1 Port 2 Gen 2x2', 'Type C Port 1 Gen 2x2 Port 2 Gen 2x1', 'Type C Port 1 Gen 2x1 Port 2 Gen 2x2']" label="Type C Ports 1 and 2 Speed Select and Pairing" help_text="This setting configures Type C Ports 1 and 2 speeds." key="DescriptorPlugin:IOE:TypeCPorts1and2SpdselPair"/>
      </TypeCPortConfiguration>
      <ThunderboltConfiguration label="Thunderbolt Configuration">
         <TboltEnable value="Yes" value_list="['No', 'Yes']" label="Thunderbolt Enable" help_text="This setting determines if the Thunderbolt interface is enabled on the platform." key="DescriptorPlugin:PMC_SoC:TboltEnable"/>
      </ThunderboltConfiguration>
      <PowerDelivery_PdControllerConfiguration label="Power Delivery PD Controller Configuration">
         <PmcPDBusSelect value="SMLink1" value_list="['SMLink1', 'USBC_SMLA', 'USBC_SML']" label="Bus Type for PMC &amp; PD Controller" help_text="This setting determines the communication bus between PMC and PD Controller" key="DescriptorPlugin:PMC_SoC:PmcPDBusSelect"/>
         <RetimerPg value="Yes" value_list="['No', 'Yes']" label="Re-timer Power Gating Enabled" help_text="Indicates whether platform Re-timer power gating is enabled." key="DescriptorPlugin:PMC_SoC:RetimerPg"/>
         <TypeCPort1Mode value="Yes" value_list="['No', 'Yes']" label="Type-C port 1 Enabled" help_text="Indicates whether the associated Type-C port is enabled." key="DescriptorPlugin:PMC_SoC:TypeCPort1Mode"/>
         <TypeCPort1RetimerEnabled value="Yes" value_list="['No', 'Yes']" label="Type-C Port 1 Re-Timer Present" help_text="Indicates whether a re-timer is present for the associated Type-C port." key="DescriptorPlugin:PMC_SoC:TypeCPort1RetimerEnabled"/>
         <TypeCPort1RetimerConfig value="Yes" value_list="['No', 'Yes']" label="Type-C Port 1 Re-timer Configuration Enabled" help_text="Indicates whether the associated re-timer requires configuration. Enabled = configuration done via PMC; Disable = configuration done via PD Controller." key="DescriptorPlugin:PMC_SoC:TypeCPort1RetimerConfig"/>
         <TypeCPort1SmbusAddr value="0x50" label="Type C Port 1 SMBus Address" help_text="SMBus address for the associated type C port" key="DescriptorPlugin:PMC_SoC:TypeCPort1SmbusAddr"/>
         <USB2PortForTypeCPort1 value="USB2 Port 1" value_list="['No USB2 Port', 'USB2 Port 1', 'USB2 Port 2', 'USB2 Port 3', 'USB2 Port 4', 'USB2 Port 5', 'USB2 Port 6']" label="USB2 Port Number associated for Type-C Port 1" help_text="USB2 port number for the associated Type-C port" key="DescriptorPlugin:PMC_SoC:USB2PortForTypeCPort1"/>
         <USB3PortForTypeCPort1 value="Type-C Port 1" value_list="['No Type-C Port', 'Type-C Port 1', 'Type-C Port 2']" label="USB3 Port Number associated for Type-C Port 1" help_text="USB3 port number for the associated Type-C port" key="DescriptorPlugin:PMC_SoC:USB3PortForTypeCPort1"/>
         <TypeCPort1RetimerConfigType value="1 Re-Timer" value_list="['1 Re-Timer', '2 Re-Timers']" label="Type-C Port 1 Re-Timer Configuration Type" help_text="This setting determines the number of Re-Timers being use for Type-C Port 1." key="DescriptorPlugin:PMC_SoC:TypeCPort1RetimerConfigType"/>
         <TypeCPort2Mode value="Yes" value_list="['No', 'Yes']" label="Type-C port 2 Enabled" help_text="Indicates whether the associated Type-C port is enabled" key="DescriptorPlugin:PMC_SoC:TypeCPort2Mode"/>
         <TypeCPort2RetimerEnabled value="Yes" value_list="['No', 'Yes']" label="Type-C Port 2 Re-Timer Present" help_text="Indicates whether a re-timer is present for the associated Type-C port." key="DescriptorPlugin:PMC_SoC:TypeCPort2RetimerEnabled"/>
         <TypeCPort2RetimerConfig value="Yes" value_list="['No', 'Yes']" label="Type-C Port 2 Re-timer Configuration Enabled" help_text="Indicates whether the associated re-timer requires configuration. Enabled = configuration done via PMC; Disable = configuration done via PD Controller" key="DescriptorPlugin:PMC_SoC:TypeCPort2RetimerConfig"/>
         <TypeCPort2SMBusAddr value="0x51" label="Type-C Port 2 SMBus Address" help_text="SMBus address for the associated Type-C port" key="DescriptorPlugin:PMC_SoC:TypeCPort2SMBusAddr"/>
         <USB2PortForTypeCPort2 value="USB2 Port 2" value_list="['No USB2 Port', 'USB2 Port 1', 'USB2 Port 2', 'USB2 Port 3', 'USB2 Port 4', 'USB2 Port 5', 'USB2 Port 6']" label="USB2 Port Number associated for Type-C Port 2" help_text="USB2 port number for the associated Type-C port" key="DescriptorPlugin:PMC_SoC:USB2PortForTypeCPort2"/>
         <USB3PortForTypeCPort2 value="Type-C Port 2" value_list="['No Type-C Port', 'Type-C Port 1', 'Type-C Port 2']" label="USB3 Port Number associated for Type-C Port 2" help_text="USB3 port number for the associated Type-C port" key="DescriptorPlugin:PMC_SoC:USB3PortForTypeCPort2"/>
         <TypeCPort2RetimerConfigType value="1 Re-Timer" value_list="['1 Re-Timer', '2 Re-Timers']" label="Type-C Port 2 Re-Timer Configuration Type" help_text="This setting determines the number of Re-Timers being use for Type-C Port 2." key="DescriptorPlugin:PMC_SoC:TypeCPort2RetimerConfigType"/>
      </PowerDelivery_PdControllerConfiguration>
      <PCH_OEM_Configuration label="PHY RX/TX Tuning">
         <OEM_SPHY_Version label="OEM SPHY Version">
            <OEM_SPHY_Major_Version value="0x5" label="Major Version" help_text="Displays the OEM_SPHY Major Version number which represents the 'Product Family' Support" key="SphyPlugin:SphyNvar:OEM_SPHY_Major_Version"/>
            <OEM_SPHY_Minor_Version value="0x3" label="Minor Version" help_text="Displays the OEM_SPHY Minor Version number which represents the 'SKU' Support" key="SphyPlugin:SphyNvar:OEM_SPHY_Minor_Version"/>
            <OEM_SPHY_Hotfix_number value="0xFFFF" label="Hotfix Version" help_text="Displays the OEM_SPHY Hotfix Version number which represents the 'Silicon Stepping' Support" key="SphyPlugin:SphyNvar:OEM_SPHY_Hotfix_number"/>
            <OEM_SPHY_Version_info value="0x0" label="Build Version" help_text="Allows user to select a build number for OEM_SPHY.bin version tracking.  The build number must be any whole number from 0 to 65,535." key="SphyPlugin:SphyNvar:OEM_SPHY_Version_info"/>
         </OEM_SPHY_Version>
         <PCIeHSIOPHYSettings label="PCIe HSIO PHY Settings">
            <PCIe_Gen_1_2_3_4_Lanes_4_1_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '1000 mVppd', '1100 mVppd']" label="PCIe Gen 1/2/3/4 Lanes [4:1] TX_Vboost" help_text="This setting configures the Voltage Swing on PCIe Lanes [4:1]" key="SphyPlugin:SphyNvar:PCIe_Gen_1_2_3_4_Lanes_4_1_TX_Vboost"/>
            <PCIe_Gen_1_2_3_4_Lanes_8_5_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '1000 mVppd', '1100 mVppd']" label="PCIe Gen 1/2/3/4 Lanes [8:5] TX_Vboost" help_text="This setting configures the Voltage Swing on PCIe Lanes [8:5]" key="SphyPlugin:SphyNvar:PCIe_Gen_1_2_3_4_Lanes_8_5_TX_Vboost"/>
            <PCIe_Gen_1_2_3_4_Lanes_12_9_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '1000 mVppd', '1100 mVppd']" label="PCIe Gen 1/2/3/4 Lanes [12:9] TX_Vboost" help_text="This setting configures the Voltage Swing on PCIe Lanes [12:9]" key="SphyPlugin:SphyNvar:PCIe_Gen_1_2_3_4_Lanes_12_9_TX_Vboost"/>
            <PCIe_Gen_1_2_3_4_Lanes_16_13_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '1000 mVppd', '1100 mVppd']" label="PCIe Gen 1/2/3/4 Lanes [16:13] TX_Vboost" help_text="This setting configures the Voltage Swing on PCIe Lanes [16:13]" key="SphyPlugin:SphyNvar:PCIe_Gen_1_2_3_4_Lanes_16_13_TX_Vboost"/>
            <PCIe_Gen_1_2_3_4_Lanes_20_17_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '1000 mVppd', '1100 mVppd']" label="PCIe Gen 1/2/3/4 Lanes [20:17] TX_Vboost" help_text="This setting configures the Voltage Swing on PCIe Lanes [20:17]" key="SphyPlugin:SphyNvar:PCIe_Gen_1_2_3_4_Lanes_20_17_TX_Vboost"/>
            <PCIe_Gen3_Lane_1_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [1] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [1]; if adjusted its associated PCIe Lane [1] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_1_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_1_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [1] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [1]; if adjusted its associated PCIe Lane [1] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_1_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_1_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [1] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [1]; if adjusted its associated PCIe Lane [1] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_1_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_2_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [2] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [2]; if adjusted its associated PCIe Lane [2] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_2_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_2_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [2] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [2]; if adjusted its associated PCIe Lane [2] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_2_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_2_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [2] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [2]; if adjusted its associated PCIe Lane [2] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_2_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_3_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [3] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [3]; if adjusted its associated PCIe Lane [3] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_3_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_3_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [3] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [3]; if adjusted its associated PCIe Lane [3] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_3_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_3_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [3] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [3]; if adjusted its associated PCIe Lane [3] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_3_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_4_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [4] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [4]; if adjusted its associated PCIe Lane [4] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_4_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_4_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [4] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [4]; if adjusted its associated PCIe Lane [4] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_4_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_4_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [4] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [4]; if adjusted its associated PCIe Lane [4] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_4_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_5_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [5] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [5]; if adjusted its associated PCIe Lane [5] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_5_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_5_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [5] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [5]; if adjusted its associated PCIe Lane [5] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_5_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_5_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [5] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [5]; if adjusted its associated PCIe Lane [5] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_5_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_6_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [6] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [6]; if adjusted its associated PCIe Lane [6] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_6_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_6_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [6] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [6]; if adjusted its associated PCIe Lane [6] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_6_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_6_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [6] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [6]; if adjusted its associated PCIe Lane [6] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_6_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_7_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [7] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [7]; if adjusted its associated PCIe Lane [7] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_7_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_7_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [7] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [7]; if adjusted its associated PCIe Lane [7] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_7_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_7_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [7] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [7]; if adjusted its associated PCIe Lane [7] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_7_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_8_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [8] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [8]; if adjusted its associated PCIe Lane [8] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_8_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_8_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [8] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [8]; if adjusted its associated PCIe Lane [8] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_8_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_8_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [8] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [8]; if adjusted its associated PCIe Lane [8] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_8_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_9_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [9] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [9]; if adjusted its associated PCIe Lane [9] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_9_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_9_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [9] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [9]; if adjusted its associated PCIe Lane [9] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_9_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_9_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [9] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [9]; if adjusted its associated PCIe Lane [9] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_9_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_10_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [10] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [10]; if adjusted its associated PCIe Lane [10] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_10_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_10_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [10] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [10]; if adjusted its associated PCIe Lane [10] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_10_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_10_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [10] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [10]; if adjusted its associated PCIe Lane [10] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_10_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_11_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [11] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [11]; if adjusted its associated PCIe Lane [11] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_11_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_11_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [11] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [11]; if adjusted its associated PCIe Lane [11] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_11_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_11_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [11] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [11]; if adjusted its associated PCIe Lane [11] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_11_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_12_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [12] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [12]; if adjusted its associated PCIe Lane [12] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_12_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_12_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [12] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [12]; if adjusted its associated PCIe Lane [12] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_12_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_12_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [12] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [12]; if adjusted its associated PCIe Lane [12] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_12_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_13_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [13] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [13]; if adjusted its associated PCIe Lane [13] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_13_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_13_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [13] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [13]; if adjusted its associated PCIe Lane [13] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_13_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_13_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [13] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [13]; if adjusted its associated PCIe Lane [13] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_13_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_14_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [14] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [14]; if adjusted its associated PCIe Lane [14] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_14_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_14_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [14] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [14]; if adjusted its associated PCIe Lane [14] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_14_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_14_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [14] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [14]; if adjusted its associated PCIe Lane [14] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_14_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_15_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [15] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [15]; if adjusted its associated PCIe Lane [15] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_15_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_15_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [15] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [15]; if adjusted its associated PCIe Lane [15] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_15_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_15_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [15] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [15]; if adjusted its associated PCIe Lane [15] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_15_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_16_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [16] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [16]; if adjusted its associated PCIe Lane [16] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_16_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_16_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [16] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [16]; if adjusted its associated PCIe Lane [16] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_16_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_16_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [16] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [16]; if adjusted its associated PCIe Lane [16] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_16_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_17_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [17] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [17]; if adjusted its associated PCIe Lane [17] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_17_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_17_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [17] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [17]; if adjusted its associated PCIe Lane [17] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_17_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_17_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [17] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [17]; if adjusted its associated PCIe Lane [17] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_17_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_18_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [18] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [18]; if adjusted its associated PCIe Lane [18] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_18_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_18_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [18] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [18]; if adjusted its associated PCIe Lane [18] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_18_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_18_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [18] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [18]; if adjusted its associated PCIe Lane [18] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_18_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_19_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [19] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [19]; if adjusted its associated PCIe Lane [19] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_19_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_19_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [19] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [19]; if adjusted its associated PCIe Lane [19] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_19_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_19_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [19] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [19]; if adjusted its associated PCIe Lane [19] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_19_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_20_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [20] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [20]; if adjusted its associated PCIe Lane [20] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_20_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_20_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [20] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [20]; if adjusted its associated PCIe Lane [20] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_20_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_20_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [20] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [20]; if adjusted its associated PCIe Lane [20] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_20_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_21_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [21] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_21_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_21_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [21] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_21_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_21_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [21] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_21_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_22_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [22] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_22_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_22_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [22] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_22_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_22_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [22] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_22_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_23_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [23] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_23_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_23_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [23] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_23_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_23_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [23] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_23_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_24_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [24] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_24_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_24_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [24] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_24_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_24_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [24] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_24_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_25_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [25] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [25]; if adjusted its associated PCIe Lane [25] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_25_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_25_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [25] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [25]; if adjusted its associated PCIe Lane [25] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_25_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_25_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [25] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [25]; if adjusted its associated PCIe Lane [25] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_25_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_26_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [26] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [26]; if adjusted its associated PCIe Lane [26] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_26_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_26_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [26] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [26]; if adjusted its associated PCIe Lane [26] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_26_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_26_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [26] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [26]; if adjusted its associated PCIe Lane [26] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_26_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_27_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [27] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [27]; if adjusted its associated PCIe Lane [27] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_27_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_27_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [27] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [27]; if adjusted its associated PCIe Lane [27] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_27_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_27_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [27] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [27]; if adjusted its associated PCIe Lane [27] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_27_TX_EQ_Cp"/>
            <PCIe_Gen3_Lane_28_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen3 Lane [28] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [28]; if adjusted its associated PCIe Lane [28] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_28_TX_EQ_Cm"/>
            <PCIe_Gen3_Lane_28_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen3 Lane [28] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [28]; if adjusted its associated PCIe Lane [28] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_28_TX_EQ_C0"/>
            <PCIe_Gen3_Lane_28_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen3 Lane [28] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [28]; if adjusted its associated PCIe Lane [28] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen3_Lane_28_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_1_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [1] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [1]; if adjusted its associated PCIe Lane [1] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_1_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_1_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [1] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [1]; if adjusted its associated PCIe Lane [1] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_1_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_1_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [1] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [1]; if adjusted its associated PCIe Lane [1] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_1_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_2_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [2] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [2]; if adjusted its associated PCIe Lane [2] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_2_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_2_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [2] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [2]; if adjusted its associated PCIe Lane [2] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_2_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_2_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [2] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [2]; if adjusted its associated PCIe Lane [2] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_2_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_3_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [3] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [3]; if adjusted its associated PCIe Lane [3] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_3_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_3_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [3] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [3]; if adjusted its associated PCIe Lane [3] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_3_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_3_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [3] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [3]; if adjusted its associated PCIe Lane [3] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_3_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_4_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [4] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [4]; if adjusted its associated PCIe Lane [4] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_4_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_4_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [4] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [4]; if adjusted its associated PCIe Lane [4] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_4_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_4_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [4] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [4]; if adjusted its associated PCIe Lane [4] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_4_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_5_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [5] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [5]; if adjusted its associated PCIe Lane [5] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_5_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_5_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [5] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [5]; if adjusted its associated PCIe Lane [5] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_5_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_5_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [5] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [5]; if adjusted its associated PCIe Lane [5] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_5_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_6_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [6] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [6]; if adjusted its associated PCIe Lane [6] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_6_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_6_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [6] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [6]; if adjusted its associated PCIe Lane [6] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_6_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_6_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [6] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [6]; if adjusted its associated PCIe Lane [6] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_6_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_7_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [7] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [7]; if adjusted its associated PCIe Lane [7] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_7_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_7_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [7] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [7]; if adjusted its associated PCIe Lane [7] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_7_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_7_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [7] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [7]; if adjusted its associated PCIe Lane [7] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_7_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_8_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [8] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [8]; if adjusted its associated PCIe Lane [8] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_8_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_8_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [8] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [8]; if adjusted its associated PCIe Lane [8] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_8_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_8_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [8] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [8]; if adjusted its associated PCIe Lane [8] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_8_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_9_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [9] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [9]; if adjusted its associated PCIe Lane [9] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_9_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_9_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [9] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [9]; if adjusted its associated PCIe Lane [9] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_9_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_9_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [9] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [9]; if adjusted its associated PCIe Lane [9] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_9_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_10_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [10] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [10]; if adjusted its associated PCIe Lane [10] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_10_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_10_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [10] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [10]; if adjusted its associated PCIe Lane [10] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_10_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_10_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [10] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [10]; if adjusted its associated PCIe Lane [10] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_10_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_11_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [11] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [11]; if adjusted its associated PCIe Lane [11] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_11_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_11_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [11] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [11]; if adjusted its associated PCIe Lane [11] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_11_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_11_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [11] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [11]; if adjusted its associated PCIe Lane [11] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_11_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_12_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [12] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [12]; if adjusted its associated PCIe Lane [12] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_12_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_12_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [12] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [12]; if adjusted its associated PCIe Lane [12] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_12_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_12_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [12] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [12]; if adjusted its associated PCIe Lane [12] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_12_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_13_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [13] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [13]; if adjusted its associated PCIe Lane [13] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_13_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_13_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [13] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [13]; if adjusted its associated PCIe Lane [13] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_13_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_13_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [13] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [13]; if adjusted its associated PCIe Lane [13] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_13_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_14_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [14] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [14]; if adjusted its associated PCIe Lane [14] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_14_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_14_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [14] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [14]; if adjusted its associated PCIe Lane [14] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_14_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_14_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [14] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [14]; if adjusted its associated PCIe Lane [14] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_14_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_15_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [15] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [15]; if adjusted its associated PCIe Lane [15] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_15_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_15_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [15] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [15]; if adjusted its associated PCIe Lane [15] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_15_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_15_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [15] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [15]; if adjusted its associated PCIe Lane [15] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_15_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_16_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [16] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [16]; if adjusted its associated PCIe Lane [16] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_16_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_16_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [16] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [16]; if adjusted its associated PCIe Lane [16] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_16_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_16_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [16] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [16]; if adjusted its associated PCIe Lane [16] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_16_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_17_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [17] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [17]; if adjusted its associated PCIe Lane [17] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_17_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_17_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [17] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [17]; if adjusted its associated PCIe Lane [17] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_17_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_17_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [17] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [17]; if adjusted its associated PCIe Lane [17] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_17_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_18_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [18] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [18]; if adjusted its associated PCIe Lane [18] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_18_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_18_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [18] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [18]; if adjusted its associated PCIe Lane [18] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_18_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_18_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [18] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [18]; if adjusted its associated PCIe Lane [18] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_18_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_19_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [19] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [19]; if adjusted its associated PCIe Lane [19] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_19_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_19_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [19] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [19]; if adjusted its associated PCIe Lane [19] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_19_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_19_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [19] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [19]; if adjusted its associated PCIe Lane [19] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_19_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_20_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [20] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [20]; if adjusted its associated PCIe Lane [20] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_20_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_20_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [20] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [20]; if adjusted its associated PCIe Lane [20] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_20_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_20_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [20] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [20]; if adjusted its associated PCIe Lane [20] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_20_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_21_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [21] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_21_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_21_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [21] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_21_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_21_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [21] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_21_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_22_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [22] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_22_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_22_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [22] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_22_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_22_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [22] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_22_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_23_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [23] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_23_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_23_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [23] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_23_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_23_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [23] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_23_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_24_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [24] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_24_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_24_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [24] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_24_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_24_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [24] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_24_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_25_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [25] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [25]; if adjusted its associated PCIe Lane [25] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_25_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_25_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [25] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [25]; if adjusted its associated PCIe Lane [25] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_25_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_25_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [25] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [25]; if adjusted its associated PCIe Lane [25] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_25_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_26_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [26] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [26]; if adjusted its associated PCIe Lane [26] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_26_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_26_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [26] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [26]; if adjusted its associated PCIe Lane [26] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_26_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_26_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [26] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [26]; if adjusted its associated PCIe Lane [26] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_26_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_27_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [27] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [27]; if adjusted its associated PCIe Lane [27] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_27_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_27_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [27] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [27]; if adjusted its associated PCIe Lane [27] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_27_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_27_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [27] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [27]; if adjusted its associated PCIe Lane [27] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_27_TX_EQ_Cp"/>
            <PCIe_Gen4_Lane_28_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen4 Lane [28] TX_EQ_Cm" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [28]; if adjusted its associated PCIe Lane [28] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_28_TX_EQ_Cm"/>
            <PCIe_Gen4_Lane_28_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen4 Lane [28] TX_EQ_C0" help_text="Gen4 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [28]; if adjusted its associated PCIe Lane [28] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_28_TX_EQ_C0"/>
            <PCIe_Gen4_Lane_28_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen4 Lane [28] TX_EQ_Cp" help_text="Gen4 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [28]; if adjusted its associated PCIe Lane [28] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen4_Lane_28_TX_EQ_Cp"/>
            <PCIe_Gen5_Lane_21_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen5 Lane [21] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_21_TX_EQ_Cm"/>
            <PCIe_Gen5_Lane_21_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen5 Lane [21] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_21_TX_EQ_C0"/>
            <PCIe_Gen5_Lane_21_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen5 Lane [21] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [21]; if adjusted its associated PCIe Lane [21] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_21_TX_EQ_Cp"/>
            <PCIe_Gen5_Lane_22_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen5 Lane [22] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_22_TX_EQ_Cm"/>
            <PCIe_Gen5_Lane_22_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen5 Lane [22] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_22_TX_EQ_C0"/>
            <PCIe_Gen5_Lane_22_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen5 Lane [22] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [22]; if adjusted its associated PCIe Lane [22] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_22_TX_EQ_Cp"/>
            <PCIe_Gen5_Lane_23_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen5 Lane [23] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_23_TX_EQ_Cm"/>
            <PCIe_Gen5_Lane_23_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen5 Lane [23] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_23_TX_EQ_C0"/>
            <PCIe_Gen5_Lane_23_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen5 Lane [23] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [23]; if adjusted its associated PCIe Lane [23] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_23_TX_EQ_Cp"/>
            <PCIe_Gen5_Lane_24_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen5 Lane [24] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_24_TX_EQ_Cm"/>
            <PCIe_Gen5_Lane_24_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen5 Lane [24] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_24_TX_EQ_C0"/>
            <PCIe_Gen5_Lane_24_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen5 Lane [24] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [24]; if adjusted its associated PCIe Lane [24] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_24_TX_EQ_Cp"/>
            <PCIe_Gen5_Lane_25_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen5 Lane [25] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [25]; if adjusted its associated PCIe Lane [25] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_25_TX_EQ_Cm"/>
            <PCIe_Gen5_Lane_25_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen5 Lane [25] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [25]; if adjusted its associated PCIe Lane [25] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_25_TX_EQ_C0"/>
            <PCIe_Gen5_Lane_25_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen5 Lane [25] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [25]; if adjusted its associated PCIe Lane [25] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_25_TX_EQ_Cp"/>
            <PCIe_Gen5_Lane_26_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen5 Lane [26] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [26]; if adjusted its associated PCIe Lane [26] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_26_TX_EQ_Cm"/>
            <PCIe_Gen5_Lane_26_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen5 Lane [26] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [26]; if adjusted its associated PCIe Lane [26] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_26_TX_EQ_C0"/>
            <PCIe_Gen5_Lane_26_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen5 Lane [26] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [26]; if adjusted its associated PCIe Lane [26] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_26_TX_EQ_Cp"/>
            <PCIe_Gen5_Lane_27_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen5 Lane [27] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [27]; if adjusted its associated PCIe Lane [27] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_27_TX_EQ_Cm"/>
            <PCIe_Gen5_Lane_27_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen5 Lane [27] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [27]; if adjusted its associated PCIe Lane [27] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_27_TX_EQ_C0"/>
            <PCIe_Gen5_Lane_27_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen5 Lane [27] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [27]; if adjusted its associated PCIe Lane [27] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_27_TX_EQ_Cp"/>
            <PCIe_Gen5_Lane_28_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="PCIe Gen5 Lane [28] TX_EQ_Cm" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cm) on PCIe Lane [28]; if adjusted its associated PCIe Lane [28] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_28_TX_EQ_Cm"/>
            <PCIe_Gen5_Lane_28_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="PCIe Gen5 Lane [28] TX_EQ_C0" help_text="Gen5 TX EQ Coefficient Pre-shoot (C0) on PCIe Lane [28]; if adjusted its associated PCIe Lane [28] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_28_TX_EQ_C0"/>
            <PCIe_Gen5_Lane_28_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="PCIe Gen5 Lane [28] TX_EQ_Cp" help_text="Gen5 TX EQ Coefficient Pre-shoot (Cp) on PCIe Lane [28]; if adjusted its associated PCIe Lane [28] TX EQ C0 and Cm values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:PCIe_Gen5_Lane_28_TX_EQ_Cp"/>
         </PCIeHSIOPHYSettings>
         <SATAHSIOPHYSettings label="SATA HSIO PHY Settings">
            <SATA_Gen_1_2_3_Lanes_1_0_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '1000 mVppd', '1100 mVppd']" label="SATA Gen1/2/3 Lanes [1:0] TX_Vboost" help_text="This setting configures the Voltage Swing on SATA Lanes [1:0]" key="SphyPlugin:SphyNvar:SATA_Gen_1_2_3_Lanes_1_0_TX_Vboost"/>
            <SATA_Gen3_Lane_0_RX_CTLE_Boost value="Default" value_list="['Default', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB']" label="SATA Gen3 Lane [0] RX_CTLE_Boost" help_text="This setting configures the Gen3 RX CTLE Boost on SATA Lane [0]" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_0_RX_CTLE_Boost"/>
            <SATA_Gen3_Lane_1_RX_CTLE_Boost value="Default" value_list="['Default', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB']" label="SATA Gen3 Lane [1] RX_CTLE_Boost" help_text="This setting configures the Gen3 RX CTLE Boost on SATA Lane [1]" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_1_RX_CTLE_Boost"/>
            <SATA_Gen1_Lane_0_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="SATA Gen1 Lane [0] TX_EQ_Cm" help_text="Gen1 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [0]; if adjusted its associated SATA Lane [0] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_0_TX_EQ_Cm"/>
            <SATA_Gen1_Lane_0_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="SATA Gen1 Lane [0] TX_EQ_C0" help_text="Gen1 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [0]; if adjusted its associated SATA Lane [0] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_0_TX_EQ_C0"/>
            <SATA_Gen1_Lane_0_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="SATA Gen1 Lane [0] TX_EQ_Cp" help_text="Gen1 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [0]; if adjusted its associated SATA Lane [0] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_0_TX_EQ_Cp"/>
            <SATA_Gen1_Lane_1_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="SATA Gen1 Lane [1] TX_EQ_Cm" help_text="Gen1 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [1]; if adjusted its associated SATA Lane [1] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_1_TX_EQ_Cm"/>
            <SATA_Gen1_Lane_1_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="SATA Gen1 Lane [1] TX_EQ_C0" help_text="Gen1 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [1]; if adjusted its associated SATA Lane [1] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_1_TX_EQ_C0"/>
            <SATA_Gen1_Lane_1_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="SATA Gen1 Lane [1] TX_EQ_Cp" help_text="Gen1 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [1]; if adjusted its associated SATA Lane [1] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen1_Lane_1_TX_EQ_Cp"/>
            <SATA_Gen2_Lane_0_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="SATA Gen2 Lane [0] TX_EQ_Cm" help_text="Gen2 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [0]; if adjusted its associated SATA Lane [0] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_0_TX_EQ_Cm"/>
            <SATA_Gen2_Lane_0_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="SATA Gen2 Lane [0] TX_EQ_C0" help_text="Gen2 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [0]; if adjusted its associated SATA Lane [0] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_0_TX_EQ_C0"/>
            <SATA_Gen2_Lane_0_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="SATA Gen2 Lane [0] TX_EQ_Cp" help_text="Gen2 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [0]; if adjusted its associated SATA Lane [0] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_0_TX_EQ_Cp"/>
            <SATA_Gen2_Lane_1_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="SATA Gen2 Lane [1] TX_EQ_Cm" help_text="Gen2 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [1]; if adjusted its associated SATA Lane [1] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_1_TX_EQ_Cm"/>
            <SATA_Gen2_Lane_1_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="SATA Gen2 Lane [1] TX_EQ_C0" help_text="Gen2 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [1]; if adjusted its associated SATA Lane [1] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_1_TX_EQ_C0"/>
            <SATA_Gen2_Lane_1_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="SATA Gen2 Lane [1] TX_EQ_Cp" help_text="Gen2 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [1]; if adjusted its associated SATA Lane [1] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen2_Lane_1_TX_EQ_Cp"/>
            <SATA_Gen3_Lane_0_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="SATA Gen3 Lane [0] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [0]; if adjusted its associated SATA Lane [0] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_0_TX_EQ_Cm"/>
            <SATA_Gen3_Lane_0_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="SATA Gen3 Lane [0] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [0]; if adjusted its associated SATA Lane [0] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_0_TX_EQ_C0"/>
            <SATA_Gen3_Lane_0_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="SATA Gen3 Lane [0] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [0]; if adjusted its associated SATA Lane [0] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_0_TX_EQ_Cp"/>
            <SATA_Gen3_Lane_1_TX_EQ_Cm value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB']" label="SATA Gen3 Lane [1] TX_EQ_Cm" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cm) on SATA Lane [1]; if adjusted its associated SATA Lane [1] TX EQ C0 and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_1_TX_EQ_Cm"/>
            <SATA_Gen3_Lane_1_TX_EQ_C0 value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB', '16dB', '17dB', '18dB', '19dB', '20dB', '21dB', '22dB', '23dB', '24dB', '25dB', '26dB', '27dB', '28dB', '29dB', '30dB', '31dB', '32dB', '33dB', '34dB', '35dB', '36dB', '37dB', '38dB', '39dB', '40dB']" label="SATA Gen3 Lane [1] TX_EQ_C0" help_text="Gen3 TX EQ Coefficient Pre-shoot (C0) on SATA Lane [1]; if adjusted its associated SATA Lane [1] TX EQ Cm and Cp values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_1_TX_EQ_C0"/>
            <SATA_Gen3_Lane_1_TX_EQ_Cp value="Default" value_list="['Default', '0dB', '1dB', '2dB', '3dB', '4dB', '5dB', '6dB', '7dB', '8dB', '9dB', '10dB', '11dB', '12dB', '13dB', '14dB', '15dB']" label="SATA Gen3 Lane [1] TX_EQ_Cp" help_text="Gen3 TX EQ Coefficient Pre-shoot (Cp) on SATA Lane [1]; if adjusted its associated SATA Lane [1] TX EQ Cm and C0 values must be set to a desired value or a user error will be flagged and MFIT will be blocked from building an image" key="SphyPlugin:SphyNvar:SATA_Gen3_Lane_1_TX_EQ_Cp"/>
         </SATAHSIOPHYSettings>
         <USB3.2HSIOPHYSettings label="USB3.2 HSIO PHY Settings">
            <USB3.2_Gen1_2_Lanes_2_1_TX_Vboost value="Default" value_list="['Default', '800 mVppd', '900 mVppd', '950 mVppd', '1000 mVppd']" label="USB3.2 Gen1/2 Lanes [2:1] TX_Vboost" help_text="This setting configures the Voltage Swing on USB3.2 Lanes [2:1]" key="SphyPlugin:SphyNvar:USB3.2_Gen1_2_Lanes_2_1_TX_Vboost"/>
         </USB3.2HSIOPHYSettings>
      </PCH_OEM_Configuration>
   </FlexIO>
   <Gpio label="GPIO">
      <CameraPins label="Camera Pins">
         <CameraPrivacyGpioPin value="None" value_list="['None', 'GPP_A_0', 'GPP_A_1', 'GPP_A_2', 'GPP_A_3', 'GPP_A_4', 'GPP_A_5', 'GPP_A_6', 'GPP_A_7', 'GPP_A_8', 'GPP_A_9', 'GPP_A_10', 'GPP_A_11', 'GPP_A_13', 'GPP_A_14', 'GPP_A_15', 'GPP_A_16', 'GPP_B_0', 'GPP_B_1', 'GPP_B_2', 'GPP_B_3', 'GPP_B_4', 'GPP_B_5', 'GPP_B_6', 'GPP_B_7', 'GPP_B_8', 'GPP_B_9', 'GPP_B_10', 'GPP_B_11', 'GPP_B_12', 'GPP_B_13', 'GPP_B_14', 'GPP_B_15', 'GPP_B_16', 'GPP_B_17', 'GPP_B_18', 'GPP_B_19', 'GPP_B_20', 'GPP_B_21', 'GPP_B_22', 'GPP_B_23', 'GPP_C_0', 'GPP_C_1', 'GPP_C_2', 'GPP_C_3', 'GPP_C_4', 'GPP_C_5', 'GPP_C_6', 'GPP_C_7', 'GPP_C_8', 'GPP_C_9', 'GPP_C_10', 'GPP_C_11', 'GPP_C_12', 'GPP_C_13', 'GPP_C_14', 'GPP_C_15', 'GPP_C_16', 'GPP_C_17', 'GPP_C_18', 'GPP_C_19', 'GPP_C_20', 'GPP_C_21', 'GPP_C_22', 'GPP_C_23', 'GPP_D_3', 'GPP_D_4', 'GPP_D_5', 'GPP_D_6', 'GPP_D_7', 'GPP_D_8', 'GPP_D_9', 'GPP_D_10', 'GPP_D_11', 'GPP_D_12', 'GPP_D_13', 'GPP_D_14', 'GPP_D_15', 'GPP_D_16', 'GPP_D_17', 'GPP_D_18', 'GPP_D_19', 'GPP_D_20', 'GPP_D_23', 'GPP_E_0', 'GPP_E_1', 'GPP_E_2', 'GPP_E_3', 'GPP_E_4', 'GPP_E_5', 'GPP_E_6', 'GPP_E_7', 'GPP_E_8', 'GPP_E_9', 'GPP_E_10', 'GPP_E_11', 'GPP_E_12', 'GPP_E_13', 'GPP_E_14', 'GPP_E_15', 'GPP_E_16', 'GPP_E_17', 'GPP_E_18', 'GPP_E_19', 'GPP_E_20', 'GPP_E_21', 'GPP_E_22', 'GPP_E_23', 'GPP_F_0', 'GPP_F_1', 'GPP_F_2', 'GPP_F_3', 'GPP_F_4', 'GPP_F_5', 'GPP_F_6', 'GPP_F_7', 'GPP_F_8', 'GPP_F_9', 'GPP_F_10', 'GPP_F_11', 'GPP_F_12', 'GPP_F_13', 'GPP_F_14', 'GPP_F_15', 'GPP_F_16', 'GPP_F_17', 'GPP_F_18', 'GPP_F_19', 'GPP_F_20', 'GPP_F_21', 'GPP_F_22', 'GPP_F_23', 'GPP_G_0', 'GPP_G_1', 'GPP_G_2', 'GPP_G_3', 'GPP_G_4', 'GPP_G_5', 'GPP_G_6', 'GPP_G_7', 'GPP_H_0', 'GPP_H_1', 'GPP_H_2', 'GPP_H_3', 'GPP_H_4', 'GPP_H_5', 'GPP_H_6', 'GPP_H_7', 'GPP_H_8', 'GPP_H_9', 'GPP_H_10', 'GPP_H_11', 'GPP_H_12', 'GPP_H_13', 'GPP_H_14', 'GPP_H_15', 'GPP_H_16', 'GPP_H_17', 'GPP_H_18', 'GPP_H_19', 'GPP_H_20', 'GPP_H_21', 'GPP_H_22', 'GPP_H_23', 'GPD_0', 'GPD_1', 'GPD_2', 'GPD_3', 'GPD_4', 'GPD_5', 'GPD_6', 'GPD_7', 'GPD_8', 'GPD_9', 'GPD_10', 'GPD_11']" label="Camera privacy GPIO Pin" help_text="This defines which GPIO is used to provide the current privacy state to the camera device. It is only applicable when the Camera Privacy feature NVAR is enabled" key="CsePlugin:CameraGpioNvar:Camera_Gpio"/>
      </CameraPins>
      <SocGpioPModeCsiCfg label="GPIO P Mode Control">
         <gppc_0_pmode value="default" value_list="['default', 'GPIO']" label="gppc_0 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppc_0_pmode"/>
         <gppc_1_pmode value="default" value_list="['default', 'GPIO']" label="gppc_1 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppc_1_pmode"/>
         <gppc_2_pmode value="default" value_list="['default', 'GPIO']" label="gppc_2 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppc_2_pmode"/>
         <gppc_3_pmode value="default" value_list="['default', 'GPIO']" label="gppc_3 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppc_3_pmode"/>
         <gppc_4_pmode value="default" value_list="['default', 'GPIO']" label="gppc_4 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppc_4_pmode"/>
         <gppv_0_pmode value="default" value_list="['default', 'GPIO']" label="gppv_0 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppv_0_pmode"/>
         <gppv_1_pmode value="default" value_list="['default', 'GPIO']" label="gppv_1 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppv_1_pmode"/>
         <gppv_2_pmode value="default" value_list="['default', 'GPIO']" label="gppv_2 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppv_2_pmode"/>
         <gppv_3_pmode value="default" value_list="['default', 'GPIO']" label="gppv_3 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppv_3_pmode"/>
         <gppv_4_pmode value="default" value_list="['default', 'GPIO']" label="gppv_4 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppv_4_pmode"/>
         <gppv_5_pmode value="default" value_list="['default', 'GPIO']" label="gppv_5 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppv_5_pmode"/>
         <gppv_6_pmode value="default" value_list="['default', 'GPIO']" label="gppv_6 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppv_6_pmode"/>
         <gppv_8_pmode value="default" value_list="['default', 'GPIO']" label="gppv_8 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppv_8_pmode"/>
         <gppv_9_pmode value="default" value_list="['default', 'GPIO']" label="gppv_9 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppv_9_pmode"/>
         <gppv_10_pmode value="default" value_list="['default', 'GPIO']" label="gppv_10 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppv_10_pmode"/>
         <gppv_11_pmode value="default" value_list="['default', 'GPIO']" label="gppv_11 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppv_11_pmode"/>
         <gppv_12_pmode value="default" value_list="['default', 'GPIO']" label="gppv_12 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppv_12_pmode"/>
         <gppv_14_pmode value="default" value_list="['default', 'GPIO']" label="gppv_14 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppv_14_pmode"/>
         <gppv_19_pmode value="default" value_list="['default', 'GPIO']" label="gppv_19 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppv_19_pmode"/>
         <gppv_20_pmode value="default" value_list="['default', 'GPIO']" label="gppv_20 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppv_20_pmode"/>
         <gppv_21_pmode value="default" value_list="['default', 'GPIO']" label="gppv_21 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppv_21_pmode"/>
         <gppv_22_pmode value="default" value_list="['default', 'GPIO']" label="gppv_22 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppv_22_pmode"/>
         <gppv_23_pmode value="default" value_list="['default', 'GPIO']" label="gppv_23 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppv_23_pmode"/>
         <gppa_0_pmode value="default" value_list="['default', 'GPIO']" label="gppa_0 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppa_0_pmode"/>
         <gppa_1_pmode value="default" value_list="['default', 'GPIO']" label="gppa_1 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppa_1_pmode"/>
         <gppa_2_pmode value="default" value_list="['default', 'GPIO']" label="gppa_2 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppa_2_pmode"/>
         <gppa_3_pmode value="default" value_list="['default', 'GPIO']" label="gppa_3 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppa_3_pmode"/>
         <gppa_4_pmode value="default" value_list="['default', 'GPIO']" label="gppa_4 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppa_4_pmode"/>
         <gppa_5_pmode value="default" value_list="['default', 'GPIO']" label="gppa_5 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppa_5_pmode"/>
         <gppa_6_pmode value="default" value_list="['default', 'GPIO']" label="gppa_6 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppa_6_pmode"/>
         <gppa_13_pmode value="default" value_list="['default', 'GPIO']" label="gppa_13 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppa_13_pmode"/>
         <gppa_13_padrstcfg value="default" value_list="['default', 'Global Reset (i.e. global_rst_b)', 'Deep GPIO Reset (i.e. host deep reset- host_deep_rst_b)', 'GPIO Reset (i.e. host reset-host_rst_b)']" label="gppa_13 PadRstCfg" help_text="This setting changes the default PadRstCfg" key="CsiPlugin:CsiNvar:gppa_13_padrstcfg"/>
         <gppa_13_gpiotxdis value="default" value_list="['default', 'Enable the output buffer (active low enable) of the pad', 'Disable the output buffer of the pad; i.e. Hi-Z']" label="gppa_13 GPioTxDis" help_text="This setting changes the default GPIOTxDis (applicable only if PMode=0h)" key="CsiPlugin:CsiNvar:gppa_13_gpiotxdis"/>
         <gppa_14_pmode value="default" value_list="['default', 'GPIO']" label="gppa_14 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppa_14_pmode"/>
         <gppa_14_padrstcfg value="default" value_list="['default', 'Global Reset (i.e. global_rst_b)', 'Deep GPIO Reset (i.e. host deep reset- host_deep_rst_b)', 'GPIO Reset (i.e. host reset-host_rst_b)']" label="gppa_14 PadRstCfg" help_text="This setting changes the default PadRstCfg" key="CsiPlugin:CsiNvar:gppa_14_padrstcfg"/>
         <gppa_14_gpiotxdis value="default" value_list="['default', 'Enable the output buffer (active low enable) of the pad', 'Disable the output buffer of the pad; i.e. Hi-Z']" label="gppa_14 GPioTxDis" help_text="This setting changes the default GPIOTxDis (applicable only if PMode=0h)" key="CsiPlugin:CsiNvar:gppa_14_gpiotxdis"/>
         <gppa_15_pmode value="default" value_list="['default', 'GPIO']" label="gppa_15 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppa_15_pmode"/>
         <gppa_15_padrstcfg value="default" value_list="['default', 'Global Reset (i.e. global_rst_b)', 'Deep GPIO Reset (i.e. host deep reset- host_deep_rst_b)', 'GPIO Reset (i.e. host reset-host_rst_b)']" label="gppa_15 PadRstCfg" help_text="This setting changes the default PadRstCfg" key="CsiPlugin:CsiNvar:gppa_15_padrstcfg"/>
         <gppa_15_gpiotxdis value="default" value_list="['default', 'Enable the output buffer (active low enable) of the pad', 'Disable the output buffer of the pad; i.e. Hi-Z']" label="gppa_15 GPioTxDis" help_text="This setting changes the default GPIOTxDis (applicable only if PMode=0h)" key="CsiPlugin:CsiNvar:gppa_15_gpiotxdis"/>
         <gppa_16_pmode value="default" value_list="['default', 'GPIO']" label="gppa_16 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppa_16_pmode"/>
         <gppa_16_padrstcfg value="default" value_list="['default', 'Global Reset (i.e. global_rst_b)', 'Deep GPIO Reset (i.e. host deep reset- host_deep_rst_b)', 'GPIO Reset (i.e. host reset-host_rst_b)']" label="gppa_16 PadRstCfg" help_text="This setting changes the default PadRstCfg" key="CsiPlugin:CsiNvar:gppa_16_padrstcfg"/>
         <gppa_16_gpiotxdis value="default" value_list="['default', 'Enable the output buffer (active low enable) of the pad', 'Disable the output buffer of the pad; i.e. Hi-Z']" label="gppa_16 GPioTxDis" help_text="This setting changes the default GPIOTxDis (applicable only if PMode=0h)" key="CsiPlugin:CsiNvar:gppa_16_gpiotxdis"/>
         <gppa_17_pmode value="default" value_list="['default', 'GPIO']" label="gppa_17 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppa_17_pmode"/>
         <gppa_17_padrstcfg value="default" value_list="['default', 'Global Reset (i.e. global_rst_b)', 'Deep GPIO Reset (i.e. host deep reset- host_deep_rst_b)', 'GPIO Reset (i.e. host reset-host_rst_b)']" label="gppa_17 PadRstCfg" help_text="This setting changes the default PadRstCfg" key="CsiPlugin:CsiNvar:gppa_17_padrstcfg"/>
         <gppa_17_gpiotxdis value="default" value_list="['default', 'Enable the output buffer (active low enable) of the pad', 'Disable the output buffer of the pad; i.e. Hi-Z']" label="gppa_17 GPioTxDis" help_text="This setting changes the default GPIOTxDis (applicable only if PMode=0h)" key="CsiPlugin:CsiNvar:gppa_17_gpiotxdis"/>
         <gppa_18_pmode value="default" value_list="['default', 'GPIO']" label="gppa_18 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppa_18_pmode"/>
         <gppa_18_padrstcfg value="default" value_list="['default', 'Global Reset (i.e. global_rst_b)', 'Deep GPIO Reset (i.e. host deep reset- host_deep_rst_b)', 'GPIO Reset (i.e. host reset-host_rst_b)']" label="gppa_18 PadRstCfg" help_text="This setting changes the default PadRstCfg" key="CsiPlugin:CsiNvar:gppa_18_padrstcfg"/>
         <gppa_18_gpiotxdis value="default" value_list="['default', 'Enable the output buffer (active low enable) of the pad', 'Disable the output buffer of the pad; i.e. Hi-Z']" label="gppa_18 GPioTxDis" help_text="This setting changes the default GPIOTxDis (applicable only if PMode=0h)" key="CsiPlugin:CsiNvar:gppa_18_gpiotxdis"/>
         <gppa_19_pmode value="default" value_list="['default', 'GPIO']" label="gppa_19 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppa_19_pmode"/>
         <gppa_19_gpiotxdis value="default" value_list="['default', 'Enable the output buffer (active low enable) of the pad', 'Disable the output buffer of the pad; i.e. Hi-Z']" label="gppa_19 GPioTxDis" help_text="This setting changes the default GPIOTxDis (applicable only if PMode=0h)" key="CsiPlugin:CsiNvar:gppa_19_gpiotxdis"/>
         <gppe_0_pmode value="default" value_list="['default', 'GPIO']" label="gppe_0 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppe_0_pmode"/>
         <gppe_15_pmode value="default" value_list="['default', 'GPIO']" label="gppe_15 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppe_15_pmode"/>
         <gppe_22_pmode value="default" value_list="['default', 'GPIO']" label="gppe_22 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppe_22_pmode"/>
         <gppf_0_pmode value="default" value_list="['default', 'GPIO']" label="gppf_0 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppf_0_pmode"/>
         <gppf_1_pmode value="default" value_list="['default', 'GPIO']" label="gppf_1 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppf_1_pmode"/>
         <gppf_2_pmode value="default" value_list="['default', 'GPIO']" label="gppf_2 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppf_2_pmode"/>
         <gppf_3_pmode value="default" value_list="['default', 'GPIO']" label="gppf_3 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppf_3_pmode"/>
         <gppf_4_pmode value="default" value_list="['default', 'GPIO']" label="gppf_4 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppf_4_pmode"/>
         <gppf_5_pmode value="default" value_list="['default', 'GPIO']" label="gppf_5 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppf_5_pmode"/>
         <gppf_7_pmode value="default" value_list="['default', 'GPIO']" label="gppf_7 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppf_7_pmode"/>
         <gppf_8_pmode value="default" value_list="['default', 'GPIO']" label="gppf_8 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppf_8_pmode"/>
         <gppf_9_pmode value="default" value_list="['default', 'GPIO']" label="gppf_9 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppf_9_pmode"/>
         <gppf_10_pmode value="default" value_list="['default', 'GPIO']" label="gppf_10 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppf_10_pmode"/>
         <gppf_11_pmode value="default" value_list="['default', 'GPIO']" label="gppf_11 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppf_11_pmode"/>
         <gppf_12_pmode value="default" value_list="['default', 'GPIO']" label="gppf_12 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppf_12_pmode"/>
         <gppf_13_pmode value="default" value_list="['default', 'GPIO']" label="gppf_13 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppf_13_pmode"/>
         <gppf_14_pmode value="default" value_list="['default', 'GPIO']" label="gppf_14 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppf_14_pmode"/>
         <gppf_15_pmode value="default" value_list="['default', 'GPIO']" label="gppf_15 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppf_15_pmode"/>
         <gppf_16_pmode value="default" value_list="['default', 'GPIO']" label="gppf_16 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppf_16_pmode"/>
         <gppf_17_pmode value="default" value_list="['default', 'GPIO']" label="gppf_17 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppf_17_pmode"/>
         <gppf_18_pmode value="default" value_list="['default', 'GPIO']" label="gppf_18 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppf_18_pmode"/>
         <gppf_22_pmode value="default" value_list="['default', 'GPIO']" label="gppf_22 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppf_22_pmode"/>
         <gpph_13_pmode value="default" value_list="['default', 'GPIO']" label="gpph_13 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gpph_13_pmode"/>
         <gppb_0_pmode value="default" value_list="['default', 'GPIO']" label="gppb_0 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppb_0_pmode"/>
         <gppb_1_pmode value="default" value_list="['default', 'GPIO']" label="gppb_1 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppb_1_pmode"/>
         <gppb_12_pmode value="default" value_list="['default', 'GPIO']" label="gppb_12 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppb_12_pmode"/>
         <gppb_13_pmode value="default" value_list="['default', 'GPIO']" label="gppb_13 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppb_13_pmode"/>
         <gppd_10_pmode value="default" value_list="['default', 'GPIO']" label="gppd_10 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppd_10_pmode"/>
         <gppd_11_pmode value="default" value_list="['default', 'GPIO']" label="gppd_11 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppd_11_pmode"/>
         <gppd_12_pmode value="default" value_list="['default', 'GPIO']" label="gppd_12 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppd_12_pmode"/>
         <gppd_13_pmode value="default" value_list="['default', 'GPIO']" label="gppd_13 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppd_13_pmode"/>
         <gppd_17_pmode value="default" value_list="['default', 'GPIO']" label="gppd_17 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppd_17_pmode"/>
         <gppd_21_pmode value="default" value_list="['default', 'GPIO']" label="gppd_21 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppd_21_pmode"/>
         <gppd_22_pmode value="default" value_list="['default', 'GPIO']" label="gppd_22 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppd_22_pmode"/>
         <gppd_23_pmode value="default" value_list="['default', 'GPIO']" label="gppd_23 PMode" help_text="This setting changes the default PMode to GPIO (i.e. PMode=0h)" key="CsiPlugin:CsiNvar:gppd_23_pmode"/>
      </SocGpioPModeCsiCfg>
      <SocGpioIOSStateCsiCfg label="GPIO IOS State">
         <gppc_0_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppc_0 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppc_0_iosstate"/>
         <gppc_1_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppc_1 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppc_1_iosstate"/>
         <gppc_2_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppc_2 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppc_2_iosstate"/>
         <gppc_3_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppc_3 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppc_3_iosstate"/>
         <gppc_4_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppc_4 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppc_4_iosstate"/>
         <gppv_0_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppv_0 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppv_0_iosstate"/>
         <gppv_1_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppv_1 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppv_1_iosstate"/>
         <gppv_2_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppv_2 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppv_2_iosstate"/>
         <gppv_3_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppv_3 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppv_3_iosstate"/>
         <gppv_4_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppv_4 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppv_4_iosstate"/>
         <gppv_5_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppv_5 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppv_5_iosstate"/>
         <gppv_6_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppv_6 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppv_6_iosstate"/>
         <gppv_8_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppv_8 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppv_8_iosstate"/>
         <gppv_9_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppv_9 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppv_9_iosstate"/>
         <gppv_10_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppv_10 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppv_10_iosstate"/>
         <gppv_11_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppv_11 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppv_11_iosstate"/>
         <gppv_12_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppv_12 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppv_12_iosstate"/>
         <gppv_14_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppv_14 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppv_14_iosstate"/>
         <gppv_19_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppv_19 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppv_19_iosstate"/>
         <gppv_20_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppv_20 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppv_20_iosstate"/>
         <gppv_21_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppv_21 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppv_21_iosstate"/>
         <gppv_22_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppv_22 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppv_22_iosstate"/>
         <gppv_23_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppv_23 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppv_23_iosstate"/>
         <gppa_0_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppa_0 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppa_0_iosstate"/>
         <gppa_1_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppa_1 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppa_1_iosstate"/>
         <gppa_2_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppa_2 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppa_2_iosstate"/>
         <gppa_3_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppa_3 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppa_3_iosstate"/>
         <gppa_4_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppa_4 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppa_4_iosstate"/>
         <gppa_5_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppa_5 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppa_5_iosstate"/>
         <gppa_6_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppa_6 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppa_6_iosstate"/>
         <gppa_13_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppa_13 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppa_13_iosstate"/>
         <gppa_13_term value="default" value_list="['default', 'Disable', '5k wpd', '20k wpd', '1k wpu', '5k wpu', '20k wpu']" label="gppa_13 Term" help_text="This setting changes the Pad Termination" key="CsiPlugin:CsiNvar:gppa_13_term"/>
         <gppa_14_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppa_14 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppa_14_iosstate"/>
         <gppa_14_term value="default" value_list="['default', 'Disable', '5k wpd', '20k wpd', '1k wpu', '5k wpu', '20k wpu']" label="gppa_14 Term" help_text="This setting changes the Pad Termination" key="CsiPlugin:CsiNvar:gppa_14_term"/>
         <gppa_15_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppa_15 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppa_15_iosstate"/>
         <gppa_15_term value="default" value_list="['default', 'Disable', '5k wpd', '20k wpd', '1k wpu', '5k wpu', '20k wpu']" label="gppa_15 Term" help_text="This setting changes the Pad Termination" key="CsiPlugin:CsiNvar:gppa_15_term"/>
         <gppa_16_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppa_16 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppa_16_iosstate"/>
         <gppa_16_term value="default" value_list="['default', 'Disable', '5k wpd', '20k wpd', '1k wpu', '5k wpu', '20k wpu']" label="gppa_16 Term" help_text="This setting changes the Pad Termination" key="CsiPlugin:CsiNvar:gppa_16_term"/>
         <gppa_17_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppa_17 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppa_17_iosstate"/>
         <gppa_17_term value="default" value_list="['default', 'Disable', '5k wpd', '20k wpd', '1k wpu', '5k wpu', '20k wpu']" label="gppa_17 Term" help_text="This setting changes the Pad Termination" key="CsiPlugin:CsiNvar:gppa_17_term"/>
         <gppa_18_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppa_18 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppa_18_iosstate"/>
         <gppa_18_term value="default" value_list="['default', 'Disable', '5k wpd', '20k wpd', '1k wpu', '5k wpu', '20k wpu']" label="gppa_18 Term" help_text="This setting changes the Pad Termination" key="CsiPlugin:CsiNvar:gppa_18_term"/>
         <gppa_19_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppa_19 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppa_19_iosstate"/>
         <gppa_19_term value="default" value_list="['default', 'Disable', '5k wpd', '20k wpd', '1k wpu', '5k wpu', '20k wpu']" label="gppa_19 Term" help_text="This setting changes the Pad Termination" key="CsiPlugin:CsiNvar:gppa_19_term"/>
         <gppe_0_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppe_0 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppe_0_iosstate"/>
         <gppe_15_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppe_15 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppe_15_iosstate"/>
         <gppe_22_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppe_22 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppe_22_iosstate"/>
         <gppf_0_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppf_0 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppf_0_iosstate"/>
         <gppf_1_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppf_1 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppf_1_iosstate"/>
         <gppf_2_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppf_2 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppf_2_iosstate"/>
         <gppf_3_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppf_3 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppf_3_iosstate"/>
         <gppf_4_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppf_4 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppf_4_iosstate"/>
         <gppf_5_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppf_5 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppf_5_iosstate"/>
         <gppf_7_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppf_7 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppf_7_iosstate"/>
         <gppf_8_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppf_8 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppf_8_iosstate"/>
         <gppf_9_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppf_9 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppf_9_iosstate"/>
         <gppf_10_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppf_10 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppf_10_iosstate"/>
         <gppf_11_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppf_11 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppf_11_iosstate"/>
         <gppf_12_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppf_12 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppf_12_iosstate"/>
         <gppf_13_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppf_13 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppf_13_iosstate"/>
         <gppf_14_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppf_14 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppf_14_iosstate"/>
         <gppf_15_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppf_15 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppf_15_iosstate"/>
         <gppf_16_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppf_16 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppf_16_iosstate"/>
         <gppf_17_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppf_17 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppf_17_iosstate"/>
         <gppf_18_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppf_18 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppf_18_iosstate"/>
         <gppf_22_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppf_22 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppf_22_iosstate"/>
         <gpph_13_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gpph_13 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gpph_13_iosstate"/>
         <gppb_0_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppb_0 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppb_0_iosstate"/>
         <gppb_1_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppb_1 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppb_1_iosstate"/>
         <gppb_12_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppb_12 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppb_12_iosstate"/>
         <gppb_13_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppb_13 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppb_13_iosstate"/>
         <gppd_10_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppd_10 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppd_10_iosstate"/>
         <gppd_11_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppd_11 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppd_11_iosstate"/>
         <gppd_12_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppd_12 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppd_12_iosstate"/>
         <gppd_13_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppd_13 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppd_13_iosstate"/>
         <gppd_17_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppd_17 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppd_17_iosstate"/>
         <gppd_21_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppd_21 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppd_21_iosstate"/>
         <gppd_22_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppd_22 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppd_22_iosstate"/>
         <gppd_23_iosstate value="default" value_list="['default', 'Latch last value driven Tx - Enable Rx', 'Tx drive0 - Rxdis and drive0 internally', 'Tx drive0 - Rxdis and drive1 internally', 'Tx drive1 - Rxdis and drive0 internally', 'Tx drive1 - Rxdis and drive1 internally', 'Tx drive0 - Rxen', 'Tx drive1 - Rxen', 'Txdis - Rxdis and drive0 internally', 'Txdis - Rxdis and drive1 internally', 'Txdis - Rxen (for wake)', 'IO standby masked']" label="gppd_23 IOSState" help_text="This setting changes the IO Standby mode" key="CsiPlugin:CsiNvar:gppd_23_iosstate"/>
      </SocGpioIOSStateCsiCfg>
      <GpioTuning label="GPIO Tuning">
         <SmbSmlBuffPdStrength value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="SMBus and SMLink Buffer PD Strength" help_text="This setting configures the buffer pull-down strength for the SMBus, SMLink0, SMLink1 clocks, data and ALERT signals. Note: When configuring this setting the corresponding SMBus and SMLink Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:SmbSmlBuffPdStrength"/>
         <SmbSmlBuffPuStrength value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="SMBus and SMLink Buffer PU Strength" help_text="This setting configures the buffer pull-up strength for the SMBus, SMLink0, SMLink1 clocks, data and ALERT signals. Note: When configuring this setting the corresponding SMBus and SMLink Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:SmbSmlBuffPuStrength"/>
         <Dpp0BufferPdStrength value="50 Ohms-A1" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="DDP0 Buffer PD Strength" help_text="This setting configures the buffer pull-down strength for DDP0 signals. Note: When configuring this setting the corresponding DDP0 Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:Dpp0BufferPdStrength"/>
         <Dpp0BufferPuStrength value="50 Ohms-A1" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="DDP0 Buffer PU Strength" help_text="This setting configures the buffer pull-up strength for DDP0 signals. Note: When configuring this setting the corresponding DDP0 Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:Dpp0BufferPuStrength"/>
         <Dpp0CurrentSrcStr value="Isrcoff" value_list="['Isrcoff', '1.35ma', '2.7ma', '4.5ma', '5.4ma', '6.75ma', '8.1ma', '9.45ma']" label="DDP0 Current Source Strength" help_text="This setting configures the current source strength for DDP0 signals." key="DescriptorPlugin:SoC:Dpp0CurrentSrcStr"/>
         <Dpp1BufferPdStrength value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="DDP1 Buffer PD Strength" help_text="This setting configures the buffer pull-down strength for DDP1 signals. Note: When configuring this setting the corresponding DDP1 Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:Dpp1BufferPdStrength"/>
         <Dpp1BufferPuStrength value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="DDP1 Buffer PU Strength" help_text="This setting configures the buffer pull-up strength for DDP1 signals. Note: When configuring this setting the corresponding DDP1 Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:Dpp1BufferPuStrength"/>
         <Dpp1CurrentSrcStr value="Isrcoff" value_list="['Isrcoff', '1.35ma', '2.7ma', '4.5ma', '5.4ma', '6.75ma', '8.1ma', '9.45ma']" label="DDP1 Current Source Strength" help_text="This setting configures the current source strength for DDP1 signals." key="DescriptorPlugin:SoC:Dpp1CurrentSrcStr"/>
         <Dpp2BufferPdStrength value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="DDP2 Buffer PD Strength" help_text="This setting configures the buffer pull-down strength for DDP2 signals. Note: When configuring this setting the corresponding DDP2 Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:Dpp2BufferPdStrength"/>
         <Dpp2BufferPuStrength value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="DDP2 Buffer PU Strength" help_text="This setting configures the buffer pull-up strength for DDP2 signals. Note: When configuring this setting the corresponding DDP2 Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:Dpp2BufferPuStrength"/>
         <Dpp2CurrentSrcStr value="Isrcoff" value_list="['Isrcoff', '1.35ma', '2.7ma', '4.5ma', '5.4ma', '6.75ma', '8.1ma', '9.45ma']" label="DDP2 Current Source Strength" help_text="This setting configures the current source strength for DDP2 signals." key="DescriptorPlugin:SoC:Dpp2CurrentSrcStr"/>
         <Dpp3BufferPdStrength value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="DDP3 Buffer PD Strength" help_text="This setting configures the buffer pull-down strength for DDP3 signals. Note: When configuring this setting the corresponding DDP3 Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:Dpp3BufferPdStrength"/>
         <Dpp3BufferPuStrength value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="DDP3 Buffer PU Strength" help_text="This setting configures the buffer pull-up strength for DDP3 signals. Note: When configuring this setting the corresponding DDP3 Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:Dpp3BufferPuStrength"/>
         <Dpp3CurrentSrcStr value="Isrcoff" value_list="['Isrcoff', '1.35ma', '2.7ma', '4.5ma', '5.4ma', '6.75ma', '8.1ma', '9.45ma']" label="DDP3 Current Source Strength" help_text="This setting configures the current source strength for DDP3 signals." key="DescriptorPlugin:SoC:Dpp3CurrentSrcStr"/>
         <Thc0SpiUsbcSmla1BufferPdStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="THC0_SPI1 and USB-C_SMLA Buffer PD Strength" help_text="Buffer pull-down strength for the following THC0_SPI1 and USB-C_SMLA signals: THC0_SPI1_IO[3:2], THC0_SPI1_RST#, and THC0_SPI1_INT# Refer to 'THC0_SPI1 and GSPI0 Buffer PD Strength for other THC0_SPI1 signals Note: When configuring this setting the corresponding THC0_SPI1 and USB-C_SMLA Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:Thc0SpiUsbcSmla1BufferPdStr"/>
         <Thc0SpiUsbcSmla1BufferPuStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="THC0_SPI1 and USB-C_SMLA Buffer PU Strength" help_text="Buffer pull-up strength for the following THC0_SPI1 and USB-C_SMLA signals: THC0_SPI1_IO[3:2], THC0_SPI1_RST#, and THC0_SPI1_INT# Refer to 'THC0_SPI1 and GSPI0 Buffer PD Strength for other THC0_SPI1 signals Note: When configuring this setting the corresponding THC0_SPI1 and USB-C_SMLA Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:Thc0SpiUsbcSmla1BufferPuStr"/>
         <DppaBufferPdStrength value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="DDPA Buffer PD Strength" help_text="This setting configures the buffer pull-down strength for DDPA signals. Note: When configuring this setting the corresponding DDPA Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:DppaBufferPdStrength"/>
         <DppaBufferPuStrength value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="DDPA Buffer PU Strength" help_text="This setting configures the buffer pull-up strength for DDPA signals. Note: When configuring this setting the corresponding DDPA Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:DppaBufferPuStrength"/>
         <DppaCurrentSrcStr value="Isrcoff" value_list="['Isrcoff', '1.35ma', '2.7ma', '4.5ma', '5.4ma', '6.75ma', '8.1ma', '9.45ma']" label="DDPA Current Source Strength" help_text="This setting configures the current source strength for DDPA signals." key="DescriptorPlugin:SoC:DppaCurrentSrcStr"/>
         <Thc0Spi1Gsp0I2c4BffrPdStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="THC0_SPI1, GSPI0, and I2C4 Buffer PD Strength" help_text="Buffer pull-down strength for all GSPI0 signals, all I2C4 signals, and the following THC0_SPI1 signals: THC0_SPI1_CS#, THC0_SPI1_CLK, and THC0_SPI1_IO[1:0] Refer to 'THC0_SPI1 Buffer PD Strength' for other THC0_SPI1 signals Note: When configuring this setting the corresponding THC0_SPI1, GSPI0, and I2C4 Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:Thc0Spi1Gsp0I2c4BffrPdStr"/>
         <Thc0Spi1Gsp0I2c4BffrPuStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="THC0_SPI1, GSPI0, and I2C4 Buffer PU Strength" help_text="Buffer pull-down strength for all GSPI0 signals, all I2C4 signals, and the following THC0_SPI1 signals: THC0_SPI1_CS#, THC0_SPI1_CLK, and THC0_SPI1_IO[1:0] Refer to 'THC0_SPI1 Buffer PD Strength' for other THC0_SPI1 signals Note: When configuring this setting the corresponding THC0_SPI1, GSPI0, and I2C4 Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:Thc0Spi1Gsp0I2c4BffrPuStr"/>
         <I2c4CurrentSrcStr value="Isrcoff" value_list="['Isrcoff', '1.35ma', '2.7ma', '4.5ma', '5.4ma', '6.75ma', '8.1ma', '9.45ma']" label="I2C4 Current Source Strength" help_text="Current source strength for all I2C4 signals." key="DescriptorPlugin:SoC:I2c4CurrentSrcStr"/>
         <IshUart1IshI2c1DdpbBffrPdStr value="50 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="ISH_UART1, ISH_I2C1, and DDPB Buffer PD Strength" help_text="This setting configures the buffer pull-down strength for the ISH_UART1, ISH_I2C1 and DDPB signals. Note: When configuring this setting the corresponding ISH_UART1, ISH_I2C1, and DDPB Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:IshUart1IshI2c1DdpbBffrPdStr"/>
         <IshUart1IshI2c1DdbpBffrPuStr value="50 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="ISH_UART1, ISH_I2C1 and DDPB Buffer PU Strength" help_text="This setting configures the buffer pull-up strength for the ISH_UART1, ISH_I2C1 and DDPB signals. Note: When configuring this setting the corresponding ISH_UART1, ISH_I2C1 and DDPB Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:IshUart1IshI2c1DdbpBffrPuStr"/>
         <IshI2c1DdpbCurSrcStr value="Isrcoff" value_list="['Isrcoff', '1.35ma', '2.7ma', '4.5ma', '5.4ma', '6.75ma', '8.1ma', '9.45ma']" label="ISH_I2C1 and DDPB Current Source Strength" help_text="This setting configures the current source strength for ISH_I2C1 and DDPB signals." key="DescriptorPlugin:SoC:IshI2c1DdpbCurSrcStr"/>
         <I2c2I2c3BffrPdStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="I2C2 and I2C3 Buffer PD Strength" help_text="This setting configures the buffer pull-down strength for the I2C2 and I2C3 clock and data signals. Note: When configuring this setting the corresponding I2C2 and I2C3 Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:I2c2I2c3BffrPdStr"/>
         <I2c2I2c3BffrPuStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="I2C2 and I2C3 Buffer PU Strength" help_text="This setting configures the buffer pull-up strength for the I2C2 and I2C3 clock and data signals. Note: When configuring this setting the corresponding I2C2 and I2C3 Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:I2c2I2c3BffrPuStr"/>
         <I2c2I2c3CurSrcStr value="Isrcoff" value_list="['Isrcoff', '1.35ma', '2.7ma', '4.5ma', '5.4ma', '6.75ma', '8.1ma', '9.45ma']" label="I2C2 and I2C3 Current Source Strength" help_text="This setting configures the current source strength for I2C2 and I2C3 Current Source signals." key="DescriptorPlugin:SoC:I2c2I2c3CurSrcStr"/>
         <I3c1aBffrPdStr value="50 Ohms-A1" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="I3C1A Buffer PD Strength" help_text="This setting configures the buffer pull-down strength for the I3C1A clock and data signals. Note: When configuring this setting the corresponding  I3C1A Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:I3c1aBffrPdStr"/>
         <I3c1aBffrPuStr value="50 Ohms-A1" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="I3C1A Buffer PU Strength" help_text="This setting configures the buffer pull-up strength for the I3C1A clock and data signals. Note: When configuring this setting the corresponding I3C1A Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:I3c1aBffrPuStr"/>
         <I3c1aCurSrcStr value="Isrcoff" value_list="['Isrcoff', '1.35ma', '2.7ma', '4.5ma', '5.4ma', '6.75ma', '8.1ma', '9.45ma']" label="I3C1A Current Source Strength" help_text="This setting configures the current source strength for I3C1A Current Source signals." key="DescriptorPlugin:SoC:I3c1aCurSrcStr"/>
         <I3c0I2c0BffrPdStr value="50 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="I3C0 and I2C0 Buffer PD Strength" help_text="This setting configures the buffer pull-down strength for the I3C0 and I2C0 clock and data signals. Note: When configuring this setting the corresponding I3C0 and I2C0 Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:I3c0I2c0BffrPdStr"/>
         <I3c0I2c0BffrPuStr value="50 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="I3C0 and I2C0 Buffer PU Strength" help_text="This setting configures the buffer pull-up strength for the I3C0 and I2C0 clock and data signals. Note: When configuring this setting the corresponding I3C0 and I2C0 Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:I3c0I2c0BffrPuStr"/>
         <I3c0I2c0CurSrcStr value="Isrcoff" value_list="['Isrcoff', '1.35ma', '2.7ma', '4.5ma', '5.4ma', '6.75ma', '8.1ma', '9.45ma']" label="I3C0 and I2C0 Current Source Strength" help_text="This setting configures the current source strength for I3C0 and I2C0 Current Source signals." key="DescriptorPlugin:SoC:I3c0I2c0CurSrcStr"/>
         <I3c1I2c1BffrPdStr value="50 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="I3C1 and I2C1 Buffer PD Strength" help_text="This setting configures the buffer pull-down strength for the I3C1 and I2C1 clock and data signals. Note: When configuring this setting the corresponding I3C1 and I2C1 Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:I3c1I2c1BffrPdStr"/>
         <I3c1I2c1BffrPuStr value="50 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="I3C1 and I2C1 Buffer PU Strength" help_text="This setting configures the buffer pull-up strength for the I3C1 and I2C1 clock and data signals. Note: When configuring this setting the corresponding I3C1 and I2C1 Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:I3c1I2c1BffrPuStr"/>
         <I3c1I2c1CurSrcStr value="Isrcoff" value_list="['Isrcoff', '1.35ma', '2.7ma', '4.5ma', '5.4ma', '6.75ma', '8.1ma', '9.45ma']" label="I3C1 and I2C1 Current Source Strength" help_text="This setting configures the current source strength for I3C1 and I2C1 Current Source signals." key="DescriptorPlugin:SoC:I3c1I2c1CurSrcStr"/>
         <Thc1Spi2IshSpiaGsp1I2c5BffrPdStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="THC1_SPI2, ISH_SPIA, GSPI1, and I2C5 Buffer PD Strength" help_text="Buffer pull-down strength for THC1_SPI2, ISH_SPIA, GSPI1, and I2C5 signals. Note: When configuring this setting the corresponding THC1_SPI2, ISH_SPIA, GSPI1, and I2C5 Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:Thc1Spi2IshSpiaGsp1I2c5BffrPdStr"/>
         <Thc1Spi2IshSpiaGsp1I2c5BffrPuStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="THC1_SPI2, ISH_SPIA, GSPI1, and I2C5 Buffer PU Strength" help_text="Buffer pull-up strength for THC1_SPI2, ISH_SPIA, GSPI1, and I2C5 signals. Note: When configuring this setting the corresponding THC1_SPI2, ISH_SPIA, GSPI1, and I2C5 Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:Thc1Spi2IshSpiaGsp1I2c5BffrPuStr"/>
         <I2c5CurrentSrcStr value="Isrcoff" value_list="['Isrcoff', '1.35ma', '2.7ma', '4.5ma', '5.4ma', '6.75ma', '8.1ma', '9.45ma']" label="I2C5 Current Source Strength signals" help_text="Current source strength for all I2C5 signals." key="DescriptorPlugin:SoC:I2c5CurrentSrcStr"/>
         <Thc1Spi2Gspi0aUsbcsmlBffrPdStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="THC1_SPI2, GSPI0A, and USB-C_SML Buffer PD Strength" help_text="This setting configures the buffer pull-down strength for THC1_SPI2, GSPI0A, and USB-C_SML signals. Note: When configuring this setting the corresponding THC1_SPI2, GSPI0A, and USB-C_SML Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:Thc1Spi2Gspi0aUsbcsmlBffrPdStr"/>
         <Thc1Spi2Gspi0aUsbcsmlBffrPuStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="THC1_SPI2, GSPI0A, and USB-C_SML Buffer PU Strength" help_text="This setting configures the buffer pull-up strength for THC1_SPI2, GSPI0A, and USB-C_SML signals. Note: When configuring this setting the corresponding THC1_SPI2, GSPI0A, and USB-C_SML Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:Thc1Spi2Gspi0aUsbcsmlBffrPuStr"/>
         <Sndw0ClkBuffStr1 value="133x57ohms" value_list="['400x80ohms', '200x67ohms', '133x57ohms', '100x50ohms']" label="SNDW0_CLK Buffer Strength 1" help_text="This setting configures the buffer strength for SNDW0_CLK signals." key="DescriptorPlugin:SoC:Sndw0ClkBuffStr1"/>
         <Sndw0ClkBuffStr2 value="50-80ohms" value_list="['100-400omhs', '50-80ohms']" label="SNDW0_CLK Buffer Strength 2" help_text="This setting configures the buffer strength for SNDW0_CLK signals." key="DescriptorPlugin:SoC:Sndw0ClkBuffStr2"/>
         <Sndw0ClkSlwRate value="Slow" value_list="['Slow', 'Middle', 'Fast', 'Fastest']" label="SNDW0_CLK Slew Rate" help_text="This setting configures the slew rate control for SNDW0_CLK." key="DescriptorPlugin:SoC:Sndw0ClkSlwRate"/>
         <Sndw0Data0BuffStr1 value="133x57ohms" value_list="['400x80ohms', '200x67ohms', '133x57ohms', '100x50ohms']" label="SNDW0_DATA0 Buffer Strength 1" help_text="This setting configures the buffer strength for SNDW0_DATA0 signals." key="DescriptorPlugin:SoC:Sndw0Data0BuffStr1"/>
         <Sndw0Data0BuffStr2 value="50-80ohms" value_list="['100-400omhs', '50-80ohms']" label="SNDW0_DATA0 Buffer Strength 2" help_text="This setting configures the buffer strength for SNDW0_DATA0 signals." key="DescriptorPlugin:SoC:Sndw0Data0BuffStr2"/>
         <Sndw0Data0SlwRate value="Slow" value_list="['Slow', 'Middle', 'Fast', 'Fastest']" label="SNDW0_DATA0 Slew Rate" help_text="This setting configures the slew rate control for SNDW0_DATA0." key="DescriptorPlugin:SoC:Sndw0Data0SlwRate"/>
         <Sndw1ClkBuffStr1 value="133x57ohms" value_list="['400x80ohms', '200x67ohms', '133x57ohms', '100x50ohms']" label="SNDW1_CLK Buffer Strength 1" help_text="This setting configures the buffer strength for SNDW1_CLK signals." key="DescriptorPlugin:SoC:Sndw1ClkBuffStr1"/>
         <Sndw1ClkBuffStr2 value="50-80ohms" value_list="['100-400omhs', '50-80ohms']" label="SNDW1_CLK Buffer Strength 2" help_text="This setting configures the buffer strength for SNDW1_CLK signals." key="DescriptorPlugin:SoC:Sndw1ClkBuffStr2"/>
         <Sndw1ClkSlwRate value="Slow" value_list="['Slow', 'Middle', 'Fast', 'Fastest']" label="SNDW1_CLK Slew Rate" help_text="This setting configures the slew rate control for SNDW1_CLK." key="DescriptorPlugin:SoC:Sndw1ClkSlwRate"/>
         <Sndw1DataBuffStr1 value="133x57ohms" value_list="['400x80ohms', '200x67ohms', '133x57ohms', '100x50ohms']" label="SNDW1_DATA Buffer Strength 1" help_text="This setting configures the buffer strength for SNDW1_DATA signals." key="DescriptorPlugin:SoC:Sndw1DataBuffStr1"/>
         <Sndw1DataBuffStr2 value="50-80ohms" value_list="['100-400omhs', '50-80ohms']" label="SNDW1_DATA Buffer Strength 2" help_text="This setting configures the buffer strength for SNDW1_DATA signals." key="DescriptorPlugin:SoC:Sndw1DataBuffStr2"/>
         <Sndw1DataSlwRate value="Slow" value_list="['Slow', 'Middle', 'Fast', 'Fastest']" label="SNDW1_DATA Slew Rate" help_text="This setting configures the slew rate control for SNDW1_DATA." key="DescriptorPlugin:SoC:Sndw1DataSlwRate"/>
         <Sndw2ClkBuffStr1 value="133x57ohms" value_list="['400x80ohms', '200x67ohms', '133x57ohms', '100x50ohms']" label="SNDW2_CLK Buffer Strength 1" help_text="This setting configures the buffer strength for SNDW2_CLK signals." key="DescriptorPlugin:SoC:Sndw2ClkBuffStr1"/>
         <Sndw2ClkBuffStr2 value="50-80ohms" value_list="['100-400omhs', '50-80ohms']" label="SNDW2_CLK Buffer Strength 2" help_text="This setting configures the buffer strength for SNDW2_CLK signals." key="DescriptorPlugin:SoC:Sndw2ClkBuffStr2"/>
         <Sndw2ClkSlwRate value="Slow" value_list="['Slow', 'Middle', 'Fast', 'Fastest']" label="SNDW2_CLK Slew Rate" help_text="This setting configures the slew rate control for SNDW2_CLK." key="DescriptorPlugin:SoC:Sndw2ClkSlwRate"/>
         <Sndw2DataBuffStr1 value="133x57ohms" value_list="['400x80ohms', '200x67ohms', '133x57ohms', '100x50ohms']" label="SNDW2_DATA Buffer Strength 1" help_text="This setting configures the buffer strength for SNDW2_DATA signals." key="DescriptorPlugin:SoC:Sndw2DataBuffStr1"/>
         <Sndw2DataBuffStr2 value="50-80ohms" value_list="['100-400omhs', '50-80ohms']" label="SNDW2_DATA Buffer Strength 2" help_text="This setting configures the buffer strength for SNDW2_DATA signals." key="DescriptorPlugin:SoC:Sndw2DataBuffStr2"/>
         <Sndw2DataSlwRate value="Slow" value_list="['Slow', 'Middle', 'Fast', 'Fastest']" label="SNDW2_DATA Slew Rate" help_text="This setting configures the slew rate control for SNDW2_DATA." key="DescriptorPlugin:SoC:Sndw2DataSlwRate"/>
         <Sndw3ClkBuffStr1 value="133x57ohms" value_list="['400x80ohms', '200x67ohms', '133x57ohms', '100x50ohms']" label="SNDW3_CLK Buffer Strength 1" help_text="This setting configures the buffer strength for SNDW3_CLK signals." key="DescriptorPlugin:SoC:Sndw3ClkBuffStr1"/>
         <Sndw3ClkBuffStr2 value="50-80ohms" value_list="['100-400omhs', '50-80ohms']" label="SNDW3_CLK Buffer Strength 2" help_text="This setting configures the buffer strength for SNDW3_CLK signals." key="DescriptorPlugin:SoC:Sndw3ClkBuffStr2"/>
         <Sndw3ClkSlwRate value="Slow" value_list="['Slow', 'Middle', 'Fast', 'Fastest']" label="SNDW3_CLK Slew Rate" help_text="This setting configures the slew rate control for SNDW3_CLK." key="DescriptorPlugin:SoC:Sndw3ClkSlwRate"/>
         <Sndw3DataBuffStr1 value="133x57ohms" value_list="['400x80ohms', '200x67ohms', '133x57ohms', '100x50ohms']" label="SNDW3_DATA Buffer Strength 1" help_text="This setting configures the buffer strength for SNDW3_DATA signals." key="DescriptorPlugin:SoC:Sndw3DataBuffStr1"/>
         <Sndw3DataBuffStr2 value="50-80ohms" value_list="['100-400omhs', '50-80ohms']" label="SNDW3_DATA Buffer Strength 2" help_text="This setting configures the buffer strength for SNDW3_DATA signals." key="DescriptorPlugin:SoC:Sndw3DataBuffStr2"/>
         <Sndw3DataSlwRate value="Slow" value_list="['Slow', 'Middle', 'Fast', 'Fastest']" label="SNDW3_DATA Slew Rate" help_text="This setting configures the slew rate control for SNDW3_DATA." key="DescriptorPlugin:SoC:Sndw3DataSlwRate"/>
         <IshI3c0IshI2c0BufferPdStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="ISH_I3C0 and ISH_I2C0 Buffer PD Strength" help_text="This setting configures the buffer pull-down strength for ISH_I3C0 and ISH_I2C0 signals. Note: When configuring this setting the corresponding ISH_I3C0 and ISH_I2C0 Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:IshI3c0IshI2c0BufferPdStr"/>
         <IshI3c0IshI2c0BufferPuStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="ISH_I3C0 and ISH_I2C0 Buffer PU Strength" help_text="This setting configures the buffer pull-up strength for ISH_I3C0 and ISH_I2C0 signals. Note: When configuring this setting the corresponding ISH_I3C0 and ISH_I2C0 Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:IshI3c0IshI2c0BufferPuStr"/>
         <IshI3c0IshI2c0CurrentSrcStr value="Isrcoff" value_list="['Isrcoff', '1.35ma', '2.7ma', '4.5ma', '5.4ma', '6.75ma', '8.1ma', '9.45ma']" label="ISH_I3C0 and ISH_I2C0 Current Source Strength" help_text="This setting configures the current source strength for ISH_I3C0 and ISH_I2C0 signals." key="DescriptorPlugin:SoC:IshI3c0IshI2c0CurrentSrcStr"/>
         <I2c4aIshi2c2BufferPdStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="I2C4A and ISH_I2C2 Buffer PD Strength" help_text="This setting configures the buffer pull-down strength for I2C4A and ISH_I2C2 signals. Note: When configuring this setting the corresponding I2C4A and ISH_I2C2 Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:I2c4aIshi2c2BufferPdStr"/>
         <I2c4aIshi2c2BufferPuStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="I2C4A and ISH_I2C2 Buffer PU Strength" help_text="This setting configures the buffer pull-up strength for I2C4A and ISH_I2C2 signals. Note: When configuring this setting the corresponding I2C4A and ISH_I2C2 Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:I2c4aIshi2c2BufferPuStr"/>
         <I2c4aIshi2c2CurrentSrcStr value="Isrcoff" value_list="['Isrcoff', '1.35ma', '2.7ma', '4.5ma', '5.4ma', '6.75ma', '8.1ma', '9.45ma']" label="I2C4A and ISH_I2C2 Current Source Strength" help_text="This setting configures the current source strength for I2C4A and ISH_I2C2 signals." key="DescriptorPlugin:SoC:I2c4aIshi2c2CurrentSrcStr"/>
         <I2c5aBufferPdStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="I2C5A Buffer PD Strength" help_text="This setting configures the buffer pull-down strength for I2C5A signals. Note: When configuring this setting the corresponding I2C5A Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:I2c5aBufferPdStr"/>
         <I2c5aBufferPuStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="I2C5A Buffer PU Strength" help_text="This setting configures the buffer pull-up strength for I2C5A signals. Note: When configuring this setting the corresponding I2C5A Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:I2c5aBufferPuStr"/>
         <I2c5aCurrentSrcStr value="Isrcoff" value_list="['Isrcoff', '1.35ma', '2.7ma', '4.5ma', '5.4ma', '6.75ma', '8.1ma', '9.45ma']" label="I2C5A Current Source Strength" help_text="This setting configures the current source strength for I2C5A signals." key="DescriptorPlugin:SoC:I2c5aCurrentSrcStr"/>
         <I2c3aIshI2c2aBufferPdStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="I2C3A and ISH_I2C2A Buffer PD Strength" help_text="This setting configures the buffer pull-down strength for I2C3A and ISH_I2C2A signals. Note: When configuring this setting the corresponding I2C3A and ISH_I2C2A Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:I2c3aIshI2c2aBufferPdStr"/>
         <I2c3aIshI2c2aBufferPuStr value="40 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="I2C3A and ISH_I2C2A Buffer PU Strength" help_text="This setting configures the buffer pull-up strength for I2C3A and ISH_I2C2A signals. Note: When configuring this setting the corresponding I2C3A and ISH_I2C2A Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:I2c3aIshI2c2aBufferPuStr"/>
         <I2c3aIshI2c2aCurSrcStr value="Isrcoff" value_list="['Isrcoff', '1.35ma', '2.7ma', '4.5ma', '5.4ma', '6.75ma', '8.1ma', '9.45ma']" label="I2C3A and ISH_I2C2A Current Source Strength" help_text="This setting configures the current source strength for I2C3A and ISH_I2C2A signals." key="DescriptorPlugin:SoC:I2c3aIshI2c2aCurSrcStr"/>
         <IshUart0IshSpiImgLckOut4Sml0bBffrPdStr value="50 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="ISH_UART0, ISH_SPI, IMGLCKOUT4, and SML0B Buffer PD strength" help_text="This setting configures the buffer pull-down strength for ISH_UART0, ISH_SPI, IMGLCKOUT4, and SML0B signals. Note: When configuring this setting the corresponding ISH_UART0, ISH_SPI, IMGLCKOUT4, and SML0B Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:IshUart0IshSpiImgLckOut4Sml0bBffrPdStr"/>
         <IshUart0IshSpiImgLckOut4Sml0bBffrPuStr value="50 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="ISH_UART0, ISH_SPI, IMGLCKOUT4, and SML0B Buffer PU strength" help_text="This setting configures the buffer pull-up strength for ISH_UART0, ISH_SPI, IMGLCKOUT4, and SML0B signals. Note: When configuring this setting the corresponding ISH_UART0, ISH_SPI, IMGLCKOUT4, and SML0B Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:IshUart0IshSpiImgLckOut4Sml0bBffrPuStr"/>
         <HdaI2S0DmicBufferPdStr value="33 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="HDA I2S0 and DMIC Buffer PD Strength" help_text="Buffer pull-down strength for all I2S0 signals and the following signals: HDA_BCLK, HDA_SYNC, HDA_SDO, HDA_SDI0 and DMIC_CLK_A1, DMIC_CLK_B1 Note: When configuring this setting the corresponding HDA I2S2 and DMIC Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:HdaI2S0DmicBufferPdStr"/>
         <HdaI2S0DmicBufferPuStr value="33 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="HDA I2S0 and DMIC Buffer PU Strength" help_text="Buffer pull-up strength for all I2S0 signals and the following signals: HDA_BCLK, HDA_SYNC, HDA_SDO, HDA_SDI0 and DMIC_CLK_A1, DMIC_CLK_B1 Note: When configuring this setting the corresponding HDA I2S2 and DMIC Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:HdaI2S0DmicBufferPuStr"/>
         <HdaI2S2DmicBufferPdStr value="33 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="HDA I2S2 and DMIC Buffer PD Strength" help_text="Buffer pull-down strength for all I2S2 signals, and the following signals: HDA_SDI1, HDA_RST#, and DMIC_CLK_A0, DMIC_CLK_B0 DMIC_DATA0, DMIC_DATA1 Note: When configuring this setting the corresponding HDA I2S2 and DMIC Buffer PU Strength setting must be set to the same value." key="DescriptorPlugin:SoC:HdaI2S2DmicBufferPdStr"/>
         <HdaI2S2DmicBufferPuStr value="33 Ohms" value_list="['100 Ohms', '50 Ohms', '50 Ohms-A1', '40 Ohms', '33 Ohms', '33 Ohms-A1', '33 Ohms-A2', '33 Ohms-A3']" label="HDA I2S2 and DMIC Buffer PU Strength" help_text="Buffer pull-up strength for all I2S2 signals, and the following signals: HDA_SDI1, HDA_RST#, and DMIC_CLK_A0, DMIC_CLK_B0 DMIC_DATA0, DMIC_DATA1 Note: When configuring this setting the corresponding HDA I2S2 and DMIC Buffer PD Strength setting must be set to the same value." key="DescriptorPlugin:SoC:HdaI2S2DmicBufferPuStr"/>
      </GpioTuning>
   </Gpio>
   <Dnx label="Dnx">
      <OEMandPlatformIDs label="DnX Fuses">
         <OemPlatformId value="0x0" label="DnX OEM Platform ID" help_text="This setting allows OEMs to configure a Unique Platform ID into the base FPFs. Note: The OEM Platform ID FPF and Platform ID for the DnX Image should match." key="CsePlugin:UEP:OemPlatformId"/>
         <DnxEnabled value="Enabled" value_list="['Enabled', 'Disabled']" label="DnX State" help_text="DnX permanent enable/disable FPF" key="CsePlugin:UEP:DnxEnabled"/>
      </OEMandPlatformIDs>
   </Dnx>
   <IntelUniquePlatformId label="Intel(R) Unique Platform ID">
      <IntelUniquePlatformIdConfiguration label="Intel(R) Unique Platform ID Configuration">
         <UniquePlatformIdSupportedFeature value="Yes" value_list="['No', 'Yes']" label="UPID Supported" help_text="This setting allows OEM to create their own unique platform identifier. If this setting is enabled, the below OEM ID should be set." key="CsePlugin:AutoNvars:UpidPlatformIdSupport#UniquePlatformIdSupportedFeature"/>
         <UniquePlatformId value="0x0" label="UPID OEM ID [FPF]" help_text="This setting allows OEMs to configure their PCIe Vendor ID Unique ID into the platform FPFs." key="CsePlugin:UEP:UniquePlatformId"/>
      </IntelUniquePlatformIdConfiguration>
   </IntelUniquePlatformId>
   <BrandIdentityAndEntitlements label="Brand Identity And Entitlements">
      <BrandConfiguration label="Brand Configuration">
         <PlatformBrandIdentity value="Not selected" value_list="['Not selected', 'Intel vPro(TM) Enterprise', 'Intel vPro(TM) Essentials', 'Intel-based PC']" label="System Brand" help_text="" key="CsePlugin:PlatformBrandIdentityNvar:SystemBrandIdentity#PlatformBrandIdentity"/>
      </BrandConfiguration>
      <EntitlementsConfiguration label="Entitlements Configuration">
         <IcpsEntitlementUI value="None" value_list="['None', 'Intel(R) ICPS Entitlement', 'Intel(R) ICM Entitlement']" label="Intel(R) ICPS Entitlement Eligible" help_text="Set to enabled which Intel Connectivity Performance Suite is licensed on this platform." key="CsePlugin:IcpsEntitlementNvar:IcpsEntitlementUI"/>
      </EntitlementsConfiguration>
   </BrandIdentityAndEntitlements>
   <PSRConfiguration label="Platform Service Record Configuration">
      <PSRConfiguration label="Platform Service Record Configuration">
         <PSRSupported value="Yes" value_list="['No', 'Yes']" label="Platform Service Record supported" help_text="This setting enables the Platform Support Record capability" key="CsePlugin:AutoNvars:ME_CONF_WRK#PSRSupported"/>
         <OEMInfo value="" label="OEM Name" help_text="Genesis Record should include the OEM information feed from OEM specified information during manufacturing" key="CsePlugin:AutoNvars:psr_genesis_info#OEMInfo"/>
         <OEMMakeInfo value="" label="OEM Make" help_text="Genesis Record should include the OEM Make information feed from OEM specified information during manufacturing" key="CsePlugin:AutoNvars:psr_genesis_info#OEMMakeInfo"/>
         <OEMModelInfo value="" label="OEM Model" help_text="Genesis Record should include the OEM Model information feed from OEM specified information during manufacturing" key="CsePlugin:AutoNvars:psr_genesis_info#OEMModelInfo"/>
         <MfgCountryOfOrigin value="" label="Country of Manufacturer" help_text="Genesis Record should include the Manufacturing Country of Origin feed from OEM specified information" key="CsePlugin:AutoNvars:psr_genesis_info#MfgCountryOfOrigin"/>
         <OEMDataStore value="" label="OEM Data" help_text="Genesis Record should include the OEM Data Store binary for OEM defined information" key="CsePlugin:AutoNvars:psr_genesis_info#OEMDataStore"/>
      </PSRConfiguration>
   </PSRConfiguration>
   <FWUpdate label="FWUpdate">
      <FWUpdateImage label="FW Update Image Build">
         <OEM_KM_enabled value="Enabled" value_list="['Disabled', 'Enabled']" label="OEM_KM Enabled" help_text="This setting Enables / Disables OEM_KM in the FWUpdate image." key="CsePlugin:OEM_KM:Enabled"/>
         <IOM_enabled value="Enabled" value_list="['Disabled', 'Enabled']" label="IOM Enabled" help_text="This setting Enables / Disables IOM in the FWUpdate image." key="CsePlugin:IOM:Enabled"/>
         <NPHY_enabled value="Enabled" value_list="['Disabled', 'Enabled']" label="NPHY Enabled" help_text="This setting Enables / Disables NPHY in the FWUpdate image." key="CsePlugin:NPHY:Enabled"/>
         <TBT_enabled value="Enabled" value_list="['Disabled', 'Enabled']" label="TBT Enabled" help_text="This setting Enables / Disables TBT in the FWUpdate image." key="CsePlugin:TBT:Enabled"/>
         <SPHY_enabled value="Enabled" value_list="['Disabled', 'Enabled']" label="SPHY Enabled" help_text="This setting Enables / Disables SPHY in the FWUpdate image." key="CsePlugin:SPHY:Enabled"/>
         <ISH_enabled value="Enabled" value_list="['Disabled', 'Enabled']" label="ISH Enabled" help_text="This setting Enables / Disables ISH in the FWUpdate image." key="CsePlugin:ISH:Enabled"/>
         <IUnit_enabled value="Enabled" value_list="['Disabled', 'Enabled']" label="IUnit Enabled" help_text="This setting Enables / Disables IUnit in the FWUpdate image." key="CsePlugin:IUNIT:Enabled"/>
         <Ace_enabled value="Enabled" value_list="['Disabled', 'Enabled']" label="Ace Enabled" help_text="This setting Enables / Disables Ace in the FWUpdate image." key="CsePlugin:ACE:Enabled"/>
      </FWUpdateImage>
   </FWUpdate>
</FitData>
