	 1	`timescale 1ns/100ps
     2	`default_nettype none
     3	
     4	module Circuit_2 (Out_1,Out_2,Out_3,A,B,C,D);
     5	output  Out_1,Out_2,Out_3;
     6	input   A,B,C,D;
     7	
     8	assign Out_1 = (A||!B)&&!C&&(C||D);
     9	assign Out_2 = (!C&&D||B&&C&&D||C&&!D)&&(!A||B);
    10	assign Out_3 = (A&&B||C)&&D||!B&&C;
    11	endmodule // Circuit_2
    12	