
;; Function HAL_EXTI_SetConfigLine (HAL_EXTI_SetConfigLine, funcdef_no=329, decl_uid=8759, cgraph_uid=333, symbol_order=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 31 count 24 (    1)


HAL_EXTI_SetConfigLine

Dataflow summary:
def_info->table_size = 96, use_info->table_size = 227
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,23u} r13={1d,23u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={8d,6u} r102={1d,23u} r103={1d,22u} r113={1d,5u} r116={2d,6u,2e} r127={1d,2u,1e} r138={2d,4u} r139={2d,4u} r140={2d,4u} r141={2d,4u} r142={1d,4u} r143={1d,3u,1e} r144={1d,9u} r145={1d,2u} r146={1d,3u} r147={1d,2u} r148={1d,3u} r149={1d,2u} r150={1d,2u} r151={1d,2u} r152={2d,4u} r153={1d,3u} r154={1d,2u} r155={1d,3u} r156={2d,3u} r158={3d,1u} r159={1d,1u} r160={1d,8u} r162={1d,1u} r164={1d,2u} r166={1d,1u} r168={1d,2u} r170={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r181={1d,1u} r182={1d,1u} r185={1d,1u} r187={1d,2u} r189={1d,1u} r192={1d,2u} r193={1d,1u} 
;;    total ref usage 299{86d,209u,4e} in 153{153 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d32(102){ }d33(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 21 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 159 160 192 193
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 159 160 192 193
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160

( 2 )->[3]->( 22 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 160
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160

( 3 )->[4]->( 6 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; lr  def 	 100 [cc] 113 142 143 144 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; live  gen 	 100 [cc] 113 142 143 144 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143 144 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143 144 160

( 4 )->[5]->( 14 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 144 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 116
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 144 160
;; live  gen 	 116
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 160

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(7){ }u39(13){ }u40(102){ }u41(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143 144 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142 160
;; lr  def 	 100 [cc] 116 145 146 164 166
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143 144 160
;; live  gen 	 100 [cc] 116 145 146 164 166
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 145 146 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 145 146 160

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u54(7){ }u55(13){ }u56(102){ }u57(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 145 146 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 146
;; lr  def 	 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 145 146 160
;; live  gen 	 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 138 143 144 145 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 138 143 144 145 160

( 6 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u61(7){ }u62(13){ }u63(102){ }u64(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 145 146 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 146
;; lr  def 	 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 145 146 160
;; live  gen 	 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 138 143 144 145 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 138 143 144 145 160

( 8 7 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u69(7){ }u70(13){ }u71(102){ }u72(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 138 143 144 145 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 138 145 160
;; lr  def 	 100 [cc] 147 148 168 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 138 143 144 145 160
;; live  gen 	 100 [cc] 147 148 168 170
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 147 148 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 147 148 160

( 9 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u87(7){ }u88(13){ }u89(102){ }u90(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 147 148 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 148
;; lr  def 	 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 147 148 160
;; live  gen 	 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 139 143 144 147 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 139 143 144 147 160

( 9 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u94(7){ }u95(13){ }u96(102){ }u97(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 147 148 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 148
;; lr  def 	 139
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 147 148 160
;; live  gen 	 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 139 143 144 147 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 139 143 144 147 160

( 11 10 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u102(7){ }u103(13){ }u104(102){ }u105(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 139 143 144 147 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 147 160
;; lr  def 	 100 [cc] 172 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 139 143 144 147 160
;; live  gen 	 100 [cc] 172 173
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 160

( 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u113(7){ }u114(13){ }u115(102){ }u116(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143 160
;; lr  def 	 127 149 150 151 156 175 177 178 179 181 182
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 160
;; live  gen 	 127 149 150 151 156 175 177 178 179 181 182
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 160

( 13 12 5 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u140(7){ }u141(13){ }u142(102){ }u143(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 160
;; lr  def 	 100 [cc] 152 153 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 160
;; live  gen 	 100 [cc] 152 153 185
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 152 153 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 152 153 160

( 14 )->[15]->( 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u154(7){ }u155(13){ }u156(102){ }u157(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 152 153 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 153
;; lr  def 	 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 152 153 160
;; live  gen 	 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 140 144 152 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 140 144 152 160

( 14 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u161(7){ }u162(13){ }u163(102){ }u164(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 152 153 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 153
;; lr  def 	 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 152 153 160
;; live  gen 	 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 140 144 152 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 140 144 152 160

( 16 15 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u169(7){ }u170(13){ }u171(102){ }u172(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 140 144 152 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 140 152 160
;; lr  def 	 100 [cc] 154 155 187 189
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 140 144 152 160
;; live  gen 	 100 [cc] 154 155 187 189
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 154 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 154 155

( 17 )->[18]->( 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u187(7){ }u188(13){ }u189(102){ }u190(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 155
;; lr  def 	 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 154 155
;; live  gen 	 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 154

( 17 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u194(7){ }u195(13){ }u196(102){ }u197(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 154 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 155
;; lr  def 	 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 154 155
;; live  gen 	 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 154

( 19 18 )->[20]->( 23 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u202(7){ }u203(13){ }u204(102){ }u205(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 154
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 154
;; live  gen 	 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158

( 2 )->[21]->( 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u209(7){ }u210(13){ }u211(102){ }u212(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158

( 3 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u213(7){ }u214(13){ }u215(102){ }u216(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158

( 20 22 21 )->[23]->( 1 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u217(7){ }u218(13){ }u219(102){ }u220(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 23 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u223(0){ }u224(7){ }u225(13){ }u226(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 20 to worklist
  Adding insn 41 to worklist
  Adding insn 26 to worklist
  Adding insn 243 to worklist
  Adding insn 61 to worklist
  Adding insn 55 to worklist
  Adding insn 245 to worklist
  Adding insn 90 to worklist
  Adding insn 84 to worklist
  Adding insn 78 to worklist
  Adding insn 247 to worklist
  Adding insn 112 to worklist
  Adding insn 107 to worklist
  Adding insn 137 to worklist
  Adding insn 121 to worklist
  Adding insn 151 to worklist
  Adding insn 145 to worklist
  Adding insn 249 to worklist
  Adding insn 180 to worklist
  Adding insn 174 to worklist
  Adding insn 168 to worklist
  Adding insn 251 to worklist
  Adding insn 253 to worklist
  Adding insn 197 to worklist
  Adding insn 255 to worklist
  Adding insn 206 to worklist
Finished finding needed instructions:
processing block 23 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 205 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
  Adding insn 5 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
  Adding insn 7 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
  Adding insn 6 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 154
  Adding insn 183 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 154
  Adding insn 191 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 154 155
  Adding insn 179 to worklist
  Adding insn 177 to worklist
  Adding insn 171 to worklist
  Adding insn 170 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 140 144 152 160
  Adding insn 154 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 140 144 152 160
  Adding insn 162 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 152 153 160
  Adding insn 150 to worklist
  Adding insn 148 to worklist
  Adding insn 259 to worklist
  Adding insn 258 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 160
  Adding insn 134 to worklist
  Adding insn 133 to worklist
  Adding insn 132 to worklist
  Adding insn 129 to worklist
  Adding insn 127 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
  Adding insn 261 to worklist
  Adding insn 260 to worklist
  Adding insn 118 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 160
  Adding insn 111 to worklist
  Adding insn 110 to worklist
  Adding insn 109 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 139 143 144 147 160
  Adding insn 93 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 139 143 144 147 160
  Adding insn 101 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 147 148 160
  Adding insn 89 to worklist
  Adding insn 87 to worklist
  Adding insn 81 to worklist
  Adding insn 80 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 138 143 144 145 160
  Adding insn 64 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 138 143 144 145 160
  Adding insn 72 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 143 144 145 146 160
  Adding insn 60 to worklist
  Adding insn 58 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 144 160
  Adding insn 43 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 142 143 144 160
  Adding insn 40 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 29 to worklist
  Adding insn 25 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
  Adding insn 16 to worklist
  Adding insn 3 to worklist
  Adding insn 242 to worklist
  Adding insn 241 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 24 n_edges 31 count 24 (    1)

Pass 0 for finding pseudo/allocno costs


  r193 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r192 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r189 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r187 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:29480 VFP_LO_REGS:29480 ALL_REGS:29480 MEM:16750
  r185 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r182 costs: LO_REGS:0 HI_REGS:228 CALLER_SAVE_REGS:228 EVEN_REG:228 GENERAL_REGS:228 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r181 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r179 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3306 VFP_LO_REGS:3306 ALL_REGS:3306 MEM:1710
  r178 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r177 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r175 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r173 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:10050 VFP_LO_REGS:10050 ALL_REGS:10050 MEM:6700
  r172 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10050 VFP_LO_REGS:10050 ALL_REGS:10050 MEM:6700
  r170 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:10050 VFP_LO_REGS:10050 ALL_REGS:10050 MEM:6700
  r168 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:14739 VFP_LO_REGS:14739 ALL_REGS:14739 MEM:8375
  r166 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:10050 VFP_LO_REGS:10050 ALL_REGS:10050 MEM:6700
  r164 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:14739 VFP_LO_REGS:14739 ALL_REGS:14739 MEM:8375
  r162 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:19430 VFP_LO_REGS:19430 ALL_REGS:19430 MEM:10050
  r160 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:69220 VFP_LO_REGS:69220 ALL_REGS:69220 MEM:40480
  r159 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:20050 VFP_LO_REGS:20050 ALL_REGS:20050 MEM:7700
  r158 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:28972 VFP_LO_REGS:28972 ALL_REGS:28972 MEM:14990
  r156 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8550 VFP_LO_REGS:8550 ALL_REGS:8550 MEM:5700
  r155 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r154 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r153 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r152 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:50250 VFP_LO_REGS:50250 ALL_REGS:50250 MEM:33500
  r151 costs: LO_REGS:0 HI_REGS:228 CALLER_SAVE_REGS:228 EVEN_REG:228 GENERAL_REGS:228 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r150 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r149 costs: LO_REGS:0 HI_REGS:228 CALLER_SAVE_REGS:228 EVEN_REG:228 GENERAL_REGS:228 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r148 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:10035 VFP_LO_REGS:10035 ALL_REGS:10035 MEM:6690
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10050 VFP_LO_REGS:10050 ALL_REGS:10050 MEM:6700
  r146 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:10035 VFP_LO_REGS:10035 ALL_REGS:10035 MEM:6690
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10050 VFP_LO_REGS:10050 ALL_REGS:10050 MEM:6700
  r144 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40170 VFP_LO_REGS:40170 ALL_REGS:40170 MEM:26780
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:21810 VFP_LO_REGS:21810 ALL_REGS:21810 MEM:14540
  r142 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25125 VFP_LO_REGS:25125 ALL_REGS:25125 MEM:16750
  r141 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r140 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r139 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:10035 VFP_LO_REGS:10035 ALL_REGS:10035 MEM:6690
  r138 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:10035 VFP_LO_REGS:10035 ALL_REGS:10035 MEM:6690
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5130 VFP_LO_REGS:5130 ALL_REGS:5130 MEM:3420
  r116 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:55273 VFP_LO_REGS:55273 ALL_REGS:55273 MEM:36850
  r113 costs: LO_REGS:0 HI_REGS:2680 CALLER_SAVE_REGS:2680 EVEN_REG:2680 GENERAL_REGS:2680 VFP_D0_D7_REGS:51960 VFP_LO_REGS:51960 ALL_REGS:51960 MEM:34640


Pass 1 for finding pseudo/allocno costs

    r193: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r192: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r190: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r189: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r188: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r187: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r182: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r180: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r179: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r178: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r177: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r193 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r192 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r189 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r187 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:30150 VFP_LO_REGS:30150 ALL_REGS:30150 MEM:20100
  r185 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r182 costs: LO_REGS:0 HI_REGS:228 CALLER_SAVE_REGS:228 EVEN_REG:228 GENERAL_REGS:228 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r181 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r179 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r178 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r177 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r175 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r173 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:10050 VFP_LO_REGS:10050 ALL_REGS:10050 MEM:6700
  r172 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10050 VFP_LO_REGS:10050 ALL_REGS:10050 MEM:6700
  r170 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:10050 VFP_LO_REGS:10050 ALL_REGS:10050 MEM:6700
  r168 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:15074 VFP_LO_REGS:15074 ALL_REGS:15074 MEM:10050
  r166 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:10050 VFP_LO_REGS:10050 ALL_REGS:10050 MEM:6700
  r164 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:15074 VFP_LO_REGS:15074 ALL_REGS:15074 MEM:10050
  r162 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r160 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:74220 VFP_LO_REGS:74220 ALL_REGS:74220 MEM:49480
  r159 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:25050 VFP_LO_REGS:25050 ALL_REGS:25050 MEM:16700
  r158 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44970 VFP_LO_REGS:44970 ALL_REGS:29970 MEM:29980
  r156 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8550 VFP_LO_REGS:8550 ALL_REGS:8550 MEM:5700
  r155 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r154 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r153 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r152 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:50250 VFP_LO_REGS:50250 ALL_REGS:50250 MEM:33500
  r151 costs: LO_REGS:0 HI_REGS:228 CALLER_SAVE_REGS:228 EVEN_REG:228 GENERAL_REGS:228 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r150 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r149 costs: LO_REGS:0 HI_REGS:228 CALLER_SAVE_REGS:228 EVEN_REG:228 GENERAL_REGS:228 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r148 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:10035 VFP_LO_REGS:10035 ALL_REGS:10035 MEM:6690
  r147 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10050 VFP_LO_REGS:10050 ALL_REGS:10050 MEM:6700
  r146 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:10035 VFP_LO_REGS:10035 ALL_REGS:10035 MEM:6690
  r145 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10050 VFP_LO_REGS:10050 ALL_REGS:10050 MEM:6700
  r144 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:40170 VFP_LO_REGS:40170 ALL_REGS:40170 MEM:26780
  r143 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:21810 VFP_LO_REGS:21810 ALL_REGS:21810 MEM:14540
  r142 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:25125 VFP_LO_REGS:25125 ALL_REGS:25125 MEM:16750
  r141 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r140 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r139 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:10035 VFP_LO_REGS:10035 ALL_REGS:10035 MEM:6690
  r138 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:10035 VFP_LO_REGS:10035 ALL_REGS:10035 MEM:6690
  r127 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5130 VFP_LO_REGS:5130 ALL_REGS:5130 MEM:3420
  r116 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:55273 VFP_LO_REGS:55273 ALL_REGS:55273 MEM:36850
  r113 costs: LO_REGS:0 HI_REGS:2680 CALLER_SAVE_REGS:2680 EVEN_REG:2680 GENERAL_REGS:2680 VFP_D0_D7_REGS:51960 VFP_LO_REGS:51960 ALL_REGS:51960 MEM:34640

;;   ======================================================
;;   -- basic block 2 from 241 to 17 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 241 r192=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 242 r193=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   3 r160=r193                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  16 r159=r192                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  17 {pc={(r192==0)?L211:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 10
;;   new tail = 17

;;   ======================================================
;;   -- basic block 3 from 20 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i  20 {pc={(r160==0)?L215:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 20
;;   new tail = 20

;;   ======================================================
;;   -- basic block 4 from 22 to 41 -- before reload
;;   ======================================================

;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  25 r113=[r160]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  35 r162=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  32 r143=r113&0x1f                          :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  26 [r159]=r113                             :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  29 r142=zxt(r113,0x1,0x10)                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  30 loc r142                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  33 loc r143                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  36 r144=r162<<r143                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  37 loc r144                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  40 cc=cmp(zxt(r113,0x1,0x19),0)            :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  41 pc={(cc!=0)?L46:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 22
;;   new tail = 41

;;   ======================================================
;;   -- basic block 5 from 43 to 243 -- before reload
;;   ======================================================

;;	  0--> b  0: i  43 r116=r142<<0x5                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 243 pc=L138                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 43
;;   new tail = 243

;;   ======================================================
;;   -- basic block 6 from 48 to 61 -- before reload
;;   ======================================================

;;	  0--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  51 r164=0x40010408                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  50 r116=r142<<0x5                          :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  52 r145=r142<<0x5+r164                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  53 loc r145                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  55 r146=[r116+r164]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  56 loc r146                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  58 r166=[r160+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  60 cc=cmp(zxt(r166,0x1,0),0)               :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  61 pc={(cc==0)?L68:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 48
;;   new tail = 61

;;   ======================================================
;;   -- basic block 7 from 63 to 245 -- before reload
;;   ======================================================

;;	  0--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  64 r138=r144|r146                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  65 loc r138                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 245 pc=L74                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 63
;;   new tail = 245

;;   ======================================================
;;   -- basic block 8 from 70 to 73 -- before reload
;;   ======================================================

;;	  0--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  72 r138=~r144&r146                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  73 loc r138                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 70
;;   new tail = 73

;;   ======================================================
;;   -- basic block 9 from 76 to 90 -- before reload
;;   ======================================================

;;	  0--> b  0: i  76 loc r138                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  78 [r145]=r138                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  80 r168=0x4001040c                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  87 r170=[r160+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  84 r148=[r116+r168]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  81 r147=r116+r168                          :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  82 loc r147                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  85 loc r148                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  86 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  89 cc=cmp(zxt(r170,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  90 pc={(cc==0)?L97:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 76
;;   new tail = 90

;;   ======================================================
;;   -- basic block 10 from 92 to 247 -- before reload
;;   ======================================================

;;	  0--> b  0: i  92 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  93 r139=r144|r148                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  94 loc r139                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 247 pc=L103                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 92
;;   new tail = 247

;;   ======================================================
;;   -- basic block 11 from 99 to 102 -- before reload
;;   ======================================================

;;	  0--> b  0: i  99 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 101 r139=~r144&r148                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 102 loc r139                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 99
;;   new tail = 102

;;   ======================================================
;;   -- basic block 12 from 105 to 112 -- before reload
;;   ======================================================

;;	  0--> b  0: i 105 loc r139                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 106 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 107 [r147]=r139                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 108 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 109 r173=[r160]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 110 r172=r173&0x6000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 111 cc=cmp(r172,0x6000000)                  :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 112 pc={(cc!=0)?L138:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 105
;;   new tail = 112

;;   ======================================================
;;   -- basic block 13 from 114 to 137 -- before reload
;;   ======================================================

;;	  0--> b  0: i 114 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 115 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 116 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 118 r175=r143&0x1c                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 260 r156=r175+0x40000000                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 261 r156=r156+0x10000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 124 r177=r113&0x3                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 125 r127=r177<<0x2                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 121 r149=[r156+0x8]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 122 loc r149                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 123 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 132 r182=[r160+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 133 r181=r182<<r127                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 126 r179=0x7                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i 127 r178=r179<<r127                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 129 r150=~r178&r149                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 130 loc r150                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 131 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 134 r151=r181|r150                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 135 loc r151                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 136 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 137 [r156+0x8]=r151                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 114
;;   new tail = 137

;;   ======================================================
;;   -- basic block 14 from 140 to 151 -- before reload
;;   ======================================================

;;	  0--> b  0: i 140 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 258 r152=r116+0x40000000                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 259 r152=r152+0x10400                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 143 loc r152                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 144 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 145 r153=[r152]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 146 loc r153                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 147 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 148 r185=[r160+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 150 cc=cmp(zxt(r185,0x1,0),0)               :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 151 pc={(cc==0)?L158:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 140
;;   new tail = 151

;;   ======================================================
;;   -- basic block 15 from 153 to 249 -- before reload
;;   ======================================================

;;	  0--> b  0: i 153 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 154 r140=r144|r153                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 155 loc r140                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 249 pc=L164                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 153
;;   new tail = 249

;;   ======================================================
;;   -- basic block 16 from 160 to 163 -- before reload
;;   ======================================================

;;	  0--> b  0: i 160 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 162 r140=~r144&r153                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 163 loc r140                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 160
;;   new tail = 163

;;   ======================================================
;;   -- basic block 17 from 166 to 180 -- before reload
;;   ======================================================

;;	  0--> b  0: i 166 loc r140                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 167 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 168 [r152]=r140                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 169 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 170 r187=0x40010404                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 177 r189=[r160+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 171 r154=r116+r187                          :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 172 loc r154                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 173 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 174 r155=[r116+r187]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 175 loc r155                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 176 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 179 cc=cmp(zxt(r189,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 180 pc={(cc==0)?L187:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 166
;;   new tail = 180

;;   ======================================================
;;   -- basic block 18 from 182 to 251 -- before reload
;;   ======================================================

;;	  0--> b  0: i 182 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 183 r141=r144|r155                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 184 loc r141                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 251 pc=L193                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 182
;;   new tail = 251

;;   ======================================================
;;   -- basic block 19 from 189 to 192 -- before reload
;;   ======================================================

;;	  0--> b  0: i 189 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 191 r141=~r144&r155                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 192 loc r141                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 189
;;   new tail = 192

;;   ======================================================
;;   -- basic block 20 from 195 to 253 -- before reload
;;   ======================================================

;;	  0--> b  0: i 195 loc r141                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 196 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 197 [r154]=r141                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 198 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   6 r158=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 253 pc=L199                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 195
;;   new tail = 253

;;   ======================================================
;;   -- basic block 21 from 5 to 255 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 r158=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 255 pc=L199                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 5
;;   new tail = 255

;;   ======================================================
;;   -- basic block 22 from 7 to 7 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r158=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 7
;;   new tail = 7

;;   ======================================================
;;   -- basic block 23 from 205 to 206 -- before reload
;;   ======================================================

;;	  0--> b  0: i 205 r0=r158                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 206 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 205
;;   new tail = 206


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_EXTI_SetConfigLine

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,23u} r13={1d,23u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={8d,6u} r102={1d,23u} r103={1d,22u} r113={1d,5u} r116={2d,6u,2e} r127={1d,2u,1e} r138={2d,4u} r139={2d,4u} r140={2d,4u} r141={2d,4u} r142={1d,4u} r143={1d,3u,1e} r144={1d,9u} r145={1d,2u} r146={1d,3u} r147={1d,2u} r148={1d,3u} r149={1d,2u} r150={1d,2u} r151={1d,2u} r152={2d,4u} r153={1d,3u} r154={1d,2u} r155={1d,3u} r156={2d,3u} r158={3d,1u} r159={1d,1u} r160={1d,8u} r162={1d,1u} r164={1d,2u} r166={1d,1u} r168={1d,2u} r170={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r181={1d,1u} r182={1d,1u} r185={1d,1u} r187={1d,2u} r189={1d,1u} r192={1d,2u} r193={1d,1u} 
;;    total ref usage 299{86d,209u,4e} in 153{153 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 8 4 2 NOTE_INSN_DELETED)
(note 4 2 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 4 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":146:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":147:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":148:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":149:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":150:3 -1
     (nil))
(debug_insn 15 14 241 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":153:3 -1
     (nil))
(insn 241 15 242 2 (set (reg:SI 192)
        (reg:SI 0 r0 [ hexti ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":145:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hexti ])
        (nil)))
(insn 242 241 3 2 (set (reg:SI 193)
        (reg:SI 1 r1 [ pExtiConfig ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":145:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pExtiConfig ])
        (nil)))
(insn 3 242 16 2 (set (reg/v/f:SI 160 [ pExtiConfig ])
        (reg:SI 193)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":145:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 193)
        (nil)))
(insn 16 3 17 2 (set (reg/v/f:SI 159 [ hexti ])
        (reg:SI 192)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":153:6 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 17 16 18 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 192)
                        (const_int 0 [0]))
                    (label_ref:SI 211)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":153:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 192)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 194239900 (nil))))
 -> 211)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 19 18 20 3 NOTE_INSN_DELETED)
(jump_insn 20 19 21 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v/f:SI 160 [ pExtiConfig ])
                        (const_int 0 [0]))
                    (label_ref:SI 215)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":153:23 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 215)
(note 21 20 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 28 21 39 4 NOTE_INSN_DELETED)
(note 39 28 22 4 NOTE_INSN_DELETED)
(debug_insn 22 39 23 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":159:3 -1
     (nil))
(debug_insn 23 22 24 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":160:3 -1
     (nil))
(debug_insn 24 23 25 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":163:3 -1
     (nil))
(insn 25 24 35 4 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 160 [ pExtiConfig ]) [1 pExtiConfig_35(D)->Line+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":163:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 25 32 4 (set (reg:SI 162)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":170:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 35 26 4 (set (reg/v:SI 143 [ linepos ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":168:11 90 {*arm_andsi3_insn}
     (nil))
(insn 26 32 27 4 (set (mem:SI (reg/v/f:SI 159 [ hexti ]) [1 hexti_34(D)->Line+0 S4 A32])
        (reg:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":163:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 159 [ hexti ])
        (nil)))
(debug_insn 27 26 29 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":166:3 -1
     (nil))
(insn 29 27 30 4 (set (reg/v:SI 142 [ offset ])
        (zero_extract:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":166:10 161 {extzv_t2}
     (nil))
(debug_insn 30 29 31 4 (var_location:SI offset (reg/v:SI 142 [ offset ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":166:10 -1
     (nil))
(debug_insn 31 30 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":168:3 -1
     (nil))
(debug_insn 33 31 34 4 (var_location:SI linepos (reg/v:SI 143 [ linepos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":168:11 -1
     (nil))
(debug_insn 34 33 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":170:3 -1
     (nil))
(insn 36 34 37 4 (set (reg/v:SI 144 [ maskline ])
        (ashift:SI (reg:SI 162)
            (reg/v:SI 143 [ linepos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":170:12 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg/v:SI 143 [ linepos ]))
            (nil))))
(debug_insn 37 36 38 4 (var_location:SI maskline (reg/v:SI 144 [ maskline ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":170:12 -1
     (nil))
(debug_insn 38 37 40 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":173:3 -1
     (nil))
(insn 40 38 41 4 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 25 [0x19]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":173:6 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 41 40 42 4 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":173:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 46)
(note 42 41 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 243 5 (set (reg:SI 116 [ _4 ])
        (ashift:SI (reg/v:SI 142 [ offset ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":178:29 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 142 [ offset ])
        (nil)))
(jump_insn 243 43 244 5 (set (pc)
        (label_ref 138)) 284 {*arm_jump}
     (nil)
 -> 138)
(barrier 244 243 46)
(code_label 46 244 47 6 3 (nil) [1 uses])
(note 47 46 59 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 59 47 48 6 NOTE_INSN_DELETED)
(debug_insn 48 59 49 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":175:5 -1
     (nil))
(debug_insn 49 48 51 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":178:5 -1
     (nil))
(insn 51 49 50 6 (set (reg:SI 164)
        (const_int 1073808392 [0x40010408])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":178:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 51 52 6 (set (reg:SI 116 [ _4 ])
        (ashift:SI (reg/v:SI 142 [ offset ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":178:29 147 {*arm_shiftsi3}
     (nil))
(insn 52 50 53 6 (set (reg/v/f:SI 145 [ regaddr ])
        (plus:SI (ashift:SI (reg/v:SI 142 [ offset ])
                (const_int 5 [0x5]))
            (reg:SI 164))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":178:13 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg/v:SI 142 [ offset ])
        (nil)))
(debug_insn 53 52 54 6 (var_location:SI regaddr (reg/v/f:SI 145 [ regaddr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":178:13 -1
     (nil))
(debug_insn 54 53 55 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":179:5 -1
     (nil))
(insn 55 54 56 6 (set (reg/v:SI 146 [ regval ])
        (mem/v:SI (plus:SI (reg:SI 116 [ _4 ])
                (reg:SI 164)) [1 *regaddr_41+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":179:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(debug_insn 56 55 57 6 (var_location:SI regval (reg/v:SI 146 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":179:12 -1
     (nil))
(debug_insn 57 56 58 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":182:5 -1
     (nil))
(insn 58 57 60 6 (set (reg:SI 166 [ pExtiConfig_35(D)->Trigger ])
        (mem:SI (plus:SI (reg/v/f:SI 160 [ pExtiConfig ])
                (const_int 8 [0x8])) [1 pExtiConfig_35(D)->Trigger+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":182:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 58 61 6 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 166 [ pExtiConfig_35(D)->Trigger ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":182:8 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 166 [ pExtiConfig_35(D)->Trigger ])
        (nil)))
(jump_insn 61 60 62 6 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":182:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 68)
(note 62 61 63 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":184:7 -1
     (nil))
(insn 64 63 65 7 (set (reg/v:SI 138 [ regval ])
        (ior:SI (reg/v:SI 144 [ maskline ])
            (reg/v:SI 146 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":184:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 146 [ regval ])
        (nil)))
(debug_insn 65 64 245 7 (var_location:SI regval (reg/v:SI 138 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":184:14 -1
     (nil))
(jump_insn 245 65 246 7 (set (pc)
        (label_ref 74)) 284 {*arm_jump}
     (nil)
 -> 74)
(barrier 246 245 68)
(code_label 68 246 69 8 5 (nil) [1 uses])
(note 69 68 71 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 71 69 70 8 NOTE_INSN_DELETED)
(debug_insn 70 71 72 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":188:7 -1
     (nil))
(insn 72 70 73 8 (set (reg/v:SI 138 [ regval ])
        (and:SI (not:SI (reg/v:SI 144 [ maskline ]))
            (reg/v:SI 146 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":188:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 146 [ regval ])
        (nil)))
(debug_insn 73 72 74 8 (var_location:SI regval (reg/v:SI 138 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":188:14 -1
     (nil))
(code_label 74 73 75 9 6 (nil) [1 uses])
(note 75 74 88 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 88 75 76 9 NOTE_INSN_DELETED)
(debug_insn 76 88 77 9 (var_location:SI regval (reg/v:SI 138 [ regval ])) -1
     (nil))
(debug_insn 77 76 78 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":192:5 -1
     (nil))
(insn 78 77 79 9 (set (mem/v:SI (reg/v/f:SI 145 [ regaddr ]) [1 *regaddr_41+0 S4 A64])
        (reg/v:SI 138 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":192:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 145 [ regaddr ])
        (expr_list:REG_DEAD (reg/v:SI 138 [ regval ])
            (nil))))
(debug_insn 79 78 80 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":195:5 -1
     (nil))
(insn 80 79 87 9 (set (reg:SI 168)
        (const_int 1073808396 [0x4001040c])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":195:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 80 84 9 (set (reg:SI 170 [ pExtiConfig_35(D)->Trigger ])
        (mem:SI (plus:SI (reg/v/f:SI 160 [ pExtiConfig ])
                (const_int 8 [0x8])) [1 pExtiConfig_35(D)->Trigger+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":199:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 87 81 9 (set (reg/v:SI 148 [ regval ])
        (mem/v:SI (plus:SI (reg:SI 116 [ _4 ])
                (reg:SI 168)) [1 *regaddr_46+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":196:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(insn 81 84 82 9 (set (reg/v/f:SI 147 [ regaddr ])
        (plus:SI (reg:SI 116 [ _4 ])
            (reg:SI 168))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":195:13 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 116 [ _4 ])
            (const_int 1073808396 [0x4001040c]))
        (nil)))
(debug_insn 82 81 83 9 (var_location:SI regaddr (reg/v/f:SI 147 [ regaddr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":195:13 -1
     (nil))
(debug_insn 83 82 85 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":196:5 -1
     (nil))
(debug_insn 85 83 86 9 (var_location:SI regval (reg/v:SI 148 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":196:12 -1
     (nil))
(debug_insn 86 85 89 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":199:5 -1
     (nil))
(insn 89 86 90 9 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 170 [ pExtiConfig_35(D)->Trigger ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":199:8 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 170 [ pExtiConfig_35(D)->Trigger ])
        (nil)))
(jump_insn 90 89 91 9 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 97)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":199:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 97)
(note 91 90 92 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 92 91 93 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":201:7 -1
     (nil))
(insn 93 92 94 10 (set (reg/v:SI 139 [ regval ])
        (ior:SI (reg/v:SI 144 [ maskline ])
            (reg/v:SI 148 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":201:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 148 [ regval ])
        (nil)))
(debug_insn 94 93 247 10 (var_location:SI regval (reg/v:SI 139 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":201:14 -1
     (nil))
(jump_insn 247 94 248 10 (set (pc)
        (label_ref 103)) 284 {*arm_jump}
     (nil)
 -> 103)
(barrier 248 247 97)
(code_label 97 248 98 11 7 (nil) [1 uses])
(note 98 97 100 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 100 98 99 11 NOTE_INSN_DELETED)
(debug_insn 99 100 101 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":205:7 -1
     (nil))
(insn 101 99 102 11 (set (reg/v:SI 139 [ regval ])
        (and:SI (not:SI (reg/v:SI 144 [ maskline ]))
            (reg/v:SI 148 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":205:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 148 [ regval ])
        (nil)))
(debug_insn 102 101 103 11 (var_location:SI regval (reg/v:SI 139 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":205:14 -1
     (nil))
(code_label 103 102 104 12 8 (nil) [1 uses])
(note 104 103 105 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 12 (var_location:SI regval (reg/v:SI 139 [ regval ])) -1
     (nil))
(debug_insn 106 105 107 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":209:5 -1
     (nil))
(insn 107 106 108 12 (set (mem/v:SI (reg/v/f:SI 147 [ regaddr ]) [1 *regaddr_46+0 S4 A32])
        (reg/v:SI 139 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":209:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 147 [ regaddr ])
        (expr_list:REG_DEAD (reg/v:SI 139 [ regval ])
            (nil))))
(debug_insn 108 107 109 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":212:5 -1
     (nil))
(insn 109 108 110 12 (set (reg:SI 173 [ pExtiConfig_35(D)->Line ])
        (mem:SI (reg/v/f:SI 160 [ pExtiConfig ]) [1 pExtiConfig_35(D)->Line+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":212:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 109 111 12 (set (reg:SI 172)
        (and:SI (reg:SI 173 [ pExtiConfig_35(D)->Line ])
            (const_int 100663296 [0x6000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":212:28 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 173 [ pExtiConfig_35(D)->Line ])
        (nil)))
(insn 111 110 112 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 172)
            (const_int 100663296 [0x6000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":212:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 172)
        (nil)))
(jump_insn 112 111 113 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 138)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":212:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 138)
(note 113 112 117 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 117 113 119 13 NOTE_INSN_DELETED)
(note 119 117 128 13 NOTE_INSN_DELETED)
(note 128 119 114 13 NOTE_INSN_DELETED)
(debug_insn 114 128 115 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":214:7 -1
     (nil))
(debug_insn 115 114 116 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":215:7 -1
     (nil))
(debug_insn 116 115 118 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":217:7 -1
     (nil))
(insn 118 116 260 13 (set (reg:SI 175)
        (and:SI (reg/v:SI 143 [ linepos ])
            (const_int 28 [0x1c]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 143 [ linepos ])
        (nil)))
(insn 260 118 261 13 (set (reg/f:SI 156 [ _72 ])
        (plus:SI (reg:SI 175)
            (const_int 1073741824 [0x40000000]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 175)
        (nil)))
(insn 261 260 124 13 (set (reg/f:SI 156 [ _72 ])
        (plus:SI (reg/f:SI 156 [ _72 ])
            (const_int 65536 [0x10000]))) 7 {*arm_addsi3}
     (nil))
(insn 124 261 125 13 (set (reg:SI 177)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":218:80 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 125 124 121 13 (set (reg:SI 127 [ _15 ])
        (ashift:SI (reg:SI 177)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":218:69 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(insn 121 125 122 13 (set (reg/v:SI 149 [ regval ])
        (mem/v:SI (plus:SI (reg/f:SI 156 [ _72 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_72 + 8B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":217:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 122 121 123 13 (var_location:SI regval (reg/v:SI 149 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":217:14 -1
     (nil))
(debug_insn 123 122 132 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":218:7 -1
     (nil))
(insn 132 123 133 13 (set (reg:SI 182 [ pExtiConfig_35(D)->GPIOSel ])
        (mem:SI (plus:SI (reg/v/f:SI 160 [ pExtiConfig ])
                (const_int 12 [0xc])) [1 pExtiConfig_35(D)->GPIOSel+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":219:39 728 {*thumb2_movsi_vfp}
     (nil))
(insn 133 132 126 13 (set (reg:SI 181)
        (ashift:SI (reg:SI 182 [ pExtiConfig_35(D)->GPIOSel ])
            (reg:SI 127 [ _15 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":219:39 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 182 [ pExtiConfig_35(D)->GPIOSel ])
        (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
            (nil))))
(insn 126 133 127 13 (set (reg:SI 179)
        (const_int 7 [0x7])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":218:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 127 126 129 13 (set (reg:SI 178)
        (ashift:SI (reg:SI 179)
            (reg:SI 127 [ _15 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":218:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 179)
        (expr_list:REG_EQUAL (ashift:SI (const_int 7 [0x7])
                (reg:SI 127 [ _15 ]))
            (nil))))
(insn 129 127 130 13 (set (reg/v:SI 150 [ regval ])
        (and:SI (not:SI (reg:SI 178))
            (reg/v:SI 149 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":218:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_DEAD (reg/v:SI 149 [ regval ])
            (nil))))
(debug_insn 130 129 131 13 (var_location:SI regval (reg/v:SI 150 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":218:14 -1
     (nil))
(debug_insn 131 130 134 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":219:7 -1
     (nil))
(insn 134 131 135 13 (set (reg/v:SI 151 [ regval ])
        (ior:SI (reg:SI 181)
            (reg/v:SI 150 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":219:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_DEAD (reg/v:SI 150 [ regval ])
            (nil))))
(debug_insn 135 134 136 13 (var_location:SI regval (reg/v:SI 151 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":219:14 -1
     (nil))
(debug_insn 136 135 137 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":220:7 -1
     (nil))
(insn 137 136 138 13 (set (mem/v:SI (plus:SI (reg/f:SI 156 [ _72 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_72 + 8B]+0 S4 A32])
        (reg/v:SI 151 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":220:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 156 [ _72 ])
        (expr_list:REG_DEAD (reg/v:SI 151 [ regval ])
            (nil))))
(code_label 138 137 139 14 4 (nil) [2 uses])
(note 139 138 141 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 141 139 149 14 NOTE_INSN_DELETED)
(note 149 141 140 14 NOTE_INSN_DELETED)
(debug_insn 140 149 258 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":225:3 -1
     (nil))
(insn 258 140 259 14 (set (reg/v/f:SI 152 [ regaddr ])
        (plus:SI (reg:SI 116 [ _4 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":225:11 7 {*arm_addsi3}
     (nil))
(insn 259 258 143 14 (set (reg/v/f:SI 152 [ regaddr ])
        (plus:SI (reg/v/f:SI 152 [ regaddr ])
            (const_int 66560 [0x10400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":225:11 7 {*arm_addsi3}
     (nil))
(debug_insn 143 259 144 14 (var_location:SI regaddr (reg/v/f:SI 152 [ regaddr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":225:11 -1
     (nil))
(debug_insn 144 143 145 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":226:3 -1
     (nil))
(insn 145 144 146 14 (set (reg/v:SI 153 [ regval ])
        (mem/v:SI (reg/v/f:SI 152 [ regaddr ]) [1 *regaddr_55+0 S4 A256])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":226:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 146 145 147 14 (var_location:SI regval (reg/v:SI 153 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":226:10 -1
     (nil))
(debug_insn 147 146 148 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":229:3 -1
     (nil))
(insn 148 147 150 14 (set (reg:SI 185 [ pExtiConfig_35(D)->Mode ])
        (mem:SI (plus:SI (reg/v/f:SI 160 [ pExtiConfig ])
                (const_int 4 [0x4])) [1 pExtiConfig_35(D)->Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":229:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 150 148 151 14 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 185 [ pExtiConfig_35(D)->Mode ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":229:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 185 [ pExtiConfig_35(D)->Mode ])
        (nil)))
(jump_insn 151 150 152 14 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 158)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":229:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 158)
(note 152 151 153 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 153 152 154 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":231:5 -1
     (nil))
(insn 154 153 155 15 (set (reg/v:SI 140 [ regval ])
        (ior:SI (reg/v:SI 144 [ maskline ])
            (reg/v:SI 153 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":231:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 153 [ regval ])
        (nil)))
(debug_insn 155 154 249 15 (var_location:SI regval (reg/v:SI 140 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":231:12 -1
     (nil))
(jump_insn 249 155 250 15 (set (pc)
        (label_ref 164)) 284 {*arm_jump}
     (nil)
 -> 164)
(barrier 250 249 158)
(code_label 158 250 159 16 9 (nil) [1 uses])
(note 159 158 161 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 161 159 160 16 NOTE_INSN_DELETED)
(debug_insn 160 161 162 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":235:5 -1
     (nil))
(insn 162 160 163 16 (set (reg/v:SI 140 [ regval ])
        (and:SI (not:SI (reg/v:SI 144 [ maskline ]))
            (reg/v:SI 153 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":235:12 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 153 [ regval ])
        (nil)))
(debug_insn 163 162 164 16 (var_location:SI regval (reg/v:SI 140 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":235:12 -1
     (nil))
(code_label 164 163 165 17 10 (nil) [1 uses])
(note 165 164 178 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 178 165 166 17 NOTE_INSN_DELETED)
(debug_insn 166 178 167 17 (var_location:SI regval (reg/v:SI 140 [ regval ])) -1
     (nil))
(debug_insn 167 166 168 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":239:3 -1
     (nil))
(insn 168 167 169 17 (set (mem/v:SI (reg/v/f:SI 152 [ regaddr ]) [1 *regaddr_55+0 S4 A256])
        (reg/v:SI 140 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":239:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 152 [ regaddr ])
        (expr_list:REG_DEAD (reg/v:SI 140 [ regval ])
            (nil))))
(debug_insn 169 168 170 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":242:3 -1
     (nil))
(insn 170 169 177 17 (set (reg:SI 187)
        (const_int 1073808388 [0x40010404])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":242:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 177 170 171 17 (set (reg:SI 189 [ pExtiConfig_35(D)->Mode ])
        (mem:SI (plus:SI (reg/v/f:SI 160 [ pExtiConfig ])
                (const_int 4 [0x4])) [1 pExtiConfig_35(D)->Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":246:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 160 [ pExtiConfig ])
        (nil)))
(insn 171 177 172 17 (set (reg/v/f:SI 154 [ regaddr ])
        (plus:SI (reg:SI 116 [ _4 ])
            (reg:SI 187))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":242:11 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (plus:SI (reg:SI 116 [ _4 ])
            (const_int 1073808388 [0x40010404]))
        (nil)))
(debug_insn 172 171 173 17 (var_location:SI regaddr (reg/v/f:SI 154 [ regaddr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":242:11 -1
     (nil))
(debug_insn 173 172 174 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":243:3 -1
     (nil))
(insn 174 173 175 17 (set (reg/v:SI 155 [ regval ])
        (mem/v:SI (plus:SI (reg:SI 116 [ _4 ])
                (reg:SI 187)) [1 *regaddr_60+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":243:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(debug_insn 175 174 176 17 (var_location:SI regval (reg/v:SI 155 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":243:10 -1
     (nil))
(debug_insn 176 175 179 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":246:3 -1
     (nil))
(insn 179 176 180 17 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 189 [ pExtiConfig_35(D)->Mode ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":246:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 189 [ pExtiConfig_35(D)->Mode ])
        (nil)))
(jump_insn 180 179 181 17 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 187)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":246:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 187)
(note 181 180 182 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 182 181 183 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":248:5 -1
     (nil))
(insn 183 182 184 18 (set (reg/v:SI 141 [ regval ])
        (ior:SI (reg/v:SI 144 [ maskline ])
            (reg/v:SI 155 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":248:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 155 [ regval ])
        (expr_list:REG_DEAD (reg/v:SI 144 [ maskline ])
            (nil))))
(debug_insn 184 183 251 18 (var_location:SI regval (reg/v:SI 141 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":248:12 -1
     (nil))
(jump_insn 251 184 252 18 (set (pc)
        (label_ref 193)) 284 {*arm_jump}
     (nil)
 -> 193)
(barrier 252 251 187)
(code_label 187 252 188 19 11 (nil) [1 uses])
(note 188 187 190 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 190 188 189 19 NOTE_INSN_DELETED)
(debug_insn 189 190 191 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":252:5 -1
     (nil))
(insn 191 189 192 19 (set (reg/v:SI 141 [ regval ])
        (and:SI (not:SI (reg/v:SI 144 [ maskline ]))
            (reg/v:SI 155 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":252:12 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 155 [ regval ])
        (expr_list:REG_DEAD (reg/v:SI 144 [ maskline ])
            (nil))))
(debug_insn 192 191 193 19 (var_location:SI regval (reg/v:SI 141 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":252:12 -1
     (nil))
(code_label 193 192 194 20 12 (nil) [1 uses])
(note 194 193 195 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 195 194 196 20 (var_location:SI regval (reg/v:SI 141 [ regval ])) -1
     (nil))
(debug_insn 196 195 197 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":256:3 -1
     (nil))
(insn 197 196 198 20 (set (mem/v:SI (reg/v/f:SI 154 [ regaddr ]) [1 *regaddr_60+0 S4 A32])
        (reg/v:SI 141 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":256:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 154 [ regaddr ])
        (expr_list:REG_DEAD (reg/v:SI 141 [ regval ])
            (nil))))
(debug_insn 198 197 6 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":258:3 -1
     (nil))
(insn 6 198 253 20 (set (reg:SI 158 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":258:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 253 6 254 20 (set (pc)
        (label_ref 199)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":258:10 284 {*arm_jump}
     (nil)
 -> 199)
(barrier 254 253 211)
(code_label 211 254 210 21 13 (nil) [1 uses])
(note 210 211 5 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 5 210 255 21 (set (reg:SI 158 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":155:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 255 5 256 21 (set (pc)
        (label_ref 199)) 284 {*arm_jump}
     (nil)
 -> 199)
(barrier 256 255 215)
(code_label 215 256 214 22 14 (nil) [1 uses])
(note 214 215 7 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 7 214 199 22 (set (reg:SI 158 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":155:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 199 7 200 23 2 (nil) [2 uses])
(note 200 199 205 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 205 200 206 23 (set (reg/i:SI 0 r0)
        (reg:SI 158 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":259:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158 [ <retval> ])
        (nil)))
(insn 206 205 264 23 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":259:1 -1
     (nil))
(note 264 206 0 NOTE_INSN_DELETED)

;; Function HAL_EXTI_GetConfigLine (HAL_EXTI_GetConfigLine, funcdef_no=330, decl_uid=8762, cgraph_uid=334, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 18 n_edges 24 count 18 (    1)


HAL_EXTI_GetConfigLine

Dataflow summary:
def_info->table_size = 75, use_info->table_size = 156
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,17u} r13={1d,17u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={8d,6u} r102={1d,17u} r103={1d,16u} r113={1d,7u} r115={1d,7u} r123={1d,1u} r128={1d,3u,1e} r129={1d,5u} r130={2d,3u} r131={1d,2u} r135={1d,2u} r137={1d,2u} r139={1d,2u} r140={1d,2u} r141={2d,1u} r142={4d,1u} r143={1d,1u} r144={1d,9u} r145={1d,1u} r147={1d,1u} r151={1d,2u} r152={1d,2u} r154={1d,1u} r155={1d,2u} r158={1d,2u} r160={1d,1u} r161={1d,2u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r172={1d,2u} r173={1d,1u} 
;;    total ref usage 220{71d,148u,1e} in 112{112 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d32(102){ }d33(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 15 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 143 144 172 173
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143 144 172 173
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144

( 2 )->[3]->( 16 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144
;; lr  def 	 100 [cc] 113 115 128 129 130 131 135 145 147 151 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144
;; live  gen 	 100 [cc] 113 115 128 129 130 131 135 145 147 151 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144 151
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144 151

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u52(7){ }u53(13){ }u54(102){ }u55(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144 151
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 151
;; lr  def 	 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144 151
;; live  gen 	 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144

( 5 4 )->[6]->( 8 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u59(7){ }u60(13){ }u61(102){ }u62(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 144
;; lr  def 	 100 [cc] 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; live  gen 	 100 [cc] 155
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144

( 6 13 )->[7]->( 17 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u70(7){ }u71(13){ }u72(102){ }u73(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142

( 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u74(7){ }u75(13){ }u76(102){ }u77(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 129
;; lr  def 	 100 [cc] 137 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; live  gen 	 100 [cc] 137 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144

( 8 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u87(7){ }u88(13){ }u89(102){ }u90(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 141 160
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; live  gen 	 141 160
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 141 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 141 144

( 8 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u93(7){ }u94(13){ }u95(102){ }u96(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
;; live  gen 	 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 141 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 141 144

( 10 9 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u97(7){ }u98(13){ }u99(102){ }u100(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 141 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 129
;; lr  def 	 100 [cc] 139 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 141 144
;; live  gen 	 100 [cc] 139 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 141 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 141 144

( 11 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u110(7){ }u111(13){ }u112(102){ }u113(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 141 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 144
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 141 144
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 144

( 12 11 )->[13]->( 14 7 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u116(7){ }u117(13){ }u118(102){ }u119(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 144
;; live  gen 	 100 [cc] 163
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 144

( 13 )->[14]->( 17 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u123(7){ }u124(13){ }u125(102){ }u126(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 144
;; lr  def 	 123 140 142 164 165 166 167 168
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 144
;; live  gen 	 123 140 142 164 165 166 167 168
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142

( 2 )->[15]->( 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u138(7){ }u139(13){ }u140(102){ }u141(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142

( 3 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u142(7){ }u143(13){ }u144(102){ }u145(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142

( 14 16 7 15 )->[17]->( 1 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u146(7){ }u147(13){ }u148(102){ }u149(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 17 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u152(0){ }u153(7){ }u154(13){ }u155(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 23 to worklist
  Adding insn 64 to worklist
  Adding insn 59 to worklist
  Adding insn 53 to worklist
  Adding insn 46 to worklist
  Adding insn 28 to worklist
  Adding insn 68 to worklist
  Adding insn 80 to worklist
  Adding insn 76 to worklist
  Adding insn 73 to worklist
  Adding insn 186 to worklist
  Adding insn 96 to worklist
  Adding insn 91 to worklist
  Adding insn 188 to worklist
  Adding insn 100 to worklist
  Adding insn 113 to worklist
  Adding insn 108 to worklist
  Adding insn 116 to worklist
  Adding insn 123 to worklist
  Adding insn 190 to worklist
  Adding insn 136 to worklist
  Adding insn 130 to worklist
  Adding insn 192 to worklist
  Adding insn 144 to worklist
Finished finding needed instructions:
processing block 17 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 143 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
  Adding insn 9 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
  Adding insn 10 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
  Adding insn 8 to worklist
  Adding insn 135 to worklist
  Adding insn 134 to worklist
  Adding insn 133 to worklist
  Adding insn 129 to worklist
  Adding insn 128 to worklist
  Adding insn 127 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
  Adding insn 7 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 144
  Adding insn 122 to worklist
  Adding insn 121 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 144
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 128 141 144
  Adding insn 112 to worklist
  Adding insn 104 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 141 144
  Adding insn 5 to worklist
  Adding insn 99 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 141 144
  Adding insn 6 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
  Adding insn 95 to worklist
  Adding insn 87 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
  Adding insn 79 to worklist
  Adding insn 72 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144
  Adding insn 67 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 128 129 144 151
  Adding insn 63 to worklist
  Adding insn 55 to worklist
  Adding insn 199 to worklist
  Adding insn 50 to worklist
  Adding insn 198 to worklist
  Adding insn 197 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 27 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 144
  Adding insn 19 to worklist
  Adding insn 3 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 18 n_edges 24 count 18 (    1)

Pass 0 for finding pseudo/allocno costs


  r173 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r172 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r168 costs: LO_REGS:0 HI_REGS:228 CALLER_SAVE_REGS:228 EVEN_REG:228 GENERAL_REGS:228 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r167 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r166 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r165 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r164 costs: LO_REGS:0 HI_REGS:228 CALLER_SAVE_REGS:228 EVEN_REG:228 GENERAL_REGS:228 VFP_D0_D7_REGS:3306 VFP_LO_REGS:3306 ALL_REGS:3306 MEM:1710
  r163 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10050 VFP_LO_REGS:10050 ALL_REGS:10050 MEM:6700
  r161 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:9714 VFP_LO_REGS:9714 ALL_REGS:9714 MEM:5025
  r160 costs: LO_REGS:0 HI_REGS:334 CALLER_SAVE_REGS:334 EVEN_REG:334 GENERAL_REGS:334 VFP_D0_D7_REGS:4843 VFP_LO_REGS:4843 ALL_REGS:4843 MEM:2505
  r158 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:9714 VFP_LO_REGS:9714 ALL_REGS:9714 MEM:5025
  r155 costs: LO_REGS:0 HI_REGS:2680 CALLER_SAVE_REGS:2680 EVEN_REG:2680 GENERAL_REGS:2680 VFP_D0_D7_REGS:29480 VFP_LO_REGS:29480 ALL_REGS:29480 MEM:16750
  r154 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:10050 VFP_LO_REGS:10050 ALL_REGS:10050 MEM:6700
  r152 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:19430 VFP_LO_REGS:19430 ALL_REGS:19430 MEM:10050
  r151 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:25125 VFP_LO_REGS:25125 ALL_REGS:25125 MEM:16750
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:19430 VFP_LO_REGS:19430 ALL_REGS:19430 MEM:10050
  r144 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:74230 VFP_LO_REGS:74230 ALL_REGS:74230 MEM:43820
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:20050 VFP_LO_REGS:20050 ALL_REGS:20050 MEM:7700
  r142 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:28972 VFP_LO_REGS:28972 ALL_REGS:28972 MEM:14990
  r141 costs: LO_REGS:0 HI_REGS:334 CALLER_SAVE_REGS:334 EVEN_REG:334 GENERAL_REGS:334 VFP_D0_D7_REGS:7181 VFP_LO_REGS:7181 ALL_REGS:7181 MEM:3340
  r140 costs: LO_REGS:0 HI_REGS:228 CALLER_SAVE_REGS:228 EVEN_REG:228 GENERAL_REGS:228 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r139 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:10050 VFP_LO_REGS:10050 ALL_REGS:10050 MEM:6700
  r137 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:10050 VFP_LO_REGS:10050 ALL_REGS:10050 MEM:6700
  r135 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r131 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r130 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40200 VFP_LO_REGS:40200 ALL_REGS:40200 MEM:26800
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40200 VFP_LO_REGS:40200 ALL_REGS:40200 MEM:26800
  r128 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:21810 VFP_LO_REGS:21810 ALL_REGS:21810 MEM:14540
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r115 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40198 VFP_LO_REGS:40198 ALL_REGS:40198 MEM:26800
  r113 costs: LO_REGS:0 HI_REGS:2680 CALLER_SAVE_REGS:2680 EVEN_REG:2680 GENERAL_REGS:2680 VFP_D0_D7_REGS:56985 VFP_LO_REGS:56985 ALL_REGS:56985 MEM:37990


Pass 1 for finding pseudo/allocno costs

    r175: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r168: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r173 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r172 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r168 costs: LO_REGS:0 HI_REGS:228 CALLER_SAVE_REGS:228 EVEN_REG:228 GENERAL_REGS:228 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r167 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r166 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r165 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r164 costs: LO_REGS:0 HI_REGS:228 CALLER_SAVE_REGS:228 EVEN_REG:228 GENERAL_REGS:228 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r163 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10050 VFP_LO_REGS:10050 ALL_REGS:10050 MEM:6700
  r161 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:10049 VFP_LO_REGS:10049 ALL_REGS:10049 MEM:6700
  r160 costs: LO_REGS:0 HI_REGS:334 CALLER_SAVE_REGS:334 EVEN_REG:334 GENERAL_REGS:334 VFP_D0_D7_REGS:5010 VFP_LO_REGS:5010 ALL_REGS:5010 MEM:3340
  r158 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:10049 VFP_LO_REGS:10049 ALL_REGS:10049 MEM:6700
  r155 costs: LO_REGS:0 HI_REGS:2680 CALLER_SAVE_REGS:2680 EVEN_REG:2680 GENERAL_REGS:2680 VFP_D0_D7_REGS:30150 VFP_LO_REGS:30150 ALL_REGS:30150 MEM:20100
  r154 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:10050 VFP_LO_REGS:10050 ALL_REGS:10050 MEM:6700
  r152 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r151 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:25125 VFP_LO_REGS:25125 ALL_REGS:25125 MEM:16750
  r147 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r145 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r144 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:79230 VFP_LO_REGS:79230 ALL_REGS:79230 MEM:52820
  r143 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:25050 VFP_LO_REGS:25050 ALL_REGS:25050 MEM:16700
  r142 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44970 VFP_LO_REGS:44970 ALL_REGS:29970 MEM:29980
  r141 costs: LO_REGS:0 HI_REGS:334 CALLER_SAVE_REGS:334 EVEN_REG:334 GENERAL_REGS:334 VFP_D0_D7_REGS:7515 VFP_LO_REGS:7515 ALL_REGS:7515 MEM:5010
  r140 costs: LO_REGS:0 HI_REGS:228 CALLER_SAVE_REGS:228 EVEN_REG:228 GENERAL_REGS:228 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r139 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:10050 VFP_LO_REGS:10050 ALL_REGS:10050 MEM:6700
  r137 costs: LO_REGS:0 HI_REGS:670 CALLER_SAVE_REGS:670 EVEN_REG:670 GENERAL_REGS:670 VFP_D0_D7_REGS:10050 VFP_LO_REGS:10050 ALL_REGS:10050 MEM:6700
  r135 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r131 costs: LO_REGS:0 HI_REGS:1340 CALLER_SAVE_REGS:1340 EVEN_REG:1340 GENERAL_REGS:1340 VFP_D0_D7_REGS:20100 VFP_LO_REGS:20100 ALL_REGS:20100 MEM:13400
  r130 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:40200 VFP_LO_REGS:40200 ALL_REGS:40200 MEM:26800
  r129 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:40200 VFP_LO_REGS:40200 ALL_REGS:40200 MEM:26800
  r128 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:21810 VFP_LO_REGS:21810 ALL_REGS:21810 MEM:14540
  r123 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3420 VFP_LO_REGS:3420 ALL_REGS:3420 MEM:2280
  r115 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:40198 VFP_LO_REGS:40198 ALL_REGS:40198 MEM:26800
  r113 costs: LO_REGS:0 HI_REGS:2680 CALLER_SAVE_REGS:2680 EVEN_REG:2680 GENERAL_REGS:2680 VFP_D0_D7_REGS:56985 VFP_LO_REGS:56985 ALL_REGS:56985 MEM:37990

;;   ======================================================
;;   -- basic block 2 from 176 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 176 r172=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 177 r173=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   3 r144=r173                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  19 r143=r172                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  20 {pc={(r172==0)?L149:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 13
;;   new tail = 20

;;   ======================================================
;;   -- basic block 3 from 23 to 23 -- before reload
;;   ======================================================

;;	  0--> b  0: i  23 {pc={(r144==0)?L153:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 23
;;   new tail = 23

;;   ======================================================
;;   -- basic block 4 from 25 to 64 -- before reload
;;   ======================================================

;;	  0--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 r113=[r143]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  28 [r144]=r113                             :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  30 loc r113 0>>0x10&0x1                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  40 r147=zxt(r113,0x1,0x10)                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  41 r115=r147<<0x5                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 197 r130=r115+0x40000000                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 198 r130=r130+0x10400                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  32 r128=r113&0x1f                          :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  33 loc r128                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  46 r131=[r130]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  35 r145=0x1                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  36 r129=r145<<r128                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  37 loc r129                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  44 loc r130                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  45 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  47 loc r131                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  50 {cc=cmp(r129&r131,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  55 r152=0x40010404                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 199 r151={(cc!=0)?0x1:0}                    :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 13--> b  0: i  53 [r144+0x4]=r151                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 160 loc r115+r152                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  57 loc D#3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  59 r135=[r115+r152]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  60 loc r135                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  63 {cc=cmp(r129&r135,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  64 pc={(cc==0)?L69:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 17
;;   new head = 25
;;   new tail = 64

;;   ======================================================
;;   -- basic block 5 from 66 to 68 -- before reload
;;   ======================================================

;;	  0--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  67 r154=r151|0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  68 [r144+0x4]=r154                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 66
;;   new tail = 68

;;   ======================================================
;;   -- basic block 6 from 71 to 80 -- before reload
;;   ======================================================

;;	  0--> b  0: i  71 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  72 r155=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  73 [r144+0x8]=r155                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  76 [r144+0xc]=r155                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  79 cc=cmp(zxt(r113,0x1,0x19),0)            :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  80 pc={(cc!=0)?L84:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 71
;;   new tail = 80

;;   ======================================================
;;   -- basic block 7 from 7 to 186 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r142=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 186 pc=L137                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 7
;;   new tail = 186

;;   ======================================================
;;   -- basic block 8 from 86 to 96 -- before reload
;;   ======================================================

;;	  0--> b  0: i  86 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  87 r158=0x40010408                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 159 loc r115+r158                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  89 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  90 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  91 r137=[r115+r158]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  92 loc r137                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  93 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  95 {cc=cmp(r129&r137,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  96 pc={(cc==0)?L157:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 86
;;   new tail = 96

;;   ======================================================
;;   -- basic block 9 from 98 to 188 -- before reload
;;   ======================================================

;;	  0--> b  0: i  98 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  99 r160=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 100 [r144+0x8]=r160                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   5 r141=0x3                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 188 pc=L101                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 98
;;   new tail = 188

;;   ======================================================
;;   -- basic block 10 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r141=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6

;;   ======================================================
;;   -- basic block 11 from 103 to 113 -- before reload
;;   ======================================================

;;	  0--> b  0: i 103 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 104 r161=0x4001040c                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 158 loc r115+r161                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 106 loc D#1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 108 r139=[r115+r161]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 109 loc r139                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 110 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 112 {cc=cmp(r129&r139,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 113 pc={(cc==0)?L117:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 103
;;   new tail = 113

;;   ======================================================
;;   -- basic block 12 from 115 to 116 -- before reload
;;   ======================================================

;;	  0--> b  0: i 115 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 116 [r144+0x8]=r141                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 115
;;   new tail = 116

;;   ======================================================
;;   -- basic block 13 from 119 to 123 -- before reload
;;   ======================================================

;;	  0--> b  0: i 119 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 121 r163=r113&0x6000000                     :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 122 cc=cmp(r163,0x6000000)                  :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 123 pc={(cc!=0)?L120:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 119
;;   new tail = 123

;;   ======================================================
;;   -- basic block 14 from 125 to 190 -- before reload
;;   ======================================================

;;	  0--> b  0: i 125 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 126 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 127 r123=r128 0>>0x2                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 128 r164=0x40010000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 129 r165=r123+0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 133 r166=r113&0x3                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 130 r140=[r165*0x4+r164]                    :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 131 loc r140                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 132 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 134 r167=r166<<0x2                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 135 r168=r140 0>>r167                       :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 136 [r144+0xc]=r168                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  8--> b  0: i   8 r142=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 190 pc=L137                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 125
;;   new tail = 190

;;   ======================================================
;;   -- basic block 15 from 9 to 192 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r142=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 192 pc=L137                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 9
;;   new tail = 192

;;   ======================================================
;;   -- basic block 16 from 10 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 r142=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 10
;;   new tail = 10

;;   ======================================================
;;   -- basic block 17 from 143 to 144 -- before reload
;;   ======================================================

;;	  0--> b  0: i 143 r0=r142                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 144 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 143
;;   new tail = 144


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_EXTI_GetConfigLine

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,17u} r13={1d,17u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={8d,6u} r102={1d,17u} r103={1d,16u} r113={1d,7u} r115={1d,7u} r123={1d,1u} r128={1d,3u,1e} r129={1d,5u} r130={2d,3u} r131={1d,2u} r135={1d,2u} r137={1d,2u} r139={1d,2u} r140={1d,2u} r141={2d,1u} r142={4d,1u} r143={1d,1u} r144={1d,9u} r145={1d,1u} r147={1d,1u} r151={1d,2u} r152={1d,2u} r154={1d,1u} r155={1d,2u} r158={1d,2u} r160={1d,1u} r161={1d,2u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r172={1d,2u} r173={1d,1u} 
;;    total ref usage 220{71d,148u,1e} in 112{112 regular + 0 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
(note 11 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 11 4 2 NOTE_INSN_DELETED)
(note 4 2 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 4 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":270:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":271:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":272:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":273:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":274:3 -1
     (nil))
(debug_insn 18 17 176 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":277:3 -1
     (nil))
(insn 176 18 177 2 (set (reg:SI 172)
        (reg:SI 0 r0 [ hexti ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":269:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hexti ])
        (nil)))
(insn 177 176 3 2 (set (reg:SI 173)
        (reg:SI 1 r1 [ pExtiConfig ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":269:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ pExtiConfig ])
        (nil)))
(insn 3 177 19 2 (set (reg/v/f:SI 144 [ pExtiConfig ])
        (reg:SI 173)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":269:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))
(insn 19 3 20 2 (set (reg/v/f:SI 143 [ hexti ])
        (reg:SI 172)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":277:6 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 20 19 21 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 172)
                        (const_int 0 [0]))
                    (label_ref:SI 149)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":277:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 194239900 (nil))))
 -> 149)
(note 21 20 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 22 21 23 3 NOTE_INSN_DELETED)
(jump_insn 23 22 24 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v/f:SI 144 [ pExtiConfig ])
                        (const_int 0 [0]))
                    (label_ref:SI 153)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":277:23 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 194239900 (nil)))
 -> 153)
(note 24 23 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 39 24 42 4 NOTE_INSN_DELETED)
(note 42 39 49 4 NOTE_INSN_DELETED)
(note 49 42 62 4 NOTE_INSN_DELETED)
(note 62 49 25 4 NOTE_INSN_DELETED)
(debug_insn 25 62 26 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":283:3 -1
     (nil))
(debug_insn 26 25 27 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":286:3 -1
     (nil))
(insn 27 26 28 4 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 143 [ hexti ]) [1 hexti_24(D)->Line+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":286:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 143 [ hexti ])
        (nil)))
(insn 28 27 29 4 (set (mem:SI (reg/v/f:SI 144 [ pExtiConfig ]) [1 pExtiConfig_25(D)->Line+0 S4 A32])
        (reg:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":286:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 28 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":289:3 -1
     (nil))
(debug_insn 30 29 31 4 (var_location:SI offset (and:SI (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))
        (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":289:10 -1
     (nil))
(debug_insn 31 30 40 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":291:3 -1
     (nil))
(insn 40 31 41 4 (set (reg:SI 147 [ offset ])
        (zero_extract:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":289:10 161 {extzv_t2}
     (nil))
(insn 41 40 197 4 (set (reg:SI 115 [ _3 ])
        (ashift:SI (reg:SI 147 [ offset ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":296:26 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 147 [ offset ])
        (nil)))
(insn 197 41 198 4 (set (reg/v/f:SI 130 [ regaddr ])
        (plus:SI (reg:SI 115 [ _3 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":296:11 7 {*arm_addsi3}
     (nil))
(insn 198 197 32 4 (set (reg/v/f:SI 130 [ regaddr ])
        (plus:SI (reg/v/f:SI 130 [ regaddr ])
            (const_int 66560 [0x10400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":296:11 7 {*arm_addsi3}
     (nil))
(insn 32 198 33 4 (set (reg/v:SI 128 [ linepos ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":291:11 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 33 32 34 4 (var_location:SI linepos (reg/v:SI 128 [ linepos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":291:11 -1
     (nil))
(debug_insn 34 33 46 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":293:3 -1
     (nil))
(insn 46 34 35 4 (set (reg/v:SI 131 [ regval ])
        (mem/v:SI (reg/v/f:SI 130 [ regaddr ]) [1 *regaddr_31+0 S4 A256])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":297:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 130 [ regaddr ])
        (nil)))
(insn 35 46 36 4 (set (reg:SI 145)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":293:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 4 (set (reg/v:SI 129 [ maskline ])
        (ashift:SI (reg:SI 145)
            (reg/v:SI 128 [ linepos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":293:12 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg/v:SI 128 [ linepos ]))
            (nil))))
(debug_insn 37 36 38 4 (var_location:SI maskline (reg/v:SI 129 [ maskline ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":293:12 -1
     (nil))
(debug_insn 38 37 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":296:3 -1
     (nil))
(debug_insn 44 38 45 4 (var_location:SI regaddr (reg/v/f:SI 130 [ regaddr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":296:11 -1
     (nil))
(debug_insn 45 44 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":297:3 -1
     (nil))
(debug_insn 47 45 48 4 (var_location:SI regval (reg/v:SI 131 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":297:10 -1
     (nil))
(debug_insn 48 47 50 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":300:3 -1
     (nil))
(insn 50 48 55 4 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 129 [ maskline ])
                        (reg/v:SI 131 [ regval ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":300:6 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg/v:SI 131 [ regval ])
        (nil)))
(insn 55 50 199 4 (set (reg:SI 152)
        (const_int 1073808388 [0x40010404])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":310:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 199 55 53 4 (set (reg:SI 151)
        (if_then_else:SI (ne:SI (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (const_int 1 [0x1])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":300:6 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil)))
(insn 53 199 54 4 (set (mem:SI (plus:SI (reg/v/f:SI 144 [ pExtiConfig ])
                (const_int 4 [0x4])) [1 pExtiConfig_25(D)->Mode+0 S4 A32])
        (reg:SI 151)) 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 54 53 160 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":310:3 -1
     (nil))
(debug_insn 160 54 57 4 (var_location:SI D#3 (plus:SI (reg:SI 115 [ _3 ])
        (reg:SI 152))) -1
     (nil))
(debug_insn 57 160 58 4 (var_location:SI regaddr (debug_expr:SI D#3)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":310:11 -1
     (nil))
(debug_insn 58 57 59 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":311:3 -1
     (nil))
(insn 59 58 60 4 (set (reg/v:SI 135 [ regval ])
        (mem/v:SI (plus:SI (reg:SI 115 [ _3 ])
                (reg:SI 152)) [1 *regaddr_35+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":311:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(debug_insn 60 59 61 4 (var_location:SI regval (reg/v:SI 135 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":311:10 -1
     (nil))
(debug_insn 61 60 63 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":314:3 -1
     (nil))
(insn 63 61 64 4 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 129 [ maskline ])
                        (reg/v:SI 135 [ regval ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":314:6 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg/v:SI 135 [ regval ])
        (nil)))
(jump_insn 64 63 65 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 69)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":314:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 69)
(note 65 64 66 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 67 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":316:5 -1
     (nil))
(insn 67 66 68 5 (set (reg:SI 154)
        (ior:SI (reg:SI 151)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":316:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(insn 68 67 69 5 (set (mem:SI (plus:SI (reg/v/f:SI 144 [ pExtiConfig ])
                (const_int 4 [0x4])) [1 pExtiConfig_25(D)->Mode+0 S4 A32])
        (reg:SI 154)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":316:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(code_label 69 68 70 6 24 (nil) [1 uses])
(note 70 69 78 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 78 70 71 6 NOTE_INSN_DELETED)
(debug_insn 71 78 72 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":320:3 -1
     (nil))
(insn 72 71 73 6 (set (reg:SI 155)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":320:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 74 6 (set (mem:SI (plus:SI (reg/v/f:SI 144 [ pExtiConfig ])
                (const_int 8 [0x8])) [1 pExtiConfig_25(D)->Trigger+0 S4 A32])
        (reg:SI 155)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":320:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 74 73 76 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":321:3 -1
     (nil))
(insn 76 74 77 6 (set (mem:SI (plus:SI (reg/v/f:SI 144 [ pExtiConfig ])
                (const_int 12 [0xc])) [1 pExtiConfig_25(D)->GPIOSel+0 S4 A32])
        (reg:SI 155)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":321:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(debug_insn 77 76 79 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":324:3 -1
     (nil))
(insn 79 77 80 6 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 25 [0x19]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":324:6 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 80 79 120 6 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 84)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":324:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 84)
(code_label 120 80 81 7 28 (nil) [1 uses])
(note 81 120 7 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 7 81 186 7 (set (reg:SI 142 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":355:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 186 7 187 7 (set (pc)
        (label_ref 137)) 284 {*arm_jump}
     (nil)
 -> 137)
(barrier 187 186 84)
(code_label 84 187 85 8 25 (nil) [1 uses])
(note 85 84 94 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 94 85 86 8 NOTE_INSN_DELETED)
(debug_insn 86 94 87 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":326:5 -1
     (nil))
(insn 87 86 159 8 (set (reg:SI 158)
        (const_int 1073808392 [0x40010408])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":326:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 159 87 89 8 (var_location:SI D#2 (plus:SI (reg:SI 115 [ _3 ])
        (reg:SI 158))) -1
     (nil))
(debug_insn 89 159 90 8 (var_location:SI regaddr (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":326:13 -1
     (nil))
(debug_insn 90 89 91 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":327:5 -1
     (nil))
(insn 91 90 92 8 (set (reg/v:SI 137 [ regval ])
        (mem/v:SI (plus:SI (reg:SI 115 [ _3 ])
                (reg:SI 158)) [1 *regaddr_40+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":327:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(debug_insn 92 91 93 8 (var_location:SI regval (reg/v:SI 137 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":327:12 -1
     (nil))
(debug_insn 93 92 95 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":330:5 -1
     (nil))
(insn 95 93 96 8 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 129 [ maskline ])
                        (reg/v:SI 137 [ regval ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":330:8 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg/v:SI 137 [ regval ])
        (nil)))
(jump_insn 96 95 97 8 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 157)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":330:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 157)
(note 97 96 98 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 99 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":332:7 -1
     (nil))
(insn 99 98 100 9 (set (reg:SI 160)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":332:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 100 99 5 9 (set (mem:SI (plus:SI (reg/v/f:SI 144 [ pExtiConfig ])
                (const_int 8 [0x8])) [1 pExtiConfig_25(D)->Trigger+0 S4 A32])
        (reg:SI 160)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":332:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(insn 5 100 188 9 (set (reg:SI 141 [ prephitmp_50 ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":332:28 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 188 5 189 9 (set (pc)
        (label_ref 101)) 284 {*arm_jump}
     (nil)
 -> 101)
(barrier 189 188 157)
(code_label 157 189 156 10 31 (nil) [1 uses])
(note 156 157 6 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 6 156 101 10 (set (reg:SI 141 [ prephitmp_50 ])
        (const_int 2 [0x2])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 101 6 102 11 26 (nil) [1 uses])
(note 102 101 111 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 111 102 103 11 NOTE_INSN_DELETED)
(debug_insn 103 111 104 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":336:5 -1
     (nil))
(insn 104 103 158 11 (set (reg:SI 161)
        (const_int 1073808396 [0x4001040c])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":336:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 158 104 106 11 (var_location:SI D#1 (plus:SI (reg:SI 115 [ _3 ])
        (reg:SI 161))) -1
     (nil))
(debug_insn 106 158 107 11 (var_location:SI regaddr (debug_expr:SI D#1)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":336:13 -1
     (nil))
(debug_insn 107 106 108 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":337:5 -1
     (nil))
(insn 108 107 109 11 (set (reg/v:SI 139 [ regval ])
        (mem/v:SI (plus:SI (reg:SI 115 [ _3 ])
                (reg:SI 161)) [1 *regaddr_43+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":337:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(debug_insn 109 108 110 11 (var_location:SI regval (reg/v:SI 139 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":337:12 -1
     (nil))
(debug_insn 110 109 112 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":340:5 -1
     (nil))
(insn 112 110 113 11 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg/v:SI 129 [ maskline ])
                        (reg/v:SI 139 [ regval ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":340:8 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg/v:SI 139 [ regval ])
        (expr_list:REG_DEAD (reg/v:SI 129 [ maskline ])
            (nil))))
(jump_insn 113 112 114 11 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 117)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":340:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 117)
(note 114 113 115 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 115 114 116 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":342:7 -1
     (nil))
(insn 116 115 117 12 (set (mem:SI (plus:SI (reg/v/f:SI 144 [ pExtiConfig ])
                (const_int 8 [0x8])) [1 pExtiConfig_25(D)->Trigger+0 S4 A32])
        (reg:SI 141 [ prephitmp_50 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":342:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141 [ prephitmp_50 ])
        (nil)))
(code_label 117 116 118 13 27 (nil) [1 uses])
(note 118 117 119 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 119 118 121 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":346:5 -1
     (nil))
(insn 121 119 122 13 (set (reg:SI 163)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 100663296 [0x6000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":346:28 90 {*arm_andsi3_insn}
     (nil))
(insn 122 121 123 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 163)
            (const_int 100663296 [0x6000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":346:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(jump_insn 123 122 124 13 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 120)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":346:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 120)
(note 124 123 125 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 125 124 126 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":348:7 -1
     (nil))
(debug_insn 126 125 127 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":350:7 -1
     (nil))
(insn 127 126 128 14 (set (reg:SI 123 [ _14 ])
        (lshiftrt:SI (reg/v:SI 128 [ linepos ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":350:39 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 128 [ linepos ])
        (nil)))
(insn 128 127 129 14 (set (reg/f:SI 164)
        (const_int 1073807360 [0x40010000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":350:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 129 128 133 14 (set (reg:SI 165)
        (plus:SI (reg:SI 123 [ _14 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":350:14 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 123 [ _14 ])
        (nil)))
(insn 133 129 130 14 (set (reg:SI 166)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":351:80 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 130 133 131 14 (set (reg/v:SI 140 [ regval ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 165)
                    (const_int 4 [0x4]))
                (reg/f:SI 164)) [1 MEM[(struct SYSCFG_TypeDef *)1073807360B].EXTICR[_14]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":350:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg/f:SI 164)
            (nil))))
(debug_insn 131 130 132 14 (var_location:SI regval (reg/v:SI 140 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":350:14 -1
     (nil))
(debug_insn 132 131 134 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":351:7 -1
     (nil))
(insn 134 132 135 14 (set (reg:SI 167)
        (ashift:SI (reg:SI 166)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":351:68 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(insn 135 134 136 14 (set (reg:SI 168)
        (lshiftrt:SI (reg/v:SI 140 [ regval ])
            (reg:SI 167))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":351:39 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg/v:SI 140 [ regval ])
            (nil))))
(insn 136 135 8 14 (set (mem:SI (plus:SI (reg/v/f:SI 144 [ pExtiConfig ])
                (const_int 12 [0xc])) [1 pExtiConfig_25(D)->GPIOSel+0 S4 A32])
        (reg:SI 168)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":351:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg/v/f:SI 144 [ pExtiConfig ])
            (nil))))
(insn 8 136 190 14 (set (reg:SI 142 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":355:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 190 8 191 14 (set (pc)
        (label_ref 137)) 284 {*arm_jump}
     (nil)
 -> 137)
(barrier 191 190 149)
(code_label 149 191 148 15 29 (nil) [1 uses])
(note 148 149 9 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 9 148 192 15 (set (reg:SI 142 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":279:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 192 9 193 15 (set (pc)
        (label_ref 137)) 284 {*arm_jump}
     (nil)
 -> 137)
(barrier 193 192 153)
(code_label 153 193 152 16 30 (nil) [1 uses])
(note 152 153 10 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 10 152 137 16 (set (reg:SI 142 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":279:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 137 10 138 17 23 (nil) [3 uses])
(note 138 137 143 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 143 138 144 17 (set (reg/i:SI 0 r0)
        (reg:SI 142 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":356:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ <retval> ])
        (nil)))
(insn 144 143 201 17 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":356:1 -1
     (nil))
(note 201 144 0 NOTE_INSN_DELETED)

;; Function HAL_EXTI_ClearConfigLine (HAL_EXTI_ClearConfigLine, funcdef_no=331, decl_uid=8764, cgraph_uid=335, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)


HAL_EXTI_ClearConfigLine

Dataflow summary:
def_info->table_size = 69, use_info->table_size = 114
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,8u} r103={1d,7u} r113={1d,4u} r115={1d,10u} r116={1d,1u} r117={1d,2u} r118={1d,1u} r121={1d,1u} r122={1d,1u} r131={1d,4u,1e} r133={2d,4u} r134={1d,2u} r136={1d,2u} r138={1d,2u} r140={1d,2u} r141={1d,2u} r142={1d,2u} r143={2d,3u} r145={3d,1u} r146={1d,3u} r148={1d,1u} r150={1d,3u} r151={1d,1u} r152={1d,3u} r154={1d,1u} r155={1d,3u} r156={1d,3u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r162={1d,1u} r163={1d,1u,1e} r164={1d,1u} r165={1d,1u} r168={1d,2u} 
;;    total ref usage 175{66d,107u,2e} in 95{95 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d27(102){ }d28(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 7 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 146 168
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 146 168
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146

( 2 )->[3]->( 5 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ }u8(13){ }u9(102){ }u10(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; lr  def 	 100 [cc] 113 115 116 117 118 131 133 134 136 148 150 151 152 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
;; live  gen 	 100 [cc] 113 115 116 117 118 131 133 134 136 148 150 151 152 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 131 146
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 131 146

( 3 5 )->[4]->( 8 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u47(7){ }u48(13){ }u49(102){ }u50(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145

( 3 )->[5]->( 6 4 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u51(7){ }u52(13){ }u53(102){ }u54(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 131 146
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117 146
;; lr  def 	 100 [cc] 121 122 138 140 155 156 157 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 131 146
;; live  gen 	 100 [cc] 121 122 138 140 155 156 157 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 131
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 131

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u79(7){ }u80(13){ }u81(102){ }u82(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 131
;; lr  def 	 141 142 143 145 160 162 163 164 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 131
;; live  gen 	 141 142 143 145 160 162 163 164 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145

( 2 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u100(7){ }u101(13){ }u102(102){ }u103(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 145
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145

( 7 4 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u104(7){ }u105(13){ }u106(102){ }u107(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u110(0){ }u111(7){ }u112(13){ }u113(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 57 to worklist
  Adding insn 52 to worklist
  Adding insn 48 to worklist
  Adding insn 42 to worklist
  Adding insn 35 to worklist
  Adding insn 139 to worklist
  Adding insn 88 to worklist
  Adding insn 82 to worklist
  Adding insn 78 to worklist
  Adding insn 72 to worklist
  Adding insn 68 to worklist
  Adding insn 141 to worklist
  Adding insn 107 to worklist
  Adding insn 96 to worklist
  Adding insn 115 to worklist
Finished finding needed instructions:
processing block 8 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 114 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
  Adding insn 6 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
  Adding insn 4 to worklist
  Adding insn 104 to worklist
  Adding insn 102 to worklist
  Adding insn 101 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
  Adding insn 144 to worklist
  Adding insn 143 to worklist
  Adding insn 93 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
  Adding insn 5 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 131
  Adding insn 87 to worklist
  Adding insn 86 to worklist
  Adding insn 85 to worklist
  Adding insn 79 to worklist
  Adding insn 74 to worklist
  Adding insn 69 to worklist
  Adding insn 64 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 115 117 131 146
  Adding insn 56 to worklist
  Adding insn 54 to worklist
  Adding insn 49 to worklist
  Adding insn 44 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 148 to worklist
  Adding insn 147 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 23 to worklist
  Adding insn 20 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 146
  Adding insn 15 to worklist
  Adding insn 128 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)

Pass 0 for finding pseudo/allocno costs


  r168 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r165 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4031 VFP_LO_REGS:4031 ALL_REGS:4031 MEM:2085
  r164 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4170 VFP_LO_REGS:4170 ALL_REGS:4170 MEM:2780
  r163 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4170 VFP_LO_REGS:4170 ALL_REGS:4170 MEM:2780
  r162 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4170 VFP_LO_REGS:4170 ALL_REGS:4170 MEM:2780
  r160 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4170 VFP_LO_REGS:4170 ALL_REGS:4170 MEM:2780
  r158 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r156 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:17994 VFP_LO_REGS:17994 ALL_REGS:17994 MEM:10225
  r155 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:17994 VFP_LO_REGS:17994 ALL_REGS:17994 MEM:10225
  r154 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r152 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:36034 VFP_LO_REGS:36034 ALL_REGS:36034 MEM:20475
  r151 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23751 VFP_LO_REGS:23751 ALL_REGS:23751 MEM:12285
  r150 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:49140 VFP_LO_REGS:49140 ALL_REGS:49140 MEM:32760
  r148 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r146 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40705 VFP_LO_REGS:40705 ALL_REGS:40705 MEM:21470
  r145 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:28972 VFP_LO_REGS:28972 ALL_REGS:28972 MEM:14990
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10425 VFP_LO_REGS:10425 ALL_REGS:10425 MEM:6950
  r142 costs: LO_REGS:0 HI_REGS:278 CALLER_SAVE_REGS:278 EVEN_REG:278 GENERAL_REGS:278 VFP_D0_D7_REGS:4170 VFP_LO_REGS:4170 ALL_REGS:4170 MEM:2780
  r141 costs: LO_REGS:0 HI_REGS:278 CALLER_SAVE_REGS:278 EVEN_REG:278 GENERAL_REGS:278 VFP_D0_D7_REGS:4170 VFP_LO_REGS:4170 ALL_REGS:4170 MEM:2780
  r140 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r138 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r136 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r134 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:61425 VFP_LO_REGS:61425 ALL_REGS:61425 MEM:40950
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26655 VFP_LO_REGS:26655 ALL_REGS:26655 MEM:17770
  r122 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r121 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r118 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24555 VFP_LO_REGS:24555 ALL_REGS:24555 MEM:16370
  r116 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r115 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:73674 VFP_LO_REGS:73674 ALL_REGS:73674 MEM:49120
  r113 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:38940 VFP_LO_REGS:38940 ALL_REGS:38940 MEM:25960


Pass 1 for finding pseudo/allocno costs

    r168: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r168 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r165 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4170 VFP_LO_REGS:4170 ALL_REGS:4170 MEM:2780
  r164 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4170 VFP_LO_REGS:4170 ALL_REGS:4170 MEM:2780
  r163 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4170 VFP_LO_REGS:4170 ALL_REGS:4170 MEM:2780
  r162 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4170 VFP_LO_REGS:4170 ALL_REGS:4170 MEM:2780
  r160 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4170 VFP_LO_REGS:4170 ALL_REGS:4170 MEM:2780
  r158 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r156 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:18403 VFP_LO_REGS:18403 ALL_REGS:18403 MEM:12270
  r155 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:18403 VFP_LO_REGS:18403 ALL_REGS:18403 MEM:12270
  r154 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r152 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:36853 VFP_LO_REGS:36853 ALL_REGS:36853 MEM:24570
  r151 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r150 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:49140 VFP_LO_REGS:49140 ALL_REGS:49140 MEM:32760
  r148 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r146 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45705 VFP_LO_REGS:45705 ALL_REGS:45705 MEM:30470
  r145 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44970 VFP_LO_REGS:44970 ALL_REGS:29970 MEM:29980
  r143 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10425 VFP_LO_REGS:10425 ALL_REGS:10425 MEM:6950
  r142 costs: LO_REGS:0 HI_REGS:278 CALLER_SAVE_REGS:278 EVEN_REG:278 GENERAL_REGS:278 VFP_D0_D7_REGS:4170 VFP_LO_REGS:4170 ALL_REGS:4170 MEM:2780
  r141 costs: LO_REGS:0 HI_REGS:278 CALLER_SAVE_REGS:278 EVEN_REG:278 GENERAL_REGS:278 VFP_D0_D7_REGS:4170 VFP_LO_REGS:4170 ALL_REGS:4170 MEM:2780
  r140 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r138 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r136 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r134 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r133 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:61425 VFP_LO_REGS:61425 ALL_REGS:61425 MEM:40950
  r131 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26655 VFP_LO_REGS:26655 ALL_REGS:26655 MEM:17770
  r122 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r121 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r118 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r117 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24555 VFP_LO_REGS:24555 ALL_REGS:24555 MEM:16370
  r116 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r115 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:73674 VFP_LO_REGS:73674 ALL_REGS:73674 MEM:49120
  r113 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:38940 VFP_LO_REGS:38940 ALL_REGS:38940 MEM:25960

;;   ======================================================
;;   -- basic block 2 from 128 to 16 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 128 r168=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  15 r146=r168                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  16 {pc={(r168==0)?L120:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 9
;;   new tail = 16

;;   ======================================================
;;   -- basic block 3 from 18 to 57 -- before reload
;;   ======================================================

;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 r113=[r146]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 loc r113 0>>0x10&0x1                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  29 r148=zxt(r113,0x1,0x10)                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  30 r115=r148<<0x5                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 147 r133=r115+0x40000000                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 148 r133=r133+0x10400                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  23 r131=r113&0x1f                          :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  24 loc r131                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  26 loc 0x1<<r131                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  33 loc r133                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  35 r116=[r133]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  36 r151=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  37 r150=r151<<r131                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  39 r134=~r150&r116                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  40 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  42 [r133]=r134                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  44 r152=0x40010404                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 123 loc r115+r152                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  46 loc D#7                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  38 r117=~r150                              :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 14--> b  0: i  48 r118=[r115+r152]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  49 r136=~r150&r118                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  50 loc r136                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  52 [r115+r152]=r136                        :cortex_m4_a*2:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  54 r154=[r146]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  56 cc=cmp(zxt(r154,0x1,0x19),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  57 pc={(cc!=0)?L61:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 22
;;   new head = 18
;;   new tail = 57

;;   ======================================================
;;   -- basic block 4 from 5 to 139 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 r145=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 139 pc=L108                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 5
;;   new tail = 139

;;   ======================================================
;;   -- basic block 5 from 63 to 88 -- before reload
;;   ======================================================

;;	  0--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  64 r155=0x40010408                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 122 loc r115+r155                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  66 loc D#6                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  74 r156=0x4001040c                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  68 r121=[r115+r155]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  69 r138=r117&r121                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  70 loc r138                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  71 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  72 [r115+r155]=r138                        :cortex_m4_a*2:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 121 loc r115+r156                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  76 loc D#5                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  78 r122=[r115+r156]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  79 r140=r117&r122                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  80 loc r140                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  81 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  82 [r115+r156]=r140                        :cortex_m4_a*2:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  85 r158=[r146]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  86 r157=r158&0x6000000                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  87 cc=cmp(r157,0x6000000)                  :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  88 pc={(cc!=0)?L84:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 16
;;   new head = 63
;;   new tail = 88

;;   ======================================================
;;   -- basic block 6 from 90 to 141 -- before reload
;;   ======================================================

;;	  0--> b  0: i  90 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  93 r160=r131&0x1c                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 143 r143=r160+0x40000000                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 144 r143=r143+0x10000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  99 r162=r113&0x3                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  96 r141=[r143+0x8]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  97 loc r141                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  98 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 100 r163=r162<<0x2                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 101 r165=0x7                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 102 r164=r165<<r163                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 104 r142=~r164&r141                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 105 loc r142                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 106 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 107 [r143+0x8]=r142                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i   4 r145=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 141 pc=L108                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 90
;;   new tail = 141

;;   ======================================================
;;   -- basic block 7 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r145=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6

;;   ======================================================
;;   -- basic block 8 from 114 to 115 -- before reload
;;   ======================================================

;;	  0--> b  0: i 114 r0=r145                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 115 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 114
;;   new tail = 115


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_EXTI_ClearConfigLine

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,8u} r103={1d,7u} r113={1d,4u} r115={1d,10u} r116={1d,1u} r117={1d,2u} r118={1d,1u} r121={1d,1u} r122={1d,1u} r131={1d,4u,1e} r133={2d,4u} r134={1d,2u} r136={1d,2u} r138={1d,2u} r140={1d,2u} r141={1d,2u} r142={1d,2u} r143={2d,3u} r145={3d,1u} r146={1d,3u} r148={1d,1u} r150={1d,3u} r151={1d,1u} r152={1d,3u} r154={1d,1u} r155={1d,3u} r156={1d,3u} r157={1d,1u} r158={1d,1u} r160={1d,1u} r162={1d,1u} r163={1d,1u,1e} r164={1d,1u} r165={1d,1u} r168={1d,2u} 
;;    total ref usage 175{66d,107u,2e} in 95{95 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 7 3 2 NOTE_INSN_DELETED)
(note 3 2 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 3 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":366:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":367:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":368:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":369:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":370:3 -1
     (nil))
(debug_insn 14 13 128 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":373:3 -1
     (nil))
(insn 128 14 15 2 (set (reg:SI 168)
        (reg:SI 0 r0 [ hexti ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":365:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hexti ])
        (nil)))
(insn 15 128 16 2 (set (reg/v/f:SI 146 [ hexti ])
        (reg:SI 168)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":373:6 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 16 15 17 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 168)
                        (const_int 0 [0]))
                    (label_ref:SI 120)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":373:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 194239900 (nil))))
 -> 120)
(note 17 16 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 28 17 31 3 NOTE_INSN_DELETED)
(note 31 28 55 3 NOTE_INSN_DELETED)
(note 55 31 18 3 NOTE_INSN_DELETED)
(debug_insn 18 55 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":379:3 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":382:3 -1
     (nil))
(insn 20 19 21 3 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 146 [ hexti ]) [1 hexti_20(D)->Line+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":382:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 21 20 22 3 (var_location:SI offset (and:SI (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))
        (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":382:10 -1
     (nil))
(debug_insn 22 21 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":384:3 -1
     (nil))
(insn 29 22 30 3 (set (reg:SI 148 [ offset ])
        (zero_extract:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":382:10 161 {extzv_t2}
     (nil))
(insn 30 29 147 3 (set (reg:SI 115 [ _3 ])
        (ashift:SI (reg:SI 148 [ offset ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":389:26 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 148 [ offset ])
        (nil)))
(insn 147 30 148 3 (set (reg/v/f:SI 133 [ regaddr ])
        (plus:SI (reg:SI 115 [ _3 ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":389:11 7 {*arm_addsi3}
     (nil))
(insn 148 147 23 3 (set (reg/v/f:SI 133 [ regaddr ])
        (plus:SI (reg/v/f:SI 133 [ regaddr ])
            (const_int 66560 [0x10400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":389:11 7 {*arm_addsi3}
     (nil))
(insn 23 148 24 3 (set (reg/v:SI 131 [ linepos ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":384:11 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 24 23 25 3 (var_location:SI linepos (reg/v:SI 131 [ linepos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":384:11 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":386:3 -1
     (nil))
(debug_insn 26 25 27 3 (var_location:SI maskline (ashift:SI (const_int 1 [0x1])
        (reg/v:SI 131 [ linepos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":386:12 -1
     (nil))
(debug_insn 27 26 33 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":389:3 -1
     (nil))
(debug_insn 33 27 34 3 (var_location:SI regaddr (reg/v/f:SI 133 [ regaddr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":389:11 -1
     (nil))
(debug_insn 34 33 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":390:3 -1
     (nil))
(insn 35 34 36 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (reg/v/f:SI 133 [ regaddr ]) [1 *regaddr_25+0 S4 A256])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":390:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 3 (set (reg:SI 151)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":386:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 39 3 (set (reg:SI 150 [ maskline ])
        (ashift:SI (reg:SI 151)
            (reg/v:SI 131 [ linepos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":386:12 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg/v:SI 131 [ linepos ]))
            (nil))))
(insn 39 37 40 3 (set (reg/v:SI 134 [ regval ])
        (and:SI (not:SI (reg:SI 150 [ maskline ]))
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":390:10 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 40 39 41 3 (var_location:SI regval (reg/v:SI 134 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":390:10 -1
     (nil))
(debug_insn 41 40 42 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":391:3 -1
     (nil))
(insn 42 41 43 3 (set (mem/v:SI (reg/v/f:SI 133 [ regaddr ]) [1 *regaddr_25+0 S4 A256])
        (reg/v:SI 134 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":391:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 134 [ regval ])
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ regaddr ])
            (nil))))
(debug_insn 43 42 44 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":394:3 -1
     (nil))
(insn 44 43 123 3 (set (reg:SI 152)
        (const_int 1073808388 [0x40010404])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":394:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 123 44 46 3 (var_location:SI D#7 (plus:SI (reg:SI 115 [ _3 ])
        (reg:SI 152))) -1
     (nil))
(debug_insn 46 123 47 3 (var_location:SI regaddr (debug_expr:SI D#7)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":394:11 -1
     (nil))
(debug_insn 47 46 38 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":395:3 -1
     (nil))
(insn 38 47 48 3 (set (reg:SI 117 [ _5 ])
        (not:SI (reg:SI 150 [ maskline ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":390:24 169 {*arm_one_cmplsi2}
     (nil))
(insn 48 38 49 3 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg:SI 115 [ _3 ])
                (reg:SI 152)) [1 *regaddr_28+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":395:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 3 (set (reg/v:SI 136 [ regval ])
        (and:SI (not:SI (reg:SI 150 [ maskline ]))
            (reg:SI 118 [ _6 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":395:10 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 150 [ maskline ])
        (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
            (nil))))
(debug_insn 50 49 51 3 (var_location:SI regval (reg/v:SI 136 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":395:10 -1
     (nil))
(debug_insn 51 50 52 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":396:3 -1
     (nil))
(insn 52 51 53 3 (set (mem/v:SI (plus:SI (reg:SI 115 [ _3 ])
                (reg:SI 152)) [1 *regaddr_28+0 S4 A32])
        (reg/v:SI 136 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":396:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_DEAD (reg/v:SI 136 [ regval ])
            (nil))))
(debug_insn 53 52 54 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":399:3 -1
     (nil))
(insn 54 53 56 3 (set (reg:SI 154 [ hexti_20(D)->Line ])
        (mem:SI (reg/v/f:SI 146 [ hexti ]) [1 hexti_20(D)->Line+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":399:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 54 57 3 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 154 [ hexti_20(D)->Line ])
                (const_int 1 [0x1])
                (const_int 25 [0x19]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":399:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 154 [ hexti_20(D)->Line ])
        (nil)))
(jump_insn 57 56 84 3 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 61)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":399:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 61)
(code_label 84 57 58 4 49 (nil) [1 uses])
(note 58 84 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 58 139 4 (set (reg:SI 145 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":420:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 139 5 140 4 (set (pc)
        (label_ref 108)) 284 {*arm_jump}
     (nil)
 -> 108)
(barrier 140 139 61)
(code_label 61 140 62 5 48 (nil) [1 uses])
(note 62 61 63 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":401:5 -1
     (nil))
(insn 64 63 122 5 (set (reg:SI 155)
        (const_int 1073808392 [0x40010408])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":401:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 122 64 66 5 (var_location:SI D#6 (plus:SI (reg:SI 115 [ _3 ])
        (reg:SI 155))) -1
     (nil))
(debug_insn 66 122 67 5 (var_location:SI regaddr (debug_expr:SI D#6)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":401:13 -1
     (nil))
(debug_insn 67 66 74 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":402:5 -1
     (nil))
(insn 74 67 68 5 (set (reg:SI 156)
        (const_int 1073808396 [0x4001040c])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":405:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 74 69 5 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg:SI 115 [ _3 ])
                (reg:SI 155)) [1 *regaddr_31+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":402:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 68 70 5 (set (reg/v:SI 138 [ regval ])
        (and:SI (reg:SI 117 [ _5 ])
            (reg:SI 121 [ _9 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":402:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(debug_insn 70 69 71 5 (var_location:SI regval (reg/v:SI 138 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":402:12 -1
     (nil))
(debug_insn 71 70 72 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":403:5 -1
     (nil))
(insn 72 71 73 5 (set (mem/v:SI (plus:SI (reg:SI 115 [ _3 ])
                (reg:SI 155)) [1 *regaddr_31+0 S4 A64])
        (reg/v:SI 138 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":403:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg/v:SI 138 [ regval ])
            (nil))))
(debug_insn 73 72 121 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":405:5 -1
     (nil))
(debug_insn 121 73 76 5 (var_location:SI D#5 (plus:SI (reg:SI 115 [ _3 ])
        (reg:SI 156))) -1
     (nil))
(debug_insn 76 121 77 5 (var_location:SI regaddr (debug_expr:SI D#5)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":405:13 -1
     (nil))
(debug_insn 77 76 78 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":406:5 -1
     (nil))
(insn 78 77 79 5 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (plus:SI (reg:SI 115 [ _3 ])
                (reg:SI 156)) [1 *regaddr_34+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":406:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 78 80 5 (set (reg/v:SI 140 [ regval ])
        (and:SI (reg:SI 117 [ _5 ])
            (reg:SI 122 [ _10 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":406:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(debug_insn 80 79 81 5 (var_location:SI regval (reg/v:SI 140 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":406:12 -1
     (nil))
(debug_insn 81 80 82 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":407:5 -1
     (nil))
(insn 82 81 83 5 (set (mem/v:SI (plus:SI (reg:SI 115 [ _3 ])
                (reg:SI 156)) [1 *regaddr_34+0 S4 A32])
        (reg/v:SI 140 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":407:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg/v:SI 140 [ regval ])
            (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
                (nil)))))
(debug_insn 83 82 85 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":410:5 -1
     (nil))
(insn 85 83 86 5 (set (reg:SI 158 [ hexti_20(D)->Line ])
        (mem:SI (reg/v/f:SI 146 [ hexti ]) [1 hexti_20(D)->Line+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":410:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 146 [ hexti ])
        (nil)))
(insn 86 85 87 5 (set (reg:SI 157)
        (and:SI (reg:SI 158 [ hexti_20(D)->Line ])
            (const_int 100663296 [0x6000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":410:22 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158 [ hexti_20(D)->Line ])
        (nil)))
(insn 87 86 88 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 157)
            (const_int 100663296 [0x6000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":410:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(jump_insn 88 87 89 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 84)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":410:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 84)
(note 89 88 92 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 92 89 94 6 NOTE_INSN_DELETED)
(note 94 92 103 6 NOTE_INSN_DELETED)
(note 103 94 90 6 NOTE_INSN_DELETED)
(debug_insn 90 103 91 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":412:7 -1
     (nil))
(debug_insn 91 90 93 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":414:7 -1
     (nil))
(insn 93 91 143 6 (set (reg:SI 160)
        (and:SI (reg/v:SI 131 [ linepos ])
            (const_int 28 [0x1c]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 131 [ linepos ])
        (nil)))
(insn 143 93 144 6 (set (reg/f:SI 143 [ _42 ])
        (plus:SI (reg:SI 160)
            (const_int 1073741824 [0x40000000]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(insn 144 143 99 6 (set (reg/f:SI 143 [ _42 ])
        (plus:SI (reg/f:SI 143 [ _42 ])
            (const_int 65536 [0x10000]))) 7 {*arm_addsi3}
     (nil))
(insn 99 144 96 6 (set (reg:SI 162)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":415:80 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 96 99 97 6 (set (reg/v:SI 141 [ regval ])
        (mem/v:SI (plus:SI (reg/f:SI 143 [ _42 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_42 + 8B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":414:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 97 96 98 6 (var_location:SI regval (reg/v:SI 141 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":414:14 -1
     (nil))
(debug_insn 98 97 100 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":415:7 -1
     (nil))
(insn 100 98 101 6 (set (reg:SI 163)
        (ashift:SI (reg:SI 162)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":415:69 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(insn 101 100 102 6 (set (reg:SI 165)
        (const_int 7 [0x7])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":415:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 102 101 104 6 (set (reg:SI 164)
        (ashift:SI (reg:SI 165)
            (reg:SI 163))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":415:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg:SI 163)
            (expr_list:REG_EQUAL (ashift:SI (const_int 7 [0x7])
                    (reg:SI 163))
                (nil)))))
(insn 104 102 105 6 (set (reg/v:SI 142 [ regval ])
        (and:SI (not:SI (reg:SI 164))
            (reg/v:SI 141 [ regval ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":415:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg/v:SI 141 [ regval ])
            (nil))))
(debug_insn 105 104 106 6 (var_location:SI regval (reg/v:SI 142 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":415:14 -1
     (nil))
(debug_insn 106 105 107 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":416:7 -1
     (nil))
(insn 107 106 4 6 (set (mem/v:SI (plus:SI (reg/f:SI 143 [ _42 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_42 + 8B]+0 S4 A32])
        (reg/v:SI 142 [ regval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":416:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ _42 ])
        (expr_list:REG_DEAD (reg/v:SI 142 [ regval ])
            (nil))))
(insn 4 107 141 6 (set (reg:SI 145 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":420:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 141 4 142 6 (set (pc)
        (label_ref 108)) 284 {*arm_jump}
     (nil)
 -> 108)
(barrier 142 141 120)
(code_label 120 142 119 7 50 (nil) [1 uses])
(note 119 120 6 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 6 119 108 7 (set (reg:SI 145 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":375:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 108 6 109 8 47 (nil) [2 uses])
(note 109 108 114 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 114 109 115 8 (set (reg/i:SI 0 r0)
        (reg:SI 145 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":421:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 145 [ <retval> ])
        (nil)))
(insn 115 114 150 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":421:1 -1
     (nil))
(note 150 115 0 NOTE_INSN_DELETED)

;; Function HAL_EXTI_RegisterCallback (HAL_EXTI_RegisterCallback, funcdef_no=332, decl_uid=8769, cgraph_uid=336, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r120 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:55000 VFP_LO_REGS:55000 ALL_REGS:55000 MEM:31000
  r118 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:55000 VFP_LO_REGS:55000 ALL_REGS:55000 MEM:31000
  r115 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:55000 VFP_LO_REGS:55000 ALL_REGS:55000 MEM:31000
  r114 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000


Pass 1 for finding pseudo/allocno costs

    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r120 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:60000 MEM:50000
  r118 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r115 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:60000 MEM:50000
  r114 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 36 to 28 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 r119=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  38 r120=r2                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  36 r118=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  40 cc=cmp(r119,0)                          :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   4 r116=r120                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  41 r116={(cc==0)?r116:0}                   :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   2 r114=r118                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  14 r115=r119                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  43 cc=cmp(r119,0)                          :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  44 r115={(cc==0)?r115:0x1}                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  19 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  20 [r114+0x4]=r116                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  21 loc r115#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  27 r0=r115                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  28 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 10
;;   new tail = 28


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_EXTI_RegisterCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,2u} r103={1d,1u} r114={1d,1u} r115={2d,3u} r116={2d,2u} r118={1d,1u} r119={1d,3u} r120={1d,1u} 
;;    total ref usage 61{36d,25u,0e} in 20{20 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 8 5 2 NOTE_INSN_DELETED)
(note 5 3 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 5 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":434:3 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":434:21 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":437:3 -1
     (nil))
(debug_insn 13 12 37 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":439:3 -1
     (nil))
(insn 37 13 38 2 (set (reg:SI 119)
        (reg:SI 1 r1 [ CallbackID ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":433:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ CallbackID ])
        (nil)))
(insn 38 37 36 2 (set (reg:SI 120)
        (reg:SI 2 r2 [ pPendingCbfn ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":433:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pPendingCbfn ])
        (nil)))
(insn 36 38 40 2 (set (reg:SI 118)
        (reg:SI 0 r0 [ hexti ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":433:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hexti ])
        (nil)))
(insn 40 36 4 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":447:30 268 {*arm_cmpsi_insn}
     (nil))
(insn 4 40 41 2 (set (reg/v/f:SI 116 [ pPendingCbfn ])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":433:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(insn 41 4 2 2 (set (reg/v/f:SI 116 [ pPendingCbfn ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (reg/v/f:SI 116 [ pPendingCbfn ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":447:30 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 2 41 14 2 (set (reg/v/f:SI 114 [ hexti ])
        (reg:SI 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":433:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(insn 14 2 43 2 (set (reg/v:SI 115 [ CallbackID ])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":439:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 14 44 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":447:30 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 44 43 19 2 (set (reg/v:SI 115 [ CallbackID ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (reg/v:SI 115 [ CallbackID ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":447:30 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 19 44 20 2 (var_location:QI status (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":448:14 -1
     (nil))
(insn 20 19 21 2 (set (mem/f:SI (plus:SI (reg/v/f:SI 114 [ hexti ])
                (const_int 4 [0x4])) [3 hexti_5(D)->PendingCallback+0 S4 A32])
        (reg/v/f:SI 116 [ pPendingCbfn ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ pPendingCbfn ])
        (expr_list:REG_DEAD (reg/v/f:SI 114 [ hexti ])
            (nil))))
(debug_insn 21 20 22 2 (var_location:QI status (subreg:QI (reg/v:SI 115 [ CallbackID ]) 0)) -1
     (nil))
(debug_insn 22 21 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":452:3 -1
     (nil))
(insn 27 22 28 2 (set (reg/i:SI 0 r0)
        (reg/v:SI 115 [ CallbackID ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":453:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 115 [ CallbackID ])
        (nil)))
(insn 28 27 45 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":453:1 -1
     (nil))
(note 45 28 0 NOTE_INSN_DELETED)

;; Function HAL_EXTI_GetHandle (HAL_EXTI_GetHandle, funcdef_no=333, decl_uid=8772, cgraph_uid=337, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_EXTI_GetHandle

Dataflow summary:
def_info->table_size = 31, use_info->table_size = 28
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,5u} r103={1d,4u} r113={2d,1u} r114={1d,1u} r115={1d,1u} r117={1d,2u} r118={1d,1u} 
;;    total ref usage 62{33d,29u,0e} in 15{15 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 114 115 117 118
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 114 115 117 118
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  gen 	 113
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u24(0){ }u25(7){ }u26(13){ }u27(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 32 to worklist
  Adding insn 15 to worklist
  Adding insn 24 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 23 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 6 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 5 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
  Adding insn 11 to worklist
  Adding insn 3 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)

Pass 0 for finding pseudo/allocno costs


  r118 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r117 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r115 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:20500 VFP_LO_REGS:20500 ALL_REGS:20500 MEM:8000
  r114 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:20500 VFP_LO_REGS:20500 ALL_REGS:20500 MEM:8000
  r113 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000


Pass 1 for finding pseudo/allocno costs

    r118: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r118 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r117 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r115 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:25500 VFP_LO_REGS:25500 ALL_REGS:25500 MEM:17000
  r114 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:25500 VFP_LO_REGS:25500 ALL_REGS:25500 MEM:17000
  r113 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 30 to 12 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  30 r117=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  31 r118=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   3 r115=r118                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  11 r114=r117                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  12 {pc={(r117==0)?L29:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 9
;;   new tail = 12

;;   ======================================================
;;   -- basic block 3 from 14 to 32 -- before reload
;;   ======================================================

;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 [r114]=r115                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   5 r113=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  32 pc=L17                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 14
;;   new tail = 32

;;   ======================================================
;;   -- basic block 4 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r113=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6

;;   ======================================================
;;   -- basic block 5 from 23 to 24 -- before reload
;;   ======================================================

;;	  0--> b  0: i  23 r0=r113                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  24 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 23
;;   new tail = 24


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_EXTI_GetHandle

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,5u} r103={1d,4u} r113={2d,1u} r114={1d,1u} r115={1d,1u} r117={1d,2u} r118={1d,1u} 
;;    total ref usage 62{33d,29u,0e} in 15{15 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 7 4 2 NOTE_INSN_DELETED)
(note 4 2 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":466:3 -1
     (nil))
(debug_insn 10 9 30 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":469:3 -1
     (nil))
(insn 30 10 31 2 (set (reg:SI 117)
        (reg:SI 0 r0 [ hexti ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":464:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hexti ])
        (nil)))
(insn 31 30 3 2 (set (reg:SI 118)
        (reg:SI 1 r1 [ ExtiLine ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":464:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ExtiLine ])
        (nil)))
(insn 3 31 11 2 (set (reg/v:SI 115 [ ExtiLine ])
        (reg:SI 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":464:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(insn 11 3 12 2 (set (reg/v/f:SI 114 [ hexti ])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":469:6 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 12 11 13 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 117)
                        (const_int 0 [0]))
                    (label_ref:SI 29)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":469:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 117)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 322122548 (nil))))
 -> 29)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 15 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":476:5 -1
     (nil))
(insn 15 14 16 3 (set (mem:SI (reg/v/f:SI 114 [ hexti ]) [1 hexti_3(D)->Line+0 S4 A32])
        (reg/v:SI 115 [ ExtiLine ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":476:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 115 [ ExtiLine ])
        (expr_list:REG_DEAD (reg/v/f:SI 114 [ hexti ])
            (nil))))
(debug_insn 16 15 5 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":478:5 -1
     (nil))
(insn 5 16 32 3 (set (reg:SI 113 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":478:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 32 5 33 3 (set (pc)
        (label_ref 17)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":478:12 284 {*arm_jump}
     (nil)
 -> 17)
(barrier 33 32 29)
(code_label 29 33 28 4 66 (nil) [1 uses])
(note 28 29 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 28 17 4 (set (reg:SI 113 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":471:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 17 6 18 5 65 (nil) [1 uses])
(note 18 17 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 23 18 24 5 (set (reg/i:SI 0 r0)
        (reg:SI 113 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":480:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ <retval> ])
        (nil)))
(insn 24 23 34 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":480:1 -1
     (nil))
(note 34 24 0 NOTE_INSN_DELETED)

;; Function HAL_EXTI_IRQHandler (HAL_EXTI_IRQHandler, funcdef_no=334, decl_uid=8774, cgraph_uid=338, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)


HAL_EXTI_IRQHandler

Dataflow summary:
def_info->table_size = 120, use_info->table_size = 48
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={2d,1u} r1={2d} r2={2d} r3={2d} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,1u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r113={1d,3u} r117={1d,2u} r118={1d,2u} r120={1d,4u} r123={1d,2u} r124={1d,1u,1e} r125={1d,1u} r127={1d,1u} r128={1d,3u} r129={1d,3u} r131={1d,1u} 
;;    total ref usage 165{119d,45u,1e} in 33{32 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d5(2){ }d7(3){ }d8(7){ }d11(13){ }d13(14){ }d16(16){ }d18(17){ }d20(18){ }d22(19){ }d24(20){ }d26(21){ }d28(22){ }d30(23){ }d32(24){ }d34(25){ }d36(26){ }d38(27){ }d40(28){ }d42(29){ }d44(30){ }d46(31){ }d103(102){ }d104(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 117 120 123 124 125 127 128 129 131
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 117 120 123 124 125 127 128 129 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 123 128 129
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 123 128 129

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 123 128 129
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 123 128 129
;; lr  def 	 100 [cc] 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 123 128 129
;; live  gen 	 118
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u35(7){ }u36(13){ }u37(102){ }u38(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; live  gen 	
;; live  kill	 12 [ip]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 3 2 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 4 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u45(7){ }u46(13){ }u47(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 31 to worklist
  Adding insn 26 to worklist
  Adding insn 43 to worklist
  Adding insn 38 to worklist
  Adding insn 46 to worklist
Finished finding needed instructions:
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
  Adding insn 40 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 123 128 129
  Adding insn 30 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 11 to worklist
  Adding insn 2 to worklist
  Adding insn 62 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 7 count 6 (    1)

Pass 0 for finding pseudo/allocno costs


  r131 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r129 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:36500 VFP_LO_REGS:36500 ALL_REGS:36500 MEM:20000
  r128 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:37500 VFP_LO_REGS:37500 ALL_REGS:37500 MEM:25000
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:32500 VFP_LO_REGS:32500 ALL_REGS:32500 MEM:16000
  r120 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:37500 VFP_LO_REGS:37500 ALL_REGS:37500 MEM:25000
  r118 costs: LO_REGS:700 HI_REGS:2700 CALLER_SAVE_REGS:2000 EVEN_REG:2700 GENERAL_REGS:2700 VFP_D0_D7_REGS:20250 VFP_LO_REGS:20250 ALL_REGS:20250 MEM:13500
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r131: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r131 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r129 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:37500 VFP_LO_REGS:37500 ALL_REGS:37500 MEM:25000
  r128 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:37500 VFP_LO_REGS:37500 ALL_REGS:37500 MEM:25000
  r127 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r125 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r124 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r123 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:37500 VFP_LO_REGS:37500 ALL_REGS:37500 MEM:25000
  r120 costs: LO_REGS:0 HI_REGS:1000 CALLER_SAVE_REGS:1000 EVEN_REG:1000 GENERAL_REGS:1000 VFP_D0_D7_REGS:37500 VFP_LO_REGS:37500 ALL_REGS:37500 MEM:25000
  r118 costs: LO_REGS:1400 HI_REGS:3400 CALLER_SAVE_REGS:2700 EVEN_REG:3400 GENERAL_REGS:3400 VFP_D0_D7_REGS:20950 VFP_LO_REGS:20950 ALL_REGS:20950 MEM:14200
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 62 to 31 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  62 r131=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r123=r131                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  22 r129=0x40010414                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  11 r113=[r123]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  12 loc r113 0>>0x10&0x1                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  15 r125=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  20 r127=zxt(r113,0x1,0x10)                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  21 r128=r127<<0x5                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  14 r124=r113&0x1f                          :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  16 r120=r125<<r124                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  17 loc r120                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  52 loc r128+r129                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  24 loc D#8                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  26 r117=[r128+r129]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  27 loc r117&r120                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  30 {cc=cmp(r117&r120,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  31 pc={(cc==0)?L50:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 6
;;   new tail = 31

;;   ======================================================
;;   -- basic block 3 from 37 to 43 -- before reload
;;   ======================================================

;;	  0--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  40 r118=[r123+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  38 [r128+r129]=r120                        :cortex_m4_a*2:@GENERAL_REGS+0(-3)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  43 {pc={(r118==0)?L50:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 37
;;   new tail = 43

;;   ======================================================
;;   -- basic block 4 from 45 to 46 -- before reload
;;   ======================================================

;;	  0--> b  0: i  45 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  46 {call [r118];return;use 0;}             :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 45
;;   new tail = 46


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_EXTI_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={2d,1u} r1={2d} r2={2d} r3={2d} r7={1d,5u} r12={2d} r13={1d,6u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,1u} r101={1d} r102={1d,5u} r103={1d,4u} r104={1d} r105={1d} r106={1d} r113={1d,3u} r117={1d,2u} r118={1d,2u} r120={1d,4u} r123={1d,2u} r124={1d,1u,1e} r125={1d,1u} r127={1d,1u} r128={1d,3u} r129={1d,3u} r131={1d,1u} 
;;    total ref usage 165{119d,45u,1e} in 33{32 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 19 2 NOTE_INSN_FUNCTION_BEG)
(note 19 3 29 2 NOTE_INSN_DELETED)
(note 29 19 6 2 NOTE_INSN_DELETED)
(debug_insn 6 29 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":506:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":507:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":508:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":509:3 -1
     (nil))
(debug_insn 10 9 62 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":512:3 -1
     (nil))
(insn 62 10 2 2 (set (reg:SI 131)
        (reg:SI 0 r0 [ hexti ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":505:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hexti ])
        (nil)))
(insn 2 62 22 2 (set (reg/v/f:SI 123 [ hexti ])
        (reg:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":505:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(insn 22 2 11 2 (set (reg:SI 129)
        (const_int 1073808404 [0x40010414])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":517:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 22 12 2 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 123 [ hexti ]) [1 hexti_9(D)->Line+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":512:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 13 2 (var_location:SI offset (and:SI (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))
        (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":512:10 -1
     (nil))
(debug_insn 13 12 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":514:3 -1
     (nil))
(insn 15 13 20 2 (set (reg:SI 125)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":514:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 15 21 2 (set (reg:SI 127 [ offset ])
        (zero_extract:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":512:10 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 21 20 14 2 (set (reg:SI 128)
        (ashift:SI (reg:SI 127 [ offset ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":517:25 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 127 [ offset ])
        (nil)))
(insn 14 21 16 2 (set (reg:SI 124)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":514:35 90 {*arm_andsi3_insn}
     (nil))
(insn 16 14 17 2 (set (reg/v:SI 120 [ maskline ])
        (ashift:SI (reg:SI 125)
            (reg:SI 124))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":514:12 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg:SI 124)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 124))
                (nil)))))
(debug_insn 17 16 18 2 (var_location:SI maskline (reg/v:SI 120 [ maskline ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":514:12 -1
     (nil))
(debug_insn 18 17 52 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":517:3 -1
     (nil))
(debug_insn 52 18 24 2 (var_location:SI D#8 (plus:SI (reg:SI 128)
        (reg:SI 129))) -1
     (nil))
(debug_insn 24 52 25 2 (var_location:SI regaddr (debug_expr:SI D#8)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":517:11 -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":518:3 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg:SI 128)
                (reg:SI 129)) [1 *regaddr_12+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":518:13 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 27 26 28 2 (var_location:SI regval (and:SI (reg:SI 117 [ _5 ])
        (reg/v:SI 120 [ maskline ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":518:10 -1
     (nil))
(debug_insn 28 27 30 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":520:3 -1
     (nil))
(insn 30 28 31 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 117 [ _5 ])
                        (reg/v:SI 120 [ maskline ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":520:6 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(jump_insn 31 30 36 2 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 50)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":520:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 50)
(note 36 31 42 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 42 36 37 3 NOTE_INSN_DELETED)
(debug_insn 37 42 40 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":523:5 -1
     (nil))
(insn 40 37 38 3 (set (reg/f:SI 118 [ _6 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 123 [ hexti ])
                (const_int 4 [0x4])) [3 hexti_9(D)->PendingCallback+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":526:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 123 [ hexti ])
        (nil)))
(insn 38 40 39 3 (set (mem/v:SI (plus:SI (reg:SI 128)
                (reg:SI 129)) [1 *regaddr_12+0 S4 A32])
        (reg/v:SI 120 [ maskline ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":523:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129)
        (expr_list:REG_DEAD (reg:SI 128)
            (expr_list:REG_DEAD (reg/v:SI 120 [ maskline ])
                (nil)))))
(debug_insn 39 38 43 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":526:5 -1
     (nil))
(jump_insn 43 39 44 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg/f:SI 118 [ _6 ])
                        (const_int 0 [0]))
                    (label_ref:SI 50)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":526:8 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 50)
(note 44 43 45 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 45 44 46 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":528:7 -1
     (nil))
(call_insn/j 46 45 47 4 (parallel [
            (call (mem:SI (reg/f:SI 118 [ _6 ]) [0 *_6 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":528:7 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg/f:SI 118 [ _6 ])
        (expr_list:REG_CALL_DECL (nil)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(barrier 47 46 50)
(code_label 50 47 51 5 67 (nil) [2 uses])
(note 51 50 64 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 64 51 0 NOTE_INSN_DELETED)

;; Function HAL_EXTI_GetPending (HAL_EXTI_GetPending, funcdef_no=335, decl_uid=8777, cgraph_uid=339, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r133 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r130 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r128 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r133 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r132 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r131 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r130 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r128 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r127 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 46 to 43 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  46 r133=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  27 r128=0x40010414                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  16 r113=[r133]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  17 loc r113 0>>0x10&0x1                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  34 r131=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  25 r126=zxt(r113,0x1,0x10)                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  26 r127=r126<<0x5                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  19 r119=r113&0x1f                          :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  20 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  22 loc 0x1<<r119                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  45 loc r127+r128                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  29 loc D#9                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  31 r116=[r127+r128]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  32 loc 0x1<<r119&r116 0>>r119              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  35 r130=r131<<r119                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  36 r132=r130&r116                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  42 r0=r132 0>>r119                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  43 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 7
;;   new tail = 43


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_EXTI_GetPending

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,3u} r116={1d,2u} r119={1d,6u,1e} r126={1d,1u} r127={1d,2u} r128={1d,2u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} 
;;    total ref usage 67{36d,30u,1e} in 32{32 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 4 2 NOTE_INSN_DELETED)
(note 4 2 24 2 NOTE_INSN_FUNCTION_BEG)
(note 24 4 37 2 NOTE_INSN_DELETED)
(note 37 24 7 2 NOTE_INSN_DELETED)
(debug_insn 7 37 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":541:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":542:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":543:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":544:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":545:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":548:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":549:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":550:3 -1
     (nil))
(debug_insn 15 14 46 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":553:3 -1
     (nil))
(insn 46 15 27 2 (set (reg:SI 133)
        (reg:SI 0 r0 [ hexti ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":540:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hexti ])
        (nil)))
(insn 27 46 16 2 (set (reg:SI 128)
        (const_int 1073808404 [0x40010414])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":560:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 27 17 2 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg:SI 133) [1 hexti_7(D)->Line+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":553:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(debug_insn 17 16 18 2 (var_location:SI offset (and:SI (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))
        (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":553:10 -1
     (nil))
(debug_insn 18 17 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":555:3 -1
     (nil))
(insn 34 18 25 2 (set (reg:SI 131)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":557:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 34 26 2 (set (reg:SI 126 [ offset ])
        (zero_extract:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":553:10 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 26 25 19 2 (set (reg:SI 127)
        (ashift:SI (reg:SI 126 [ offset ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":560:25 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 126 [ offset ])
        (nil)))
(insn 19 26 20 2 (set (reg/v:SI 119 [ linepos ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":555:11 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 20 19 21 2 (var_location:SI linepos (reg/v:SI 119 [ linepos ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":555:11 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":557:3 -1
     (nil))
(debug_insn 22 21 23 2 (var_location:SI maskline (ashift:SI (const_int 1 [0x1])
        (reg/v:SI 119 [ linepos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":557:12 -1
     (nil))
(debug_insn 23 22 45 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":560:3 -1
     (nil))
(debug_insn 45 23 29 2 (var_location:SI D#9 (plus:SI (reg:SI 127)
        (reg:SI 128))) -1
     (nil))
(debug_insn 29 45 30 2 (var_location:SI regaddr (debug_expr:SI D#9)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":560:11 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":563:3 -1
     (nil))
(insn 31 30 32 2 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg:SI 127)
                (reg:SI 128)) [1 *regaddr_11+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":563:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_DEAD (reg:SI 127)
            (nil))))
(debug_insn 32 31 33 2 (var_location:SI regval (lshiftrt:SI (and:SI (ashift:SI (const_int 1 [0x1])
                (reg/v:SI 119 [ linepos ]))
            (reg:SI 116 [ _4 ]))
        (reg/v:SI 119 [ linepos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":563:10 -1
     (nil))
(debug_insn 33 32 35 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":564:3 -1
     (nil))
(insn 35 33 36 2 (set (reg:SI 130 [ maskline ])
        (ashift:SI (reg:SI 131)
            (reg/v:SI 119 [ linepos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":557:12 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg/v:SI 119 [ linepos ]))
            (nil))))
(insn 36 35 42 2 (set (reg:SI 132)
        (and:SI (reg:SI 130 [ maskline ])
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":563:23 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ maskline ])
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(insn 42 36 43 2 (set (reg/i:SI 0 r0)
        (lshiftrt:SI (reg:SI 132)
            (reg/v:SI 119 [ linepos ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":565:1 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 132)
        (expr_list:REG_DEAD (reg/v:SI 119 [ linepos ])
            (nil))))
(insn 43 42 52 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":565:1 -1
     (nil))
(note 52 43 0 NOTE_INSN_DELETED)

;; Function HAL_EXTI_ClearPending (HAL_EXTI_ClearPending, funcdef_no=336, decl_uid=8780, cgraph_uid=340, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r128 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r127 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r128: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r128 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r127 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r125 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r123 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 33 to 29 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 r128=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  25 r127=0x40010414                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  14 r113=[r128]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  15 loc r113 0>>0x10&0x1                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  18 r123=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  23 r125=zxt(r113,0x1,0x10)                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  17 r122=r113&0x1f                          :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  24 r126=r125<<0x5                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  19 r118=r123<<r122                         :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  20 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  32 loc r126+r127                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  27 loc D#10                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  29 [r126+r127]=r118                        :cortex_m4_a*2:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 7
;;   new tail = 29


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_EXTI_ClearPending

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,3u} r118={1d,2u} r122={1d,1u,1e} r123={1d,1u} r125={1d,1u} r126={1d,2u} r127={1d,2u} r128={1d,1u} 
;;    total ref usage 55{33d,21u,1e} in 23{23 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 4 2 NOTE_INSN_DELETED)
(note 4 2 22 2 NOTE_INSN_FUNCTION_BEG)
(note 22 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 22 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":576:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":577:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":578:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":581:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":582:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":583:3 -1
     (nil))
(debug_insn 13 12 33 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":586:3 -1
     (nil))
(insn 33 13 25 2 (set (reg:SI 128)
        (reg:SI 0 r0 [ hexti ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":575:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hexti ])
        (nil)))
(insn 25 33 14 2 (set (reg:SI 127)
        (const_int 1073808404 [0x40010414])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":591:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 25 15 2 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg:SI 128) [1 hexti_6(D)->Line+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":586:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(debug_insn 15 14 16 2 (var_location:SI offset (and:SI (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))
        (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":586:10 -1
     (nil))
(debug_insn 16 15 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":588:3 -1
     (nil))
(insn 18 16 23 2 (set (reg:SI 123)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":588:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 18 17 2 (set (reg:SI 125 [ offset ])
        (zero_extract:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":586:10 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 17 23 24 2 (set (reg:SI 122)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":588:35 90 {*arm_andsi3_insn}
     (nil))
(insn 24 17 19 2 (set (reg:SI 126)
        (ashift:SI (reg:SI 125 [ offset ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":591:25 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 125 [ offset ])
        (nil)))
(insn 19 24 20 2 (set (reg/v:SI 118 [ maskline ])
        (ashift:SI (reg:SI 123)
            (reg:SI 122))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":588:12 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 123)
        (expr_list:REG_DEAD (reg:SI 122)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 122))
                (nil)))))
(debug_insn 20 19 21 2 (var_location:SI maskline (reg/v:SI 118 [ maskline ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":588:12 -1
     (nil))
(debug_insn 21 20 32 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":591:3 -1
     (nil))
(debug_insn 32 21 27 2 (var_location:SI D#10 (plus:SI (reg:SI 126)
        (reg:SI 127))) -1
     (nil))
(debug_insn 27 32 28 2 (var_location:SI regaddr (debug_expr:SI D#10)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":591:11 -1
     (nil))
(debug_insn 28 27 29 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":594:3 -1
     (nil))
(insn 29 28 39 2 (set (mem/v:SI (plus:SI (reg:SI 126)
                (reg:SI 127)) [1 *regaddr_9+0 S4 A32])
        (reg/v:SI 118 [ maskline ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":594:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127)
        (expr_list:REG_DEAD (reg:SI 126)
            (expr_list:REG_DEAD (reg/v:SI 118 [ maskline ])
                (nil)))))
(note 39 29 0 NOTE_INSN_DELETED)

;; Function HAL_EXTI_GenerateSWI (HAL_EXTI_GenerateSWI, funcdef_no=337, decl_uid=8782, cgraph_uid=341, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r127 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r124 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r121 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000


Pass 1 for finding pseudo/allocno costs

    r127: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r127 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r126 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r125 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r124 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r121 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 31 to 27 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  31 r127=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  23 r126=0x40010410                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  12 r113=[r127]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  13 loc r113 0>>0x10&0x1                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  16 r122=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  21 r124=zxt(r113,0x1,0x10)                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  15 r121=r113&0x1f                          :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  22 r125=r124<<0x5                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  17 r118=r122<<r121                         :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  18 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  30 loc r125+r126                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  25 loc D#11                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  27 [r125+r126]=r118                        :cortex_m4_a*2:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 27


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_EXTI_GenerateSWI

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,3u} r118={1d,2u} r121={1d,1u,1e} r122={1d,1u} r124={1d,1u} r125={1d,2u} r126={1d,2u} r127={1d,1u} 
;;    total ref usage 55{33d,21u,1e} in 22{22 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 20 2 NOTE_INSN_FUNCTION_BEG)
(note 20 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 20 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":605:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":606:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":607:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":610:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":611:3 -1
     (nil))
(debug_insn 11 10 31 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":614:3 -1
     (nil))
(insn 31 11 23 2 (set (reg:SI 127)
        (reg:SI 0 r0 [ hexti ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":604:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hexti ])
        (nil)))
(insn 23 31 12 2 (set (reg:SI 126)
        (const_int 1073808400 [0x40010410])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":618:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 23 13 2 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg:SI 127) [1 hexti_6(D)->Line+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":614:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(debug_insn 13 12 14 2 (var_location:SI offset (and:SI (lshiftrt:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))
        (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":614:10 -1
     (nil))
(debug_insn 14 13 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":616:3 -1
     (nil))
(insn 16 14 21 2 (set (reg:SI 122)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":616:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 16 15 2 (set (reg:SI 124 [ offset ])
        (zero_extract:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":614:10 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 15 21 22 2 (set (reg:SI 121)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":616:35 90 {*arm_andsi3_insn}
     (nil))
(insn 22 15 17 2 (set (reg:SI 125)
        (ashift:SI (reg:SI 124 [ offset ])
            (const_int 5 [0x5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":618:28 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 124 [ offset ])
        (nil)))
(insn 17 22 18 2 (set (reg/v:SI 118 [ maskline ])
        (ashift:SI (reg:SI 122)
            (reg:SI 121))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":616:12 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 122)
        (expr_list:REG_DEAD (reg:SI 121)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 121))
                (nil)))))
(debug_insn 18 17 19 2 (var_location:SI maskline (reg/v:SI 118 [ maskline ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":616:12 -1
     (nil))
(debug_insn 19 18 30 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":618:3 -1
     (nil))
(debug_insn 30 19 25 2 (var_location:SI D#11 (plus:SI (reg:SI 125)
        (reg:SI 126))) -1
     (nil))
(debug_insn 25 30 26 2 (var_location:SI regaddr (debug_expr:SI D#11)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":618:11 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":619:3 -1
     (nil))
(insn 27 26 37 2 (set (mem/v:SI (plus:SI (reg:SI 125)
                (reg:SI 126)) [1 *regaddr_9+0 S4 A128])
        (reg/v:SI 118 [ maskline ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_exti.c":619:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg:SI 125)
            (expr_list:REG_DEAD (reg/v:SI 118 [ maskline ])
                (nil)))))
(note 37 27 0 NOTE_INSN_DELETED)
