# ðŸª› 3.3 é…ç·šæŠ€è¡“ã®é€²åŒ–ã¨å¤šå±¤é…ç·šæ§‹é€   
# ðŸª› 3.3 Interconnect Technology Evolution and Multilevel Wiring

---

## ðŸ§­ æ¦‚è¦ï½œOverview

æœ¬ç¯€ã§ã¯ã€CMOSã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°ã‚’æ”¯ãˆãŸ**é…ç·šææ–™ãƒ»æ§‹é€ ã®é€²åŒ–**ã«ç„¦ç‚¹ã‚’å½“ã¦ã€  
ç‰¹ã«ä»¥ä¸‹ã®æŠ€è¡“è¦ç´ ã‚’ä¸­å¿ƒã«æ•´ç†ã—ã¾ã™ï¼š

- **Al â†’ Cuã¸ã®ææ–™é€²åŒ–**
- **Wãƒ—ãƒ©ã‚°ãƒ»Ti/TiNãƒãƒªã‚¢å±¤ã®å°Žå…¥**
- **å¤šå±¤é…ç·šåŒ–ï¼ˆM1ã€œM6ï¼‰ã¨è¨­è¨ˆåˆ¶ç´„**
- **RCé…å»¶ã¨Low-kææ–™ã®å°Žå…¥**
- **CMPï¼ˆChemical Mechanical Polishingï¼‰ã®å½¹å‰²**

> This section focuses on interconnect innovations that supported CMOS scaling,  
> including Al/Cu transition, W plugs, barrier layers, multilevel routing, RC delay, and CMP.

---

## ðŸ“ å„ä¸–ä»£ã®é…ç·šãƒ—ãƒ­ã‚»ã‚¹æ¯”è¼ƒï½œInterconnect Process by Node

| ãƒŽãƒ¼ãƒ‰ / Node | ææ–™ / Metal | ãƒ—ãƒ©ã‚° / Plug | ãƒãƒªã‚¢ / Barrier | CMP | å‚™è€ƒ / Notes |
|---------------|--------------|----------------|------------------|-----|--------------|
| 0.5Âµm         | Al           | ãªã—            | ãªã—              | Ã—   | 6ã‚¤ãƒ³ãƒ, LOCOS, SOGå±¤ã‚ã‚Š |
| 0.35Âµm        | Al           | Wãƒ—ãƒ©ã‚°å°Žå…¥     | Tiï¼ˆã‚¹ãƒ‘ãƒƒã‚¿ï¼‰    | â–³   | HDPé…¸åŒ–è†œã¨ã®ä½µç”¨é–‹å§‹ |
| 0.25Âµm        | Al-Cu        | Wãƒ—ãƒ©ã‚°ä¸»æµ     | Ti/TiNï¼ˆIMPï¼‰     | â—‹   | STIæŽ¡ç”¨, CMPæ™®åŠé–‹å§‹ |
| 0.18Âµm        | Al-Cu        | Wãƒ—ãƒ©ã‚°         | Ti/TiN            | â—‹   | é«˜ARå¯¾å¿œã®IMP/ãƒªãƒ‹ã‚¢å°Žå…¥ |
| 0.13Âµm        | Cu           | ãƒ€ãƒžã‚·ãƒ³æ§‹é€      | Ta/TaNï¼ˆãƒ©ã‚¤ãƒŠï¼‰   | â—Ž   | ãƒ‡ãƒ¥ã‚¢ãƒ«ãƒ€ãƒžã‚·ãƒ³é–‹å§‹ |
| 90nm          | Cu           | ãƒ€ãƒžã‚·ãƒ³æ§‹é€      | Ta/TaN            | â—Ž   | Low-kçµ¶ç¸è†œæœ¬æ ¼å°Žå…¥ |

> â€» Wãƒ—ãƒ©ã‚° = ã‚¿ãƒ³ã‚°ã‚¹ãƒ†ãƒ³ãƒ—ãƒ©ã‚°ï¼ˆTungsten Plugï¼‰  
> â€» IMP = ã‚¤ã‚ªãƒ³åŒ–ãƒ¡ã‚¿ãƒ«ãƒ—ãƒ©ã‚ºãƒžã‚¹ãƒ‘ãƒƒã‚¿ï¼ˆé«˜ã‚¢ã‚¹ãƒšã‚¯ãƒˆæ¯”å¯¾å¿œï¼‰

---

## âš™ï¸ Alã‹ã‚‰Cuã¸ã®é…ç·šææ–™ã®å¤‰é·ï½œMetal Transition: Al â†’ Cu

### â–¶ Alã®ç‰¹å¾´ã¨é™ç•Œï½œAluminum and Its Limitations

- **åŠ å·¥æ€§ãƒ»æŽ¥åˆæ€§ã«å„ªã‚Œã‚‹**ãŒã€EMï¼ˆã‚¨ãƒ¬ã‚¯ãƒˆãƒ­ãƒžã‚¤ã‚°ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ï¼‰ã«å¼±ã„  
- é«˜å¯†åº¦é…ç·šã§ã¯ã€**æŠµæŠ—ä¸Šæ˜‡ãƒ»å¯¿å‘½ä½Žä¸‹**ãŒå•é¡Œã«

> Al is easy to process but suffers from **EM degradation**, limiting reliability at scaled nodes.

---

### â–¶ Al-Cuåˆé‡‘ã®å°Žå…¥ï½œAl-Cu Alloy Adoption

- Cuã‚’å¾®é‡æ·»åŠ ï¼ˆ~0.5wt%ï¼‰ã—ã¦ã€**EMè€æ€§ã‚’æ”¹å–„**  
- ãƒ—ãƒ­ã‚»ã‚¹äº’æ›æ€§ãŒé«˜ãã€Wãƒ—ãƒ©ã‚°ã¨ã‚‚çµ„ã¿åˆã‚ã›ã‚„ã™ã„  
- Ti/TiNãƒãƒªã‚¢ã‚’è¿½åŠ ã—ã¦æ‹¡æ•£é˜²æ­¢

> Al-Cu alloy improved EM resistance and was compatible with **W plugs and barrier stack** processes.

---

### â–¶ Cué…ç·šã¨ãƒ€ãƒžã‚·ãƒ³ï½œCu and Damascene Process

- 0.13Âµmä»¥é™ã€**Cué…ç·šï¼‹ãƒ‡ãƒ¥ã‚¢ãƒ«ãƒ€ãƒžã‚·ãƒ³æ§‹é€ **ãŒä¸»æµ  
- Ta/TaNã§æ‹¡æ•£é˜²æ­¢ â†’ Cuã‚¨ãƒƒãƒãƒ³ã‚°å›°é›£ â†’ **åŸ‹è¾¼ãƒ»CMPæ–¹å¼ã¸ç§»è¡Œ**

> Cu requires **diffusion barriers** and **inlaid damascene patterning** due to its poor etchability.

---

## ðŸ”© Wãƒ—ãƒ©ã‚°ã¨ãƒãƒªã‚¢å±¤ã®å½¹å‰²ï½œW Plugs and Barrier Films

### â–¶ Wãƒ—ãƒ©ã‚°ï¼šé«˜ARã®ç©´åŸ‹ã‚æŠ€è¡“

- æŽ¥ç¶šå­”ï¼ˆã‚³ãƒ³ã‚¿ã‚¯ãƒˆãƒ›ãƒ¼ãƒ«ï¼‰ã®ARãŒé«˜ããªã‚‹ã«ã¤ã‚Œã€**ã‚¹ãƒ‘ãƒƒã‚¿Alã§ã¯åŸ‹ã¾ã‚‰ãªã„**  
- â†’ **Wãƒ—ãƒ©ã‚°**ï¼šCVD-W + CMPã«ã‚ˆã‚Šä¸‹å±¤æŽ¥ç¶šã‚’å®Ÿç¾  
- ä¸‹åœ°ã«**Ti/TiN**ãƒãƒªã‚¢ï¼ˆã‚¹ãƒ‘ãƒƒã‚¿ or IMPï¼‰

> W plug fills high-aspect contact holes with **conformal deposition** and provides robust interconnects.

---

### â–¶ ãƒãƒªã‚¢ï¼šé‡‘å±žæ‹¡æ•£ã®æŠ‘åˆ¶

- Al/Cu/Wãªã©ãŒSiã‚„é…¸åŒ–è†œã¸æ‹¡æ•£ã™ã‚‹ã¨ã€**æŽ¥åˆä¸è‰¯ãƒ»ãƒªãƒ¼ã‚¯å¢—åŠ **  
- Ti, TiN, Ta, TaNã¯**æ‹¡æ•£ãƒãƒªã‚¢ï¼‹æŽ¥ç€å±¤**ã¨ã—ã¦æ©Ÿèƒ½  
- ç‰¹ã«Cuã§ã¯**Ta/TaNãƒ©ã‚¤ãƒŠï¼ˆãƒãƒªã‚¢ï¼‹ã‚·ãƒ¼ãƒ‰å±¤ï¼‰**ãŒå¿…é ˆ

> Barrier films prevent **metal diffusion and adhesion failure**,  
> crucial for Cu interconnect integrity.

---

## â±ï¸ RCé…å»¶ã¨Low-kææ–™ï½œRC Delay and Low-k Dielectrics

- é…ç·šå¾®ç´°åŒ–ã§ã€**æŠµæŠ—Râ†‘ Ã— å¯„ç”Ÿå®¹é‡Câ†‘** â†’ RCé…å»¶ãŒä¸»å› ã«  
- è§£æ±ºç­–ï¼š
  - **å¤šå±¤é…ç·šåŒ–ï¼ˆä¾‹ï¼šM1ã€œM5ï¼‰**
  - **Low-kææ–™**ï¼ˆSiOâ‚‚ â†’ SiOF, CDO, SiCOHãªã©ï¼‰

> RC delay becomes a bottleneck; low-k dielectrics reduce **capacitance** and improve speed.

---

## ðŸ§¼ CMPï¼šå¤šå±¤é…ç·šã‚’æ”¯ãˆã‚‹å¹³å¦åŒ–æŠ€è¡“

### â–¶ CMPï¼ˆChemical Mechanical Polishingï¼‰

- Cuãƒ»Wãƒ»é…¸åŒ–è†œã‚’**é¸æŠžçš„ã«ç ”ç£¨**ã—ã¦è¡¨é¢ã‚’ãƒ•ãƒ©ãƒƒãƒˆã«æ•´ãˆã‚‹  
- STIãƒ»Wãƒ—ãƒ©ã‚°ãƒ»ãƒ€ãƒžã‚·ãƒ³ã«å¿…é ˆ

> CMP flattens surfaces by **chemical + mechanical action**, enabling advanced patterning.

---

## ðŸ§  æœ¬ç¯€ã¾ã¨ã‚ï½œSummary

| è¦³ç‚¹ | è¦ç‚¹ |
|------|------|
| Al â†’ Cu | EMè€æ€§ãƒ»ä½ŽRCæ€§èƒ½å‘ä¸Šã®ãŸã‚ã€0.13Âµmä»¥é™CuåŒ– |
| Wãƒ—ãƒ©ã‚° | é«˜ARãƒ›ãƒ¼ãƒ«ã‚’CVD-Wã§åŸ‹ã‚ã‚‹å®šç•ªæŠ€è¡“ |
| Ti/TiNãƒ»Ta/TaN | æ‹¡æ•£é˜²æ­¢ï¼‹æŽ¥ç€æ€§å‘ä¸Šã€‚IMPã‚„ãƒ©ã‚¤ãƒŠæˆè†œã«é‡è¦ |
| Low-kå°Žå…¥ | RCä½Žæ¸›ã€é€Ÿåº¦å‘ä¸Šã®ãŸã‚èª˜é›»çŽ‡ã®ä½Žã„ææ–™ã¸ç§»è¡Œ |
| CMP | å¤šå±¤åŒ–ãƒ»ç²¾å¯†æ§‹é€ åŒ–ã«æ¬ ã‹ã›ãªã„å¹³å¦åŒ–æŠ€è¡“ |

---

## ðŸ“˜ æ¬¡ç¯€ã¸ã®æŽ¥ç¶šï½œLead-in to Section 3.4

ðŸ‘‰ æ¬¡ç¯€ [**3.4 ã°ã‚‰ã¤ãã¨ä¿¡é ¼æ€§ã®é™ç•Œ**](./3.4_variation_and_reliability.md) ã§ã¯ã€  
**DIBLã€ãƒªãƒ¼ã‚¯é›»æµã€ãƒ›ãƒƒãƒˆã‚­ãƒ£ãƒªã‚¢ã€NBTI**ãªã©ã€ã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°ã«ä¼´ã†**ä¿¡é ¼æ€§å•é¡Œã¨ã°ã‚‰ã¤ã**ã‚’è§£èª¬ã—ã¾ã™ã€‚

> Section [3.4](./3.4_variation_and_reliability.md) explores reliability degradation and process variation issues in sub-100nm CMOS.
