# Tiny Tapeout project information
project:
  title:        "The James Retro Byte 8 computer"      # Project title
  author:       "James Ridey"      # Your name
  discord:      "AeroX2"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A 8bit microprocessor built from the ground up (nand2tetris)"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_aerox2_jrb8_computer"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "alu.sv"
    - "cmp.sv"
    - "cu.sv"
    - "jmp.sv"
    - "spi.sv"
    - "tt_um_aerox2_jrb8_computer.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "input bit 0"
  ui[1]: "input bit 1"
  ui[2]: "input bit 2"
  ui[3]: "input bit 3"
  ui[4]: "input bit 4"
  ui[5]: "input bit 5"
  ui[6]: "input bit 6"
  ui[7]: "input bit 7"

  # Outputs
  uo[0]: "output bit 0"
  uo[1]: "output bit 1"
  uo[2]: "output bit 2"
  uo[3]: "output bit 3"
  uo[4]: "output bit 4"
  uo[5]: "output bit 5"
  uo[6]: "output bit 6"
  uo[7]: "output bit 7"

  # Bidirectional pins
  uio[0]: "cs rom"
  uio[1]: "mosi"
  uio[2]: "miso"
  uio[3]: "sck"
  uio[4]: "cs ram"
  uio[5]: ""
  uio[6]: ""
  uio[7]: "24 addressing bit mode"

# Do not change!
yaml_version: 6