INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix convolution/matrix convolution/matrix convolution.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" into library blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_4
INFO: [VRFC 10-311] analyzing module write_netlist_v8_4
INFO: [VRFC 10-311] analyzing module read_netlist_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix convolution/matrix convolution/matrix convolution.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix convolution/matrix convolution/matrix convolution.srcs/sources_1/new/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/generic mac/generic mac.srcs/sources_1/new/mac_generic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_generic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix Multiplication/Matrix Multiplication.srcs/sources_1/new/matrix_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/mux_generic/mux_generic.srcs/sources_1/new/mux_g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_g
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix convolution/matrix convolution/matrix convolution.srcs/sources_1/new/conv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix convolution/matrix convolution/matrix convolution.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix convolution/matrix convolution/matrix convolution.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix convolution/matrix convolution/matrix convolution.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_4
INFO: [VRFC 10-3107] analyzing entity 'c_reg_fd_v12_0_4_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_reg_fd_v12_0_4'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix convolution/matrix convolution/matrix convolution.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e2_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_wrapper_v3_0_4'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix convolution/matrix convolution/matrix convolution.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_4
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_4_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_4'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix convolution/matrix convolution/matrix convolution.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_4
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_rtl'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_synth'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_4_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_4'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix convolution/matrix convolution/matrix convolution.ip_user_files/ipstatic/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_4
INFO: [VRFC 10-3107] analyzing entity 'xbip_addsub_v3_0_4_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_addsub_v3_0_4'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix convolution/matrix convolution/matrix convolution.ip_user_files/ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_11
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_11_lut6_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_11_base_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_11_fabric_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_11_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_11_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_11'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix convolution/matrix convolution/matrix convolution.ip_user_files/ipstatic/hdl/c_gate_bit_v12_0_vh_rfs.vhd" into library c_gate_bit_v12_0_4
INFO: [VRFC 10-3107] analyzing entity 'c_gate_bit_tile'
INFO: [VRFC 10-3107] analyzing entity 'c_gate_bit_tier'
INFO: [VRFC 10-3107] analyzing entity 'c_gate_bit_v12_0_4_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_gate_bit_v12_0_4'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix convolution/matrix convolution/matrix convolution.ip_user_files/ipstatic/hdl/xbip_counter_v3_0_vh_rfs.vhd" into library xbip_counter_v3_0_4
INFO: [VRFC 10-3107] analyzing entity 'dsp48_counter'
INFO: [VRFC 10-3107] analyzing entity 'fabric_counter'
INFO: [VRFC 10-3107] analyzing entity 'xbip_counter_v3_0_4_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_counter_v3_0_4'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix convolution/matrix convolution/matrix convolution.ip_user_files/ipstatic/hdl/c_counter_binary_v12_0_vh_rfs.vhd" into library c_counter_binary_v12_0_11
INFO: [VRFC 10-3107] analyzing entity 'c_counter_binary_v12_0_11_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_counter_binary_v12_0_11_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_counter_binary_v12_0_11'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Final_Year_Prject/Codes/Image-Classification-using-CNN-on-FPGA/Verilog Modules using Vivado/Matrix convolution/matrix convolution/matrix convolution.srcs/sources_1/ip/c_counter_binary_0/sim/c_counter_binary_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_counter_binary_0'
