(module PANASONIC_G (layer F.Cu) (tedit 0)
  (descr "<b>Panasonic Aluminium Electrolytic Capacitor VS-Serie Package G</b>")
  (fp_text reference C17 (at -5.5 -1.45 -90) (layer F.SilkS)
    (effects (font (size 0.77216 0.77216) (thickness 0.061772)) (justify left bottom))
  )
  (fp_text value 100ÂµF/35V (at -2.55 2.675) (layer F.Fab) hide
    (effects (font (size 0.9652 0.9652) (thickness 0.08128)) (justify left bottom))
  )
  (fp_line (start -5.1 -5.1) (end 2.8 -5.1) (layer F.Fab) (width 0.1016))
  (fp_line (start 2.8 -5.1) (end 5.1 -2.8) (layer F.Fab) (width 0.1016))
  (fp_line (start 5.1 -2.8) (end 5.1 2.8) (layer F.Fab) (width 0.1016))
  (fp_line (start 5.1 2.8) (end 2.8 5.1) (layer F.Fab) (width 0.1016))
  (fp_line (start 2.8 5.1) (end -5.1 5.1) (layer F.Fab) (width 0.1016))
  (fp_line (start -5.1 5.1) (end -5.1 -5.1) (layer F.Fab) (width 0.1016))
  (fp_line (start -5.1 -1) (end -5.1 -5.1) (layer F.SilkS) (width 0.1016))
  (fp_line (start -5.1 -5.1) (end 2.8 -5.1) (layer F.SilkS) (width 0.1016))
  (fp_line (start 2.8 -5.1) (end 5.1 -2.8) (layer F.SilkS) (width 0.1016))
  (fp_line (start 5.1 -2.8) (end 5.1 -1) (layer F.SilkS) (width 0.1016))
  (fp_line (start 5.1 1) (end 5.1 2.8) (layer F.SilkS) (width 0.1016))
  (fp_line (start 5.1 2.8) (end 2.8 5.1) (layer F.SilkS) (width 0.1016))
  (fp_line (start 2.8 5.1) (end -5.1 5.1) (layer F.SilkS) (width 0.1016))
  (fp_line (start -5.1 5.1) (end -5.1 1) (layer F.SilkS) (width 0.1016))
  (fp_arc (start 0 0) (end -4.85 1) (angle -156.699401) (layer F.SilkS) (width 0.1016))
  (fp_arc (start 0 0) (end -4.85 -1) (angle 156.699401) (layer F.SilkS) (width 0.1016))
  (fp_line (start -3.25 -3.7) (end -3.25 3.65) (layer F.Fab) (width 0.1016))
  (fp_circle (center 0 0) (end 4.95 0) (layer F.Fab) (width 0.1016))
  (fp_poly (pts (xy -5.85 0.45) (xy -4.9 0.45) (xy -4.9 -0.45) (xy -5.85 -0.45)) (layer F.Fab) (width 0))
  (fp_poly (pts (xy 4.9 0.45) (xy 5.85 0.45) (xy 5.85 -0.45) (xy 4.9 -0.45)) (layer F.Fab) (width 0))
  (fp_poly (pts (xy -3.3 -3.6) (xy -4.05 -2.75) (xy -4.65 -1.55) (xy -4.85 -0.45)
    (xy -4.85 0.45) (xy -4.65 1.55) (xy -4.05 2.75) (xy -3.3 3.6)
    (xy -3.3 -3.55)) (layer F.Fab) (width 0))
  (pad - smd rect (at -4.25 0) (size 3.9 1.6) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.0508))
  (pad + smd rect (at 4.25 0) (size 3.9 1.6) (layers F.Cu F.Paste F.Mask)
    (solder_mask_margin 0.0508))
)
