

================================================================
== Vitis HLS Report for 'decision_function_5'
================================================================
* Date:           Thu Jan 23 13:48:16 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read2130 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read21" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read2029 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read20" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_366 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_367 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_368 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_369 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_370 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read1322 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read1221 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read1120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 28 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 29 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 30 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read2029, i18 91433" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_129 = icmp_slt  i18 %p_read2029, i18 79143" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_129' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_130 = icmp_slt  i18 %p_read_368, i18 8702" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_130' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_131 = icmp_slt  i18 %p_read211, i18 1672" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_131' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_132 = icmp_slt  i18 %p_read413, i18 57931" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_132' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_133 = icmp_slt  i18 %p_read_369, i18 80233" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_133' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_134 = icmp_slt  i18 %p_read110, i18 40764" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_134' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_135 = icmp_slt  i18 %p_read312, i18 35958" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_135' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_136 = icmp_slt  i18 %p_read716, i18 486" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_136' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_137 = icmp_slt  i18 %p_read_369, i18 56594" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_137' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_138 = icmp_slt  i18 %p_read_369, i18 87420" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_138' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_139 = icmp_slt  i18 %p_read716, i18 490" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_139' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_140 = icmp_slt  i18 %p_read918, i18 10" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_140' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_141 = icmp_slt  i18 %p_read110, i18 220372" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_141' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_142 = icmp_slt  i18 %p_read514, i18 668" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_142' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_143 = icmp_slt  i18 %p_read_370, i18 250" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_143' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_144 = icmp_slt  i18 %p_read_367, i18 433" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_144' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_145 = icmp_slt  i18 %p_read1120, i18 1022" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_145' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_146 = icmp_slt  i18 %p_read1322, i18 59" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_146' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_147 = icmp_slt  i18 %p_read1019, i18 144" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_147' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_148 = icmp_slt  i18 %p_read615, i18 314" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_148' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_149 = icmp_slt  i18 %p_read817, i18 57" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_149' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_150 = icmp_slt  i18 %p_read2130, i18 86529" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_150' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.13ns)   --->   "%icmp_ln86_151 = icmp_slt  i18 %p_read, i18 297" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_151' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.13ns)   --->   "%icmp_ln86_152 = icmp_slt  i18 %p_read1221, i18 101" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_152' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (2.13ns)   --->   "%icmp_ln86_153 = icmp_slt  i18 %p_read_368, i18 8549" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_153' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.13ns)   --->   "%icmp_ln86_154 = icmp_slt  i18 %p_read817, i18 69" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_154' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (2.13ns)   --->   "%icmp_ln86_155 = icmp_slt  i18 %p_read413, i18 76585" [firmware/BDT.h:86]   --->   Operation 58 'icmp' 'icmp_ln86_155' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (2.13ns)   --->   "%icmp_ln86_156 = icmp_slt  i18 %p_read_366, i18 28" [firmware/BDT.h:86]   --->   Operation 59 'icmp' 'icmp_ln86_156' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (2.13ns)   --->   "%icmp_ln86_157 = icmp_slt  i18 %p_read817, i18 55" [firmware/BDT.h:86]   --->   Operation 60 'icmp' 'icmp_ln86_157' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (2.13ns)   --->   "%icmp_ln86_158 = icmp_slt  i18 %p_read110, i18 208002" [firmware/BDT.h:86]   --->   Operation 61 'icmp' 'icmp_ln86_158' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.97ns)   --->   "%and_ln102_123 = and i1 %icmp_ln86_131, i1 %icmp_ln86_129" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_123' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_61 = xor i1 %icmp_ln86_129, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_61" [firmware/BDT.h:104]   --->   Operation 64 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_24)   --->   "%xor_ln104_63 = xor i1 %icmp_ln86_131, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_63' <Predicate = (icmp_ln86_129)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_24 = and i1 %icmp_ln86_129, i1 %xor_ln104_63" [firmware/BDT.h:104]   --->   Operation 66 'and' 'and_ln104_24' <Predicate = (icmp_ln86_129)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln102_124 = and i1 %icmp_ln86_132, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_124' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns)   --->   "%and_ln102_127 = and i1 %icmp_ln86_135, i1 %and_ln102_123" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_127' <Predicate = (and_ln102_123 & icmp_ln86_129)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_67 = xor i1 %icmp_ln86_135, i1 1" [firmware/BDT.h:104]   --->   Operation 69 'xor' 'xor_ln104_67' <Predicate = (and_ln102_123 & icmp_ln86_129)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.97ns)   --->   "%and_ln102_128 = and i1 %icmp_ln86_136, i1 %and_ln104_24" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_128' <Predicate = (icmp_ln86_129)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_127)   --->   "%and_ln102_135 = and i1 %icmp_ln86_143, i1 %and_ln102_127" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_135' <Predicate = (and_ln102_123 & icmp_ln86_129)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_151 = and i1 %icmp_ln86_144, i1 %xor_ln104_67" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_151' <Predicate = (and_ln102_123 & icmp_ln86_129)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_136 = and i1 %and_ln102_151, i1 %and_ln102_123" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_136' <Predicate = (and_ln102_123 & icmp_ln86_129)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_127)   --->   "%xor_ln117 = xor i1 %and_ln102_135, i1 1" [firmware/BDT.h:117]   --->   Operation 74 'xor' 'xor_ln117' <Predicate = (and_ln102_123 & icmp_ln86_129)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_127)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 75 'zext' 'zext_ln117' <Predicate = (and_ln102_123 & icmp_ln86_129)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_127, i1 %and_ln102_136" [firmware/BDT.h:117]   --->   Operation 76 'or' 'or_ln117' <Predicate = (and_ln102_123 & icmp_ln86_129)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_127)   --->   "%select_ln117 = select i1 %and_ln102_127, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 77 'select' 'select_ln117' <Predicate = (and_ln102_123 & icmp_ln86_129)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_127)   --->   "%select_ln117_126 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 78 'select' 'select_ln117_126' <Predicate = (and_ln102_123 & icmp_ln86_129)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_127)   --->   "%zext_ln117_12 = zext i2 %select_ln117_126" [firmware/BDT.h:117]   --->   Operation 79 'zext' 'zext_ln117_12' <Predicate = (and_ln102_123 & icmp_ln86_129)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_127 = select i1 %and_ln102_123, i3 %zext_ln117_12, i3 4" [firmware/BDT.h:117]   --->   Operation 80 'select' 'select_ln117_127' <Predicate = (icmp_ln86_129)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.97ns)   --->   "%or_ln117_122 = or i1 %and_ln102_123, i1 %and_ln102_128" [firmware/BDT.h:117]   --->   Operation 81 'or' 'or_ln117_122' <Predicate = (icmp_ln86_129)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.02>
ST_3 : Operation 82 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 82 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_130, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_23)   --->   "%xor_ln104_62 = xor i1 %icmp_ln86_130, i1 1" [firmware/BDT.h:104]   --->   Operation 84 'xor' 'xor_ln104_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_23 = and i1 %xor_ln104_62, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 85 'and' 'and_ln104_23' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_25)   --->   "%xor_ln104_64 = xor i1 %icmp_ln86_132, i1 1" [firmware/BDT.h:104]   --->   Operation 86 'xor' 'xor_ln104_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_25 = and i1 %and_ln104, i1 %xor_ln104_64" [firmware/BDT.h:104]   --->   Operation 87 'and' 'and_ln104_25' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.97ns)   --->   "%and_ln102_126 = and i1 %icmp_ln86_134, i1 %and_ln104_23" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_126' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_27)   --->   "%xor_ln104_66 = xor i1 %icmp_ln86_134, i1 1" [firmware/BDT.h:104]   --->   Operation 89 'xor' 'xor_ln104_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_27 = and i1 %and_ln104_23, i1 %xor_ln104_66" [firmware/BDT.h:104]   --->   Operation 90 'and' 'and_ln104_27' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_131)   --->   "%xor_ln104_68 = xor i1 %icmp_ln86_136, i1 1" [firmware/BDT.h:104]   --->   Operation 91 'xor' 'xor_ln104_68' <Predicate = (icmp_ln86_129)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.97ns)   --->   "%and_ln102_129 = and i1 %icmp_ln86_137, i1 %and_ln102_124" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_129' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.97ns)   --->   "%and_ln102_130 = and i1 %icmp_ln86_138, i1 %and_ln104_25" [firmware/BDT.h:102]   --->   Operation 93 'and' 'and_ln102_130' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_129)   --->   "%and_ln102_137 = and i1 %icmp_ln86_145, i1 %and_ln102_128" [firmware/BDT.h:102]   --->   Operation 94 'and' 'and_ln102_137' <Predicate = (icmp_ln86_129 & or_ln117_122)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_131)   --->   "%and_ln102_152 = and i1 %icmp_ln86_146, i1 %xor_ln104_68" [firmware/BDT.h:102]   --->   Operation 95 'and' 'and_ln102_152' <Predicate = (icmp_ln86_129)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_131)   --->   "%and_ln102_138 = and i1 %and_ln102_152, i1 %and_ln104_24" [firmware/BDT.h:102]   --->   Operation 96 'and' 'and_ln102_138' <Predicate = (icmp_ln86_129)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_133)   --->   "%and_ln102_139 = and i1 %icmp_ln86_147, i1 %and_ln102_129" [firmware/BDT.h:102]   --->   Operation 97 'and' 'and_ln102_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_129)   --->   "%or_ln117_121 = or i1 %and_ln102_123, i1 %and_ln102_137" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_121' <Predicate = (icmp_ln86_129 & or_ln117_122)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_129)   --->   "%select_ln117_128 = select i1 %or_ln117_121, i3 %select_ln117_127, i3 5" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_128' <Predicate = (icmp_ln86_129 & or_ln117_122)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_131)   --->   "%or_ln117_123 = or i1 %or_ln117_122, i1 %and_ln102_138" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_123' <Predicate = (icmp_ln86_129)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_129 = select i1 %or_ln117_122, i3 %select_ln117_128, i3 6" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_129' <Predicate = (icmp_ln86_129)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_131)   --->   "%select_ln117_130 = select i1 %or_ln117_123, i3 %select_ln117_129, i3 7" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_130' <Predicate = (icmp_ln86_129)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_131)   --->   "%zext_ln117_13 = zext i3 %select_ln117_130" [firmware/BDT.h:117]   --->   Operation 103 'zext' 'zext_ln117_13' <Predicate = (icmp_ln86_129)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_133)   --->   "%or_ln117_124 = or i1 %icmp_ln86_129, i1 %and_ln102_139" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_131 = select i1 %icmp_ln86_129, i4 %zext_ln117_13, i4 8" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_131' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.97ns)   --->   "%or_ln117_125 = or i1 %icmp_ln86_129, i1 %and_ln102_129" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_125' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_133)   --->   "%select_ln117_132 = select i1 %or_ln117_124, i4 %select_ln117_131, i4 9" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_133 = select i1 %or_ln117_125, i4 %select_ln117_132, i4 10" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_133' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.97ns)   --->   "%or_ln117_127 = or i1 %icmp_ln86_129, i1 %and_ln102_124" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_127' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.97ns)   --->   "%or_ln117_131 = or i1 %icmp_ln86_129, i1 %and_ln104" [firmware/BDT.h:117]   --->   Operation 110 'or' 'or_ln117_131' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 111 [1/1] (0.97ns)   --->   "%and_ln102_125 = and i1 %icmp_ln86_133, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 111 'and' 'and_ln102_125' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_26)   --->   "%xor_ln104_65 = xor i1 %icmp_ln86_133, i1 1" [firmware/BDT.h:104]   --->   Operation 112 'xor' 'xor_ln104_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_26 = and i1 %and_ln102, i1 %xor_ln104_65" [firmware/BDT.h:104]   --->   Operation 113 'and' 'and_ln104_26' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_135)   --->   "%xor_ln104_69 = xor i1 %icmp_ln86_137, i1 1" [firmware/BDT.h:104]   --->   Operation 114 'xor' 'xor_ln104_69' <Predicate = (or_ln117_127 & or_ln117_131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_139)   --->   "%xor_ln104_70 = xor i1 %icmp_ln86_138, i1 1" [firmware/BDT.h:104]   --->   Operation 115 'xor' 'xor_ln104_70' <Predicate = (or_ln117_131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.97ns)   --->   "%and_ln102_131 = and i1 %icmp_ln86_139, i1 %and_ln102_125" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_131' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_135)   --->   "%and_ln102_153 = and i1 %icmp_ln86_148, i1 %xor_ln104_69" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_153' <Predicate = (or_ln117_127 & or_ln117_131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_135)   --->   "%and_ln102_140 = and i1 %and_ln102_153, i1 %and_ln102_124" [firmware/BDT.h:102]   --->   Operation 118 'and' 'and_ln102_140' <Predicate = (or_ln117_127 & or_ln117_131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_137)   --->   "%and_ln102_141 = and i1 %icmp_ln86_149, i1 %and_ln102_130" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_141' <Predicate = (or_ln117_131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_139)   --->   "%and_ln102_154 = and i1 %icmp_ln86_150, i1 %xor_ln104_70" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_154' <Predicate = (or_ln117_131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_139)   --->   "%and_ln102_142 = and i1 %and_ln102_154, i1 %and_ln104_25" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_142' <Predicate = (or_ln117_131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_135)   --->   "%or_ln117_126 = or i1 %or_ln117_125, i1 %and_ln102_140" [firmware/BDT.h:117]   --->   Operation 122 'or' 'or_ln117_126' <Predicate = (or_ln117_127 & or_ln117_131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_135)   --->   "%select_ln117_134 = select i1 %or_ln117_126, i4 %select_ln117_133, i4 11" [firmware/BDT.h:117]   --->   Operation 123 'select' 'select_ln117_134' <Predicate = (or_ln117_127 & or_ln117_131)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_137)   --->   "%or_ln117_128 = or i1 %or_ln117_127, i1 %and_ln102_141" [firmware/BDT.h:117]   --->   Operation 124 'or' 'or_ln117_128' <Predicate = (or_ln117_131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_135 = select i1 %or_ln117_127, i4 %select_ln117_134, i4 12" [firmware/BDT.h:117]   --->   Operation 125 'select' 'select_ln117_135' <Predicate = (or_ln117_131)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.97ns)   --->   "%or_ln117_129 = or i1 %or_ln117_127, i1 %and_ln102_130" [firmware/BDT.h:117]   --->   Operation 126 'or' 'or_ln117_129' <Predicate = (or_ln117_131)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_137)   --->   "%select_ln117_136 = select i1 %or_ln117_128, i4 %select_ln117_135, i4 13" [firmware/BDT.h:117]   --->   Operation 127 'select' 'select_ln117_136' <Predicate = (or_ln117_131)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_139)   --->   "%or_ln117_130 = or i1 %or_ln117_129, i1 %and_ln102_142" [firmware/BDT.h:117]   --->   Operation 128 'or' 'or_ln117_130' <Predicate = (or_ln117_131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_137 = select i1 %or_ln117_129, i4 %select_ln117_136, i4 14" [firmware/BDT.h:117]   --->   Operation 129 'select' 'select_ln117_137' <Predicate = (or_ln117_131)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_139)   --->   "%select_ln117_138 = select i1 %or_ln117_130, i4 %select_ln117_137, i4 15" [firmware/BDT.h:117]   --->   Operation 130 'select' 'select_ln117_138' <Predicate = (or_ln117_131)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_139)   --->   "%zext_ln117_14 = zext i4 %select_ln117_138" [firmware/BDT.h:117]   --->   Operation 131 'zext' 'zext_ln117_14' <Predicate = (or_ln117_131)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_139 = select i1 %or_ln117_131, i5 %zext_ln117_14, i5 16" [firmware/BDT.h:117]   --->   Operation 132 'select' 'select_ln117_139' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.97ns)   --->   "%or_ln117_133 = or i1 %or_ln117_131, i1 %and_ln102_131" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_133' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_143)   --->   "%xor_ln104_71 = xor i1 %icmp_ln86_139, i1 1" [firmware/BDT.h:104]   --->   Operation 134 'xor' 'xor_ln104_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.97ns)   --->   "%and_ln102_132 = and i1 %icmp_ln86_140, i1 %and_ln104_26" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_132' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.97ns)   --->   "%and_ln102_133 = and i1 %icmp_ln86_141, i1 %and_ln102_126" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_133' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_141)   --->   "%and_ln102_143 = and i1 %icmp_ln86_151, i1 %and_ln102_131" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_143' <Predicate = (or_ln117_133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_143)   --->   "%and_ln102_155 = and i1 %icmp_ln86_152, i1 %xor_ln104_71" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_143)   --->   "%and_ln102_144 = and i1 %and_ln102_155, i1 %and_ln102_125" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_145)   --->   "%and_ln102_145 = and i1 %icmp_ln86_153, i1 %and_ln102_132" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_141)   --->   "%or_ln117_132 = or i1 %or_ln117_131, i1 %and_ln102_143" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_132' <Predicate = (or_ln117_133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_141)   --->   "%select_ln117_140 = select i1 %or_ln117_132, i5 %select_ln117_139, i5 17" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_140' <Predicate = (or_ln117_133)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_143)   --->   "%or_ln117_134 = or i1 %or_ln117_133, i1 %and_ln102_144" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_141 = select i1 %or_ln117_133, i5 %select_ln117_140, i5 18" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_141' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.97ns)   --->   "%or_ln117_135 = or i1 %or_ln117_131, i1 %and_ln102_125" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_135' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_143)   --->   "%select_ln117_142 = select i1 %or_ln117_134, i5 %select_ln117_141, i5 19" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_145)   --->   "%or_ln117_136 = or i1 %or_ln117_135, i1 %and_ln102_145" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_143 = select i1 %or_ln117_135, i5 %select_ln117_142, i5 20" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_143' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.97ns)   --->   "%or_ln117_137 = or i1 %or_ln117_135, i1 %and_ln102_132" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_137' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_145)   --->   "%select_ln117_144 = select i1 %or_ln117_136, i5 %select_ln117_143, i5 21" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_145 = select i1 %or_ln117_137, i5 %select_ln117_144, i5 22" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_145' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.97ns)   --->   "%or_ln117_139 = or i1 %or_ln117_131, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_139' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_147)   --->   "%xor_ln104_72 = xor i1 %icmp_ln86_140, i1 1" [firmware/BDT.h:104]   --->   Operation 153 'xor' 'xor_ln104_72' <Predicate = (or_ln117_139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_151)   --->   "%xor_ln104_73 = xor i1 %icmp_ln86_141, i1 1" [firmware/BDT.h:104]   --->   Operation 154 'xor' 'xor_ln104_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_147)   --->   "%and_ln102_156 = and i1 %icmp_ln86_154, i1 %xor_ln104_72" [firmware/BDT.h:102]   --->   Operation 155 'and' 'and_ln102_156' <Predicate = (or_ln117_139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_147)   --->   "%and_ln102_146 = and i1 %and_ln102_156, i1 %and_ln104_26" [firmware/BDT.h:102]   --->   Operation 156 'and' 'and_ln102_146' <Predicate = (or_ln117_139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_149)   --->   "%and_ln102_147 = and i1 %icmp_ln86_155, i1 %and_ln102_133" [firmware/BDT.h:102]   --->   Operation 157 'and' 'and_ln102_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_151)   --->   "%and_ln102_157 = and i1 %icmp_ln86_156, i1 %xor_ln104_73" [firmware/BDT.h:102]   --->   Operation 158 'and' 'and_ln102_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_151)   --->   "%and_ln102_148 = and i1 %and_ln102_157, i1 %and_ln102_126" [firmware/BDT.h:102]   --->   Operation 159 'and' 'and_ln102_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_147)   --->   "%or_ln117_138 = or i1 %or_ln117_137, i1 %and_ln102_146" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_138' <Predicate = (or_ln117_139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_147)   --->   "%select_ln117_146 = select i1 %or_ln117_138, i5 %select_ln117_145, i5 23" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_146' <Predicate = (or_ln117_139)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_149)   --->   "%or_ln117_140 = or i1 %or_ln117_139, i1 %and_ln102_147" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_147 = select i1 %or_ln117_139, i5 %select_ln117_146, i5 24" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_147' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.97ns)   --->   "%or_ln117_141 = or i1 %or_ln117_139, i1 %and_ln102_133" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_141' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_149)   --->   "%select_ln117_148 = select i1 %or_ln117_140, i5 %select_ln117_147, i5 25" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_151)   --->   "%or_ln117_142 = or i1 %or_ln117_141, i1 %and_ln102_148" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_149 = select i1 %or_ln117_141, i5 %select_ln117_148, i5 26" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_149' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.97ns)   --->   "%or_ln117_143 = or i1 %or_ln117_139, i1 %and_ln102_126" [firmware/BDT.h:117]   --->   Operation 168 'or' 'or_ln117_143' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_151)   --->   "%select_ln117_150 = select i1 %or_ln117_142, i5 %select_ln117_149, i5 27" [firmware/BDT.h:117]   --->   Operation 169 'select' 'select_ln117_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_151 = select i1 %or_ln117_143, i5 %select_ln117_150, i5 28" [firmware/BDT.h:117]   --->   Operation 170 'select' 'select_ln117_151' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 171 [1/1] (0.97ns)   --->   "%and_ln102_134 = and i1 %icmp_ln86_142, i1 %and_ln104_27" [firmware/BDT.h:102]   --->   Operation 171 'and' 'and_ln102_134' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_153)   --->   "%and_ln102_149 = and i1 %icmp_ln86_157, i1 %and_ln102_134" [firmware/BDT.h:102]   --->   Operation 172 'and' 'and_ln102_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_153)   --->   "%or_ln117_144 = or i1 %or_ln117_143, i1 %and_ln102_149" [firmware/BDT.h:117]   --->   Operation 173 'or' 'or_ln117_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.97ns)   --->   "%or_ln117_145 = or i1 %or_ln117_143, i1 %and_ln102_134" [firmware/BDT.h:117]   --->   Operation 174 'or' 'or_ln117_145' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_153)   --->   "%select_ln117_152 = select i1 %or_ln117_144, i5 %select_ln117_151, i5 29" [firmware/BDT.h:117]   --->   Operation 175 'select' 'select_ln117_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_153 = select i1 %or_ln117_145, i5 %select_ln117_152, i5 30" [firmware/BDT.h:117]   --->   Operation 176 'select' 'select_ln117_153' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_74 = xor i1 %icmp_ln86_142, i1 1" [firmware/BDT.h:104]   --->   Operation 177 'xor' 'xor_ln104_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_158 = and i1 %icmp_ln86_158, i1 %xor_ln104_74" [firmware/BDT.h:102]   --->   Operation 178 'and' 'and_ln102_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_150 = and i1 %and_ln102_158, i1 %and_ln104_27" [firmware/BDT.h:102]   --->   Operation 179 'and' 'and_ln102_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_146 = or i1 %or_ln117_145, i1 %and_ln102_150" [firmware/BDT.h:117]   --->   Operation 180 'or' 'or_ln117_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_154 = select i1 %or_ln117_146, i5 %select_ln117_153, i5 31" [firmware/BDT.h:117]   --->   Operation 181 'select' 'select_ln117_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.32i11.i11.i5, i5 0, i11 515, i5 1, i11 1776, i5 2, i11 17, i5 3, i11 2002, i5 4, i11 561, i5 5, i11 1637, i5 6, i11 505, i5 7, i11 1559, i5 8, i11 2016, i5 9, i11 714, i5 10, i11 447, i5 11, i11 1539, i5 12, i11 137, i5 13, i11 16, i5 14, i11 1552, i5 15, i11 430, i5 16, i11 1800, i5 17, i11 22, i5 18, i11 907, i5 19, i11 2023, i5 20, i11 1667, i5 21, i11 138, i5 22, i11 1406, i5 23, i11 43, i5 24, i11 1972, i5 25, i11 47, i5 26, i11 1948, i5 27, i11 34, i5 28, i11 373, i5 29, i11 2004, i5 30, i11 171, i5 31, i11 1961, i11 0, i5 %select_ln117_154" [firmware/BDT.h:118]   --->   Operation 182 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.97>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 183 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_147 = or i1 %or_ln117_131, i1 %xor_ln104" [firmware/BDT.h:117]   --->   Operation 184 'or' 'or_ln117_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_147, i11 %tmp, i11 0" [firmware/BDT.h:117]   --->   Operation 185 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i11 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 186 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read2029', firmware/BDT.h:86) on port 'p_read20' (firmware/BDT.h:86) [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_129', firmware/BDT.h:86) [45]  (2.136 ns)
	'and' operation 1 bit ('and_ln102_123', firmware/BDT.h:102) [81]  (0.978 ns)

 <State 2>: 2.949ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_127', firmware/BDT.h:102) [93]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [135]  (0.978 ns)
	'select' operation 2 bit ('select_ln117_126', firmware/BDT.h:117) [137]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_127', firmware/BDT.h:117) [140]  (0.993 ns)

 <State 3>: 3.028ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_137', firmware/BDT.h:102) [112]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_121', firmware/BDT.h:117) [139]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_128', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_129', firmware/BDT.h:117) [144]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_130', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_131', firmware/BDT.h:117) [148]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_132', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_133', firmware/BDT.h:117) [152]  (1.024 ns)

 <State 4>: 3.263ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_69', firmware/BDT.h:104) [98]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_153', firmware/BDT.h:102) [116]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_140', firmware/BDT.h:102) [117]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_126', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_134', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_135', firmware/BDT.h:117) [156]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_136', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_137', firmware/BDT.h:117) [160]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_138', firmware/BDT.h:117) [162]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_139', firmware/BDT.h:117) [165]  (1.215 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_143', firmware/BDT.h:102) [121]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_132', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_140', firmware/BDT.h:117) [167]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_141', firmware/BDT.h:117) [169]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_142', firmware/BDT.h:117) [171]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_143', firmware/BDT.h:117) [173]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_144', firmware/BDT.h:117) [175]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_145', firmware/BDT.h:117) [177]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_72', firmware/BDT.h:104) [104]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_156', firmware/BDT.h:102) [125]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_146', firmware/BDT.h:102) [126]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_138', firmware/BDT.h:117) [176]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_146', firmware/BDT.h:117) [179]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_147', firmware/BDT.h:117) [181]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_148', firmware/BDT.h:117) [183]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_149', firmware/BDT.h:117) [185]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_150', firmware/BDT.h:117) [187]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_151', firmware/BDT.h:117) [189]  (1.215 ns)

 <State 7>: 3.171ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_134', firmware/BDT.h:102) [107]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_145', firmware/BDT.h:117) [190]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_153', firmware/BDT.h:117) [193]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_74', firmware/BDT.h:104) [108]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_158', firmware/BDT.h:102) [131]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_150', firmware/BDT.h:102) [132]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_146', firmware/BDT.h:117) [192]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_154', firmware/BDT.h:117) [195]  (0.000 ns)
	'sparsemux' operation 11 bit ('tmp', firmware/BDT.h:118) [196]  (3.205 ns)

 <State 9>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_147', firmware/BDT.h:117) [194]  (0.000 ns)
	'select' operation 11 bit ('agg_result_0', firmware/BDT.h:117) [197]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
