\doxysection{TIM\+\_\+\+Handle\+Type\+Def Struct Reference}
\hypertarget{structTIM__HandleTypeDef}{}\label{structTIM__HandleTypeDef}\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}


TIM Time Base Handle Structure definition.  




{\ttfamily \#include $<$stm32wlxx\+\_\+hal\+\_\+tim.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}}
\item 
\mbox{\hyperlink{structTIM__Base__InitTypeDef}{TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{structTIM__HandleTypeDef_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}
\item 
\mbox{\hyperlink{group__TIM__Exported__Types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\+\_\+\+TIM\+\_\+\+Active\+Channel}} \mbox{\hyperlink{structTIM__HandleTypeDef_a57eac61d1d06cad73bdd26dabe961753}{Channel}}
\item 
\mbox{\hyperlink{group__DMA__Exported__Types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{hdma}} \mbox{[}7\mbox{]}
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} \mbox{\hyperlink{structTIM__HandleTypeDef_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group__TIM__Exported__Types_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{structTIM__HandleTypeDef_ad4c7388b23a70d7a1a257d6c94df29f3}{State}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\+\_\+\+TIM\+\_\+\+Channel\+State\+Type\+Def}} \mbox{\hyperlink{structTIM__HandleTypeDef_a69604c9883d863bc756d419905248d17}{Channel\+State}} \mbox{[}6\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\+\_\+\+TIM\+\_\+\+Channel\+State\+Type\+Def}} \mbox{\hyperlink{structTIM__HandleTypeDef_a2d1fe96f7ffe53fe7a958dbccc125beb}{Channel\+NState}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group__TIM__Exported__Types_ga9b87df539778a60ea940a9d5ba793f7c}{HAL\+\_\+\+TIM\+\_\+\+DMABurst\+State\+Type\+Def}} \mbox{\hyperlink{structTIM__HandleTypeDef_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurst\+State}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
TIM Time Base Handle Structure definition. 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00353}{353}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structTIM__HandleTypeDef_a57eac61d1d06cad73bdd26dabe961753}\label{structTIM__HandleTypeDef_a57eac61d1d06cad73bdd26dabe961753} 
\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!Channel@{Channel}}
\index{Channel@{Channel}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Channel}{Channel}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__TIM__Exported__Types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\+\_\+\+TIM\+\_\+\+Active\+Channel}} Channel}

Active channel ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00358}{358}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__HandleTypeDef_a2d1fe96f7ffe53fe7a958dbccc125beb}\label{structTIM__HandleTypeDef_a2d1fe96f7ffe53fe7a958dbccc125beb} 
\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!ChannelNState@{ChannelNState}}
\index{ChannelNState@{ChannelNState}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ChannelNState}{ChannelNState}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\+\_\+\+TIM\+\_\+\+Channel\+State\+Type\+Def}} Channel\+NState\mbox{[}4\mbox{]}}

TIM complementary channel operation state ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00364}{364}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__HandleTypeDef_a69604c9883d863bc756d419905248d17}\label{structTIM__HandleTypeDef_a69604c9883d863bc756d419905248d17} 
\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!ChannelState@{ChannelState}}
\index{ChannelState@{ChannelState}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ChannelState}{ChannelState}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\+\_\+\+TIM\+\_\+\+Channel\+State\+Type\+Def}} Channel\+State\mbox{[}6\mbox{]}}

TIM channel operation state ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00363}{363}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__HandleTypeDef_af9f37bc98fa1295cc65af8fbd2aab848}\label{structTIM__HandleTypeDef_af9f37bc98fa1295cc65af8fbd2aab848} 
\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!DMABurstState@{DMABurstState}}
\index{DMABurstState@{DMABurstState}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{DMABurstState}{DMABurstState}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group__TIM__Exported__Types_ga9b87df539778a60ea940a9d5ba793f7c}{HAL\+\_\+\+TIM\+\_\+\+DMABurst\+State\+Type\+Def}} DMABurst\+State}

DMA burst operation state ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00365}{365}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}\label{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006} 
\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!hdma@{hdma}}
\index{hdma@{hdma}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{hdma}{hdma}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__DMA__Exported__Types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}\texorpdfstring{$\ast$}{*} hdma\mbox{[}7\mbox{]}}

DMA Handlers array This array is accessed by a \doxylink{group__DMA__Handle__index}{TIM DMA Handle Index} 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00359}{359}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__HandleTypeDef_a21046dd4833b51c8e3f5c82ea134d03c}\label{structTIM__HandleTypeDef_a21046dd4833b51c8e3f5c82ea134d03c} 
\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \mbox{\hyperlink{structTIM__Base__InitTypeDef}{TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def}} Init}

TIM Time Base required parameters ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00357}{357}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}\label{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86} 
\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}}\texorpdfstring{$\ast$}{*} Instance}

Register base address ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00356}{356}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__HandleTypeDef_ad4cf225029dbefe8d3fe660c33b8bb6b}\label{structTIM__HandleTypeDef_ad4cf225029dbefe8d3fe660c33b8bb6b} 
\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32wlxx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} Lock}

Locking object ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00361}{361}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__HandleTypeDef_ad4c7388b23a70d7a1a257d6c94df29f3}\label{structTIM__HandleTypeDef_ad4c7388b23a70d7a1a257d6c94df29f3} 
\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!State@{State}}
\index{State@{State}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{State}{State}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group__TIM__Exported__Types_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} State}

TIM operation state ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00362}{362}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+WLxx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32wlxx__hal__tim_8h}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}\end{DoxyCompactItemize}
