
Node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000084  00800200  0000172a  000017be  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000172a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000015  00800284  00800284  00001842  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001842  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000330  00000000  00000000  0000189e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000235d  00000000  00000000  00001bce  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000012db  00000000  00000000  00003f2b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001b7b  00000000  00000000  00005206  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000078c  00000000  00000000  00006d84  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000007b6  00000000  00000000  00007510  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001004  00000000  00000000  00007cc6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000250  00000000  00000000  00008cca  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dd c0       	rjmp	.+442    	; 0x1c8 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	df c0       	rjmp	.+446    	; 0x1e0 <__vector_8>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	8f c2       	rjmp	.+1310   	; 0x55c <__vector_15>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	ad c1       	rjmp	.+858    	; 0x3d0 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	77 c3       	rjmp	.+1774   	; 0x78c <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	16 c3       	rjmp	.+1580   	; 0x6d6 <__vector_42>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	e1 03       	fmuls	r22, r17
      e6:	33 04       	cpc	r3, r3
      e8:	33 04       	cpc	r3, r3
      ea:	33 04       	cpc	r3, r3
      ec:	33 04       	cpc	r3, r3
      ee:	33 04       	cpc	r3, r3
      f0:	33 04       	cpc	r3, r3
      f2:	33 04       	cpc	r3, r3
      f4:	e1 03       	fmuls	r22, r17
      f6:	33 04       	cpc	r3, r3
      f8:	33 04       	cpc	r3, r3
      fa:	33 04       	cpc	r3, r3
      fc:	33 04       	cpc	r3, r3
      fe:	33 04       	cpc	r3, r3
     100:	33 04       	cpc	r3, r3
     102:	33 04       	cpc	r3, r3
     104:	e3 03       	fmuls	r22, r19
     106:	33 04       	cpc	r3, r3
     108:	33 04       	cpc	r3, r3
     10a:	33 04       	cpc	r3, r3
     10c:	33 04       	cpc	r3, r3
     10e:	33 04       	cpc	r3, r3
     110:	33 04       	cpc	r3, r3
     112:	33 04       	cpc	r3, r3
     114:	33 04       	cpc	r3, r3
     116:	33 04       	cpc	r3, r3
     118:	33 04       	cpc	r3, r3
     11a:	33 04       	cpc	r3, r3
     11c:	33 04       	cpc	r3, r3
     11e:	33 04       	cpc	r3, r3
     120:	33 04       	cpc	r3, r3
     122:	33 04       	cpc	r3, r3
     124:	e3 03       	fmuls	r22, r19
     126:	33 04       	cpc	r3, r3
     128:	33 04       	cpc	r3, r3
     12a:	33 04       	cpc	r3, r3
     12c:	33 04       	cpc	r3, r3
     12e:	33 04       	cpc	r3, r3
     130:	33 04       	cpc	r3, r3
     132:	33 04       	cpc	r3, r3
     134:	33 04       	cpc	r3, r3
     136:	33 04       	cpc	r3, r3
     138:	33 04       	cpc	r3, r3
     13a:	33 04       	cpc	r3, r3
     13c:	33 04       	cpc	r3, r3
     13e:	33 04       	cpc	r3, r3
     140:	33 04       	cpc	r3, r3
     142:	33 04       	cpc	r3, r3
     144:	2f 04       	cpc	r2, r15
     146:	33 04       	cpc	r3, r3
     148:	33 04       	cpc	r3, r3
     14a:	33 04       	cpc	r3, r3
     14c:	33 04       	cpc	r3, r3
     14e:	33 04       	cpc	r3, r3
     150:	33 04       	cpc	r3, r3
     152:	33 04       	cpc	r3, r3
     154:	0c 04       	cpc	r0, r12
     156:	33 04       	cpc	r3, r3
     158:	33 04       	cpc	r3, r3
     15a:	33 04       	cpc	r3, r3
     15c:	33 04       	cpc	r3, r3
     15e:	33 04       	cpc	r3, r3
     160:	33 04       	cpc	r3, r3
     162:	33 04       	cpc	r3, r3
     164:	33 04       	cpc	r3, r3
     166:	33 04       	cpc	r3, r3
     168:	33 04       	cpc	r3, r3
     16a:	33 04       	cpc	r3, r3
     16c:	33 04       	cpc	r3, r3
     16e:	33 04       	cpc	r3, r3
     170:	33 04       	cpc	r3, r3
     172:	33 04       	cpc	r3, r3
     174:	00 04       	cpc	r0, r0
     176:	33 04       	cpc	r3, r3
     178:	33 04       	cpc	r3, r3
     17a:	33 04       	cpc	r3, r3
     17c:	33 04       	cpc	r3, r3
     17e:	33 04       	cpc	r3, r3
     180:	33 04       	cpc	r3, r3
     182:	33 04       	cpc	r3, r3
     184:	1e 04       	cpc	r1, r14

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ea e2       	ldi	r30, 0x2A	; 42
     19e:	f7 e1       	ldi	r31, 0x17	; 23
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a4 38       	cpi	r26, 0x84	; 132
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a4 e8       	ldi	r26, 0x84	; 132
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a9 39       	cpi	r26, 0x99	; 153
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	bc d3       	rcall	.+1912   	; 0x93a <main>
     1c2:	0c 94 93 0b 	jmp	0x1726	; 0x1726 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	90 c3       	rjmp	.+1824   	; 0x8e8 <__vector_default>

000001c8 <__vector_3>:
}




ISR(INT2_vect){
     1c8:	1f 92       	push	r1
     1ca:	0f 92       	push	r0
     1cc:	0f b6       	in	r0, 0x3f	; 63
     1ce:	0f 92       	push	r0
     1d0:	11 24       	eor	r1, r1
	interrupt_flag = 0;
     1d2:	10 92 8e 02 	sts	0x028E, r1
     1d6:	0f 90       	pop	r0
     1d8:	0f be       	out	0x3f, r0	; 63
     1da:	0f 90       	pop	r0
     1dc:	1f 90       	pop	r1
     1de:	18 95       	reti

000001e0 <__vector_8>:
	
	
	
	
}
void CAN_transmit_complete(){
     1e0:	1f 92       	push	r1
     1e2:	0f 92       	push	r0
     1e4:	0f b6       	in	r0, 0x3f	; 63
     1e6:	0f 92       	push	r0
     1e8:	11 24       	eor	r1, r1
     1ea:	0f 90       	pop	r0
     1ec:	0f be       	out	0x3f, r0	; 63
     1ee:	0f 90       	pop	r0
     1f0:	1f 90       	pop	r1
     1f2:	18 95       	reti

000001f4 <CAN_init>:
     1f4:	22 d1       	rcall	.+580    	; 0x43a <MCP2515_init>
     1f6:	40 e6       	ldi	r20, 0x60	; 96
     1f8:	64 e6       	ldi	r22, 0x64	; 100
     1fa:	80 e6       	ldi	r24, 0x60	; 96
     1fc:	05 d1       	rcall	.+522    	; 0x408 <MCP2515_bit_modify>
     1fe:	40 e0       	ldi	r20, 0x00	; 0
     200:	60 ee       	ldi	r22, 0xE0	; 224
     202:	8f e0       	ldi	r24, 0x0F	; 15
     204:	01 d1       	rcall	.+514    	; 0x408 <MCP2515_bit_modify>
     206:	78 94       	sei
     208:	4f ef       	ldi	r20, 0xFF	; 255
     20a:	61 e0       	ldi	r22, 0x01	; 1
     20c:	8b e2       	ldi	r24, 0x2B	; 43
     20e:	fc d0       	rcall	.+504    	; 0x408 <MCP2515_bit_modify>
     210:	4f ef       	ldi	r20, 0xFF	; 255
     212:	60 e6       	ldi	r22, 0x60	; 96
     214:	80 e6       	ldi	r24, 0x60	; 96
     216:	f8 d0       	rcall	.+496    	; 0x408 <MCP2515_bit_modify>
     218:	ea e6       	ldi	r30, 0x6A	; 106
     21a:	f0 e0       	ldi	r31, 0x00	; 0
     21c:	80 81       	ld	r24, Z
     21e:	80 68       	ori	r24, 0x80	; 128
     220:	80 83       	st	Z, r24
     222:	80 81       	ld	r24, Z
     224:	8f 7b       	andi	r24, 0xBF	; 191
     226:	80 83       	st	Z, r24
     228:	ef 9a       	sbi	0x1d, 7	; 29
     22a:	08 95       	ret

0000022c <CAN_recieve_data>:
	
	
	
	
}
void CAN_recieve_data(can_message_t *message){
     22c:	1f 93       	push	r17
     22e:	cf 93       	push	r28
     230:	df 93       	push	r29
     232:	ec 01       	movw	r28, r24
	//memset(&message, 0, sizeof(can_message_t));
	
	
	if(MCP2515_read(MCP_CANINTF) & 1) {
     234:	8c e2       	ldi	r24, 0x2C	; 44
     236:	db d0       	rcall	.+438    	; 0x3ee <MCP2515_read>
     238:	80 ff       	sbrs	r24, 0
     23a:	34 c0       	rjmp	.+104    	; 0x2a4 <CAN_recieve_data+0x78>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     23c:	2f ef       	ldi	r18, 0xFF	; 255
     23e:	80 e7       	ldi	r24, 0x70	; 112
     240:	92 e0       	ldi	r25, 0x02	; 2
     242:	21 50       	subi	r18, 0x01	; 1
     244:	80 40       	sbci	r24, 0x00	; 0
     246:	90 40       	sbci	r25, 0x00	; 0
     248:	e1 f7       	brne	.-8      	; 0x242 <CAN_recieve_data+0x16>
     24a:	00 c0       	rjmp	.+0      	; 0x24c <CAN_recieve_data+0x20>
     24c:	00 00       	nop
		//printf("Jeg er i datarecieve__");
		_delay_ms(50);
		message->id = 0x7ff & (MCP2515_read(MCP_RXB0SIDH)<<3 | MCP2515_read(MCP_RXB0SIDL)>>5);
     24e:	81 e6       	ldi	r24, 0x61	; 97
     250:	ce d0       	rcall	.+412    	; 0x3ee <MCP2515_read>
     252:	18 2f       	mov	r17, r24
     254:	82 e6       	ldi	r24, 0x62	; 98
     256:	cb d0       	rcall	.+406    	; 0x3ee <MCP2515_read>
     258:	48 2f       	mov	r20, r24
     25a:	42 95       	swap	r20
     25c:	46 95       	lsr	r20
     25e:	47 70       	andi	r20, 0x07	; 7
     260:	21 2f       	mov	r18, r17
     262:	30 e0       	ldi	r19, 0x00	; 0
     264:	c9 01       	movw	r24, r18
     266:	88 0f       	add	r24, r24
     268:	99 1f       	adc	r25, r25
     26a:	88 0f       	add	r24, r24
     26c:	99 1f       	adc	r25, r25
     26e:	88 0f       	add	r24, r24
     270:	99 1f       	adc	r25, r25
     272:	84 2b       	or	r24, r20
     274:	99 83       	std	Y+1, r25	; 0x01
     276:	88 83       	st	Y, r24
		message->length = MCP2515_read(MCP_RXB0DLC) & 0b00001111;						//DLC3:0 in TXB0DLC-register
     278:	85 e6       	ldi	r24, 0x65	; 101
     27a:	b9 d0       	rcall	.+370    	; 0x3ee <MCP2515_read>
     27c:	8f 70       	andi	r24, 0x0F	; 15
     27e:	8a 83       	std	Y+2, r24	; 0x02
		
		for (uint8_t i = 0; i < message->length; i++) {
     280:	88 23       	and	r24, r24
     282:	61 f0       	breq	.+24     	; 0x29c <CAN_recieve_data+0x70>
     284:	10 e0       	ldi	r17, 0x00	; 0
			message->data[i] = MCP2515_read(MCP_RXB0D0+i);
     286:	86 e6       	ldi	r24, 0x66	; 102
     288:	81 0f       	add	r24, r17
     28a:	b1 d0       	rcall	.+354    	; 0x3ee <MCP2515_read>
     28c:	fe 01       	movw	r30, r28
     28e:	e1 0f       	add	r30, r17
     290:	f1 1d       	adc	r31, r1
     292:	83 83       	std	Z+3, r24	; 0x03
		//printf("Jeg er i datarecieve__");
		_delay_ms(50);
		message->id = 0x7ff & (MCP2515_read(MCP_RXB0SIDH)<<3 | MCP2515_read(MCP_RXB0SIDL)>>5);
		message->length = MCP2515_read(MCP_RXB0DLC) & 0b00001111;						//DLC3:0 in TXB0DLC-register
		
		for (uint8_t i = 0; i < message->length; i++) {
     294:	1f 5f       	subi	r17, 0xFF	; 255
     296:	8a 81       	ldd	r24, Y+2	; 0x02
     298:	18 17       	cp	r17, r24
     29a:	a8 f3       	brcs	.-22     	; 0x286 <CAN_recieve_data+0x5a>
			//printf("Msg i = %d = %d\n", i, message->data[i]);
		}
		
		//CAN_print_message(*message);
		//printf("\tbefore modify %2x\n",MCP2515_read(MCP_CANINTF));
		MCP2515_bit_modify(MCP_CANINTF, 0b00000001, 0b00000000);
     29c:	40 e0       	ldi	r20, 0x00	; 0
     29e:	61 e0       	ldi	r22, 0x01	; 1
     2a0:	8c e2       	ldi	r24, 0x2C	; 44
     2a2:	b2 d0       	rcall	.+356    	; 0x408 <MCP2515_bit_modify>
	
	//MCP_CANINTF &= (~(0b00000001));

	
	
}
     2a4:	df 91       	pop	r29
     2a6:	cf 91       	pop	r28
     2a8:	1f 91       	pop	r17
     2aa:	08 95       	ret

000002ac <CAN_print_message>:

void CAN_int_vect();



void CAN_print_message(can_message_t message) {
     2ac:	cf 92       	push	r12
     2ae:	df 92       	push	r13
     2b0:	ef 92       	push	r14
     2b2:	ff 92       	push	r15
     2b4:	0f 93       	push	r16
     2b6:	1f 93       	push	r17
     2b8:	cf 93       	push	r28
     2ba:	df 93       	push	r29
     2bc:	cd b7       	in	r28, 0x3d	; 61
     2be:	de b7       	in	r29, 0x3e	; 62
     2c0:	2b 97       	sbiw	r28, 0x0b	; 11
     2c2:	0f b6       	in	r0, 0x3f	; 63
     2c4:	f8 94       	cli
     2c6:	de bf       	out	0x3e, r29	; 62
     2c8:	0f be       	out	0x3f, r0	; 63
     2ca:	cd bf       	out	0x3d, r28	; 61
     2cc:	e9 82       	std	Y+1, r14	; 0x01
     2ce:	fa 82       	std	Y+2, r15	; 0x02
     2d0:	c0 2e       	mov	r12, r16
     2d2:	0b 83       	std	Y+3, r16	; 0x03
     2d4:	1c 83       	std	Y+4, r17	; 0x04
     2d6:	2d 83       	std	Y+5, r18	; 0x05
     2d8:	3e 83       	std	Y+6, r19	; 0x06
     2da:	4f 83       	std	Y+7, r20	; 0x07
     2dc:	58 87       	std	Y+8, r21	; 0x08
     2de:	69 87       	std	Y+9, r22	; 0x09
     2e0:	7a 87       	std	Y+10, r23	; 0x0a
     2e2:	8b 87       	std	Y+11, r24	; 0x0b
	
	printf("MESSAGE: \nID: %d\nLength: %d\nData: ", message.id, message.length);
     2e4:	1f 92       	push	r1
     2e6:	0f 93       	push	r16
     2e8:	8a 81       	ldd	r24, Y+2	; 0x02
     2ea:	8f 93       	push	r24
     2ec:	89 81       	ldd	r24, Y+1	; 0x01
     2ee:	8f 93       	push	r24
     2f0:	87 e0       	ldi	r24, 0x07	; 7
     2f2:	92 e0       	ldi	r25, 0x02	; 2
     2f4:	9f 93       	push	r25
     2f6:	8f 93       	push	r24
     2f8:	23 d7       	rcall	.+3654   	; 0x1140 <printf>
	
	for (uint8_t i = 0; i < message.length; i++) {
     2fa:	0f 90       	pop	r0
     2fc:	0f 90       	pop	r0
     2fe:	0f 90       	pop	r0
     300:	0f 90       	pop	r0
     302:	0f 90       	pop	r0
     304:	0f 90       	pop	r0
     306:	00 23       	and	r16, r16
     308:	b1 f0       	breq	.+44     	; 0x336 <CAN_print_message+0x8a>
     30a:	7e 01       	movw	r14, r28
     30c:	84 e0       	ldi	r24, 0x04	; 4
     30e:	e8 0e       	add	r14, r24
     310:	f1 1c       	adc	r15, r1
     312:	d1 2c       	mov	r13, r1
		
		printf("%d ", message.data[i]);
     314:	0a e2       	ldi	r16, 0x2A	; 42
     316:	12 e0       	ldi	r17, 0x02	; 2
     318:	f7 01       	movw	r30, r14
     31a:	81 91       	ld	r24, Z+
     31c:	7f 01       	movw	r14, r30
     31e:	1f 92       	push	r1
     320:	8f 93       	push	r24
     322:	1f 93       	push	r17
     324:	0f 93       	push	r16
     326:	0c d7       	rcall	.+3608   	; 0x1140 <printf>

void CAN_print_message(can_message_t message) {
	
	printf("MESSAGE: \nID: %d\nLength: %d\nData: ", message.id, message.length);
	
	for (uint8_t i = 0; i < message.length; i++) {
     328:	d3 94       	inc	r13
     32a:	0f 90       	pop	r0
     32c:	0f 90       	pop	r0
     32e:	0f 90       	pop	r0
     330:	0f 90       	pop	r0
     332:	dc 10       	cpse	r13, r12
     334:	f1 cf       	rjmp	.-30     	; 0x318 <CAN_print_message+0x6c>
		
		printf("%d ", message.data[i]);
	}
	
	printf("\n\n\n");
     336:	8e e2       	ldi	r24, 0x2E	; 46
     338:	92 e0       	ldi	r25, 0x02	; 2
     33a:	13 d7       	rcall	.+3622   	; 0x1162 <puts>
}
     33c:	2b 96       	adiw	r28, 0x0b	; 11
     33e:	0f b6       	in	r0, 0x3f	; 63
     340:	f8 94       	cli
     342:	de bf       	out	0x3e, r29	; 62
     344:	0f be       	out	0x3f, r0	; 63
     346:	cd bf       	out	0x3d, r28	; 61
     348:	df 91       	pop	r29
     34a:	cf 91       	pop	r28
     34c:	1f 91       	pop	r17
     34e:	0f 91       	pop	r16
     350:	ff 90       	pop	r15
     352:	ef 90       	pop	r14
     354:	df 90       	pop	r13
     356:	cf 90       	pop	r12
     358:	08 95       	ret

0000035a <DAC_init>:
#include "DAC.h"
#include "../TWI/TWI_Master.h"
#define MAX520_ADDR 0b01011110

void DAC_init(void){
	sei();
     35a:	78 94       	sei
	TWI_Master_Initialise();
     35c:	eb c1       	rjmp	.+982    	; 0x734 <TWI_Master_Initialise>
     35e:	08 95       	ret

00000360 <DAC_write>:
}

void DAC_write(uint8_t data){
     360:	cf 93       	push	r28
     362:	df 93       	push	r29
     364:	00 d0       	rcall	.+0      	; 0x366 <DAC_write+0x6>
     366:	cd b7       	in	r28, 0x3d	; 61
     368:	de b7       	in	r29, 0x3e	; 62
	uint8_t msg[3] ={MAX520_ADDR,0,data};
     36a:	9e e5       	ldi	r25, 0x5E	; 94
     36c:	99 83       	std	Y+1, r25	; 0x01
     36e:	1a 82       	std	Y+2, r1	; 0x02
     370:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg,3);
     372:	63 e0       	ldi	r22, 0x03	; 3
     374:	ce 01       	movw	r24, r28
     376:	01 96       	adiw	r24, 0x01	; 1
     378:	e7 d1       	rcall	.+974    	; 0x748 <TWI_Start_Transceiver_With_Data>
     37a:	0f 90       	pop	r0
     37c:	0f 90       	pop	r0
     37e:	0f 90       	pop	r0
     380:	df 91       	pop	r29
     382:	cf 91       	pop	r28
     384:	08 95       	ret

00000386 <IR_init>:
		return ADC;
	};
		*/
		

	}
     386:	ea e7       	ldi	r30, 0x7A	; 122
     388:	f0 e0       	ldi	r31, 0x00	; 0
     38a:	80 81       	ld	r24, Z
     38c:	87 68       	ori	r24, 0x87	; 135
     38e:	80 83       	st	Z, r24
     390:	80 98       	cbi	0x10, 0	; 16
     392:	ec e7       	ldi	r30, 0x7C	; 124
     394:	f0 e0       	ldi	r31, 0x00	; 0
     396:	80 81       	ld	r24, Z
     398:	80 64       	ori	r24, 0x40	; 64
     39a:	80 83       	st	Z, r24
     39c:	80 81       	ld	r24, Z
     39e:	8f 77       	andi	r24, 0x7F	; 127
     3a0:	80 83       	st	Z, r24
     3a2:	80 81       	ld	r24, Z
     3a4:	80 7e       	andi	r24, 0xE0	; 224
     3a6:	80 83       	st	Z, r24
     3a8:	eb e7       	ldi	r30, 0x7B	; 123
     3aa:	f0 e0       	ldi	r31, 0x00	; 0
     3ac:	80 81       	ld	r24, Z
     3ae:	87 7f       	andi	r24, 0xF7	; 247
     3b0:	80 83       	st	Z, r24
     3b2:	78 94       	sei
     3b4:	ea e7       	ldi	r30, 0x7A	; 122
     3b6:	f0 e0       	ldi	r31, 0x00	; 0
     3b8:	80 81       	ld	r24, Z
     3ba:	88 60       	ori	r24, 0x08	; 8
     3bc:	80 83       	st	Z, r24
     3be:	80 81       	ld	r24, Z
     3c0:	8f 7e       	andi	r24, 0xEF	; 239
     3c2:	80 83       	st	Z, r24
     3c4:	ec e7       	ldi	r30, 0x7C	; 124
     3c6:	f0 e0       	ldi	r31, 0x00	; 0
     3c8:	80 81       	ld	r24, Z
     3ca:	80 62       	ori	r24, 0x20	; 32
     3cc:	80 83       	st	Z, r24
     3ce:	08 95       	ret

000003d0 <__vector_29>:
	
ISR(ADC_vect){
     3d0:	1f 92       	push	r1
     3d2:	0f 92       	push	r0
     3d4:	0f b6       	in	r0, 0x3f	; 63
     3d6:	0f 92       	push	r0
     3d8:	11 24       	eor	r1, r1
     3da:	8f 93       	push	r24
	IR_intflag = true;
     3dc:	81 e0       	ldi	r24, 0x01	; 1
     3de:	80 93 84 02 	sts	0x0284, r24
     3e2:	8f 91       	pop	r24
     3e4:	0f 90       	pop	r0
     3e6:	0f be       	out	0x3f, r0	; 63
     3e8:	0f 90       	pop	r0
     3ea:	1f 90       	pop	r1
     3ec:	18 95       	reti

000003ee <MCP2515_read>:
	
	SPI_disable_chipselect();
	
	return val;
	
}
     3ee:	cf 93       	push	r28
     3f0:	c8 2f       	mov	r28, r24
     3f2:	6d d1       	rcall	.+730    	; 0x6ce <SPI_enable_chipselect>
     3f4:	83 e0       	ldi	r24, 0x03	; 3
     3f6:	62 d1       	rcall	.+708    	; 0x6bc <SPI_send>
     3f8:	8c 2f       	mov	r24, r28
     3fa:	60 d1       	rcall	.+704    	; 0x6bc <SPI_send>
     3fc:	64 d1       	rcall	.+712    	; 0x6c6 <SPI_read>
     3fe:	c8 2f       	mov	r28, r24
     400:	68 d1       	rcall	.+720    	; 0x6d2 <SPI_disable_chipselect>
     402:	8c 2f       	mov	r24, r28
     404:	cf 91       	pop	r28
     406:	08 95       	ret

00000408 <MCP2515_bit_modify>:

void MCP2515_bit_modify(uint8_t addr, uint8_t maskbyte, uint8_t databyte){
     408:	1f 93       	push	r17
     40a:	cf 93       	push	r28
     40c:	df 93       	push	r29
     40e:	18 2f       	mov	r17, r24
     410:	d6 2f       	mov	r29, r22
     412:	c4 2f       	mov	r28, r20
	
	SPI_enable_chipselect();
     414:	5c d1       	rcall	.+696    	; 0x6ce <SPI_enable_chipselect>
	
	SPI_send(MCP_BITMOD);
     416:	85 e0       	ldi	r24, 0x05	; 5
     418:	51 d1       	rcall	.+674    	; 0x6bc <SPI_send>
	SPI_send(addr);
     41a:	81 2f       	mov	r24, r17
     41c:	4f d1       	rcall	.+670    	; 0x6bc <SPI_send>
	SPI_send(maskbyte);
     41e:	8d 2f       	mov	r24, r29
     420:	4d d1       	rcall	.+666    	; 0x6bc <SPI_send>
	SPI_send(databyte);
     422:	8c 2f       	mov	r24, r28
     424:	4b d1       	rcall	.+662    	; 0x6bc <SPI_send>
	
	SPI_disable_chipselect();
     426:	55 d1       	rcall	.+682    	; 0x6d2 <SPI_disable_chipselect>
	
}
     428:	df 91       	pop	r29
     42a:	cf 91       	pop	r28
     42c:	1f 91       	pop	r17
     42e:	08 95       	ret

00000430 <MCP2515_reset>:


void MCP2515_reset(){
	
	SPI_enable_chipselect();		//Pulling CS to low
     430:	4e d1       	rcall	.+668    	; 0x6ce <SPI_enable_chipselect>
	SPI_send(MCP_RESET);
     432:	80 ec       	ldi	r24, 0xC0	; 192
     434:	43 d1       	rcall	.+646    	; 0x6bc <SPI_send>
	SPI_disable_chipselect();		//Pulling CS to high
     436:	4d c1       	rjmp	.+666    	; 0x6d2 <SPI_disable_chipselect>
     438:	08 95       	ret

0000043a <MCP2515_init>:
#include <stdio.h>
#include "MCP2515.h"
#include <stdint.h>
#include <util/delay.h>

uint8_t MCP2515_init() {
     43a:	cf 93       	push	r28
	
	uint8_t val;
	
	SPI_init();
     43c:	36 d1       	rcall	.+620    	; 0x6aa <SPI_init>
	
	MCP2515_reset();
     43e:	f8 df       	rcall	.-16     	; 0x430 <MCP2515_reset>
     440:	8f e9       	ldi	r24, 0x9F	; 159
     442:	9f e0       	ldi	r25, 0x0F	; 15
     444:	01 97       	sbiw	r24, 0x01	; 1
     446:	f1 f7       	brne	.-4      	; 0x444 <MCP2515_init+0xa>
     448:	00 c0       	rjmp	.+0      	; 0x44a <MCP2515_init+0x10>
     44a:	00 00       	nop
	_delay_ms(1);
	
	MCP2515_bit_modify(MCP_CANINTE, 0b00000001, 0b00000001);
     44c:	41 e0       	ldi	r20, 0x01	; 1
     44e:	61 e0       	ldi	r22, 0x01	; 1
     450:	8b e2       	ldi	r24, 0x2B	; 43
     452:	da df       	rcall	.-76     	; 0x408 <MCP2515_bit_modify>

	//test
	val = MCP2515_read(MCP_CANSTAT);
     454:	8e e0       	ldi	r24, 0x0E	; 14
     456:	cb df       	rcall	.-106    	; 0x3ee <MCP2515_read>
     458:	c8 2f       	mov	r28, r24
	printf("val = %d\n",val);
     45a:	1f 92       	push	r1
     45c:	8f 93       	push	r24
     45e:	21 e3       	ldi	r18, 0x31	; 49
     460:	32 e0       	ldi	r19, 0x02	; 2
     462:	3f 93       	push	r19
     464:	2f 93       	push	r18
     466:	6c d6       	rcall	.+3288   	; 0x1140 <printf>
	if((val & MODE_MASK) != MODE_CONFIG) {
     468:	c0 7e       	andi	r28, 0xE0	; 224
     46a:	0f 90       	pop	r0
     46c:	0f 90       	pop	r0
     46e:	0f 90       	pop	r0
     470:	0f 90       	pop	r0
     472:	c0 38       	cpi	r28, 0x80	; 128
     474:	29 f0       	breq	.+10     	; 0x480 <MCP2515_init+0x46>
		printf("MCP2515 in NOT in configuration mode after reset!\n");
     476:	8b e3       	ldi	r24, 0x3B	; 59
     478:	92 e0       	ldi	r25, 0x02	; 2
     47a:	73 d6       	rcall	.+3302   	; 0x1162 <puts>
		return 1;
     47c:	81 e0       	ldi	r24, 0x01	; 1
     47e:	01 c0       	rjmp	.+2      	; 0x482 <MCP2515_init+0x48>
	}
	
	
	
	return 0;
     480:	80 e0       	ldi	r24, 0x00	; 0
}
     482:	cf 91       	pop	r28
     484:	08 95       	ret

00000486 <MOTOR_init>:
		while (target_pos < PID_scale(MOTOR_read())) {
			DAC_write(127);
		}
	}
	
}
     486:	e1 e0       	ldi	r30, 0x01	; 1
     488:	f1 e0       	ldi	r31, 0x01	; 1
     48a:	80 81       	ld	r24, Z
     48c:	8a 67       	ori	r24, 0x7A	; 122
     48e:	80 83       	st	Z, r24
     490:	51 d1       	rcall	.+674    	; 0x734 <TWI_Master_Initialise>
     492:	e2 e0       	ldi	r30, 0x02	; 2
     494:	f1 e0       	ldi	r31, 0x01	; 1
     496:	80 81       	ld	r24, Z
     498:	82 61       	ori	r24, 0x12	; 18
     49a:	80 83       	st	Z, r24
     49c:	80 81       	ld	r24, Z
     49e:	8f 7b       	andi	r24, 0xBF	; 191
     4a0:	80 83       	st	Z, r24
     4a2:	80 81       	ld	r24, Z
     4a4:	80 64       	ori	r24, 0x40	; 64
     4a6:	80 83       	st	Z, r24
     4a8:	80 81       	ld	r24, Z
     4aa:	8f 7d       	andi	r24, 0xDF	; 223
     4ac:	80 83       	st	Z, r24
     4ae:	80 81       	ld	r24, Z
     4b0:	87 7f       	andi	r24, 0xF7	; 247
     4b2:	80 83       	st	Z, r24
     4b4:	08 95       	ret

000004b6 <MOTOR_write_speed>:
     4b6:	61 30       	cpi	r22, 0x01	; 1
     4b8:	31 f4       	brne	.+12     	; 0x4c6 <MOTOR_write_speed+0x10>
     4ba:	e2 e0       	ldi	r30, 0x02	; 2
     4bc:	f1 e0       	ldi	r31, 0x01	; 1
     4be:	90 81       	ld	r25, Z
     4c0:	92 60       	ori	r25, 0x02	; 2
     4c2:	90 83       	st	Z, r25
     4c4:	05 c0       	rjmp	.+10     	; 0x4d0 <MOTOR_write_speed+0x1a>
     4c6:	e2 e0       	ldi	r30, 0x02	; 2
     4c8:	f1 e0       	ldi	r31, 0x01	; 1
     4ca:	90 81       	ld	r25, Z
     4cc:	9d 7f       	andi	r25, 0xFD	; 253
     4ce:	90 83       	st	Z, r25
     4d0:	47 cf       	rjmp	.-370    	; 0x360 <DAC_write>
     4d2:	08 95       	ret

000004d4 <MOTOR_get_speed>:




uint8_t MOTOR_get_speed(can_message_t msg){
     4d4:	ef 92       	push	r14
     4d6:	ff 92       	push	r15
     4d8:	0f 93       	push	r16
     4da:	1f 93       	push	r17
     4dc:	cf 93       	push	r28
     4de:	df 93       	push	r29
     4e0:	cd b7       	in	r28, 0x3d	; 61
     4e2:	de b7       	in	r29, 0x3e	; 62
     4e4:	2b 97       	sbiw	r28, 0x0b	; 11
     4e6:	0f b6       	in	r0, 0x3f	; 63
     4e8:	f8 94       	cli
     4ea:	de bf       	out	0x3e, r29	; 62
     4ec:	0f be       	out	0x3f, r0	; 63
     4ee:	cd bf       	out	0x3d, r28	; 61

	/*can_message_t msg;
	CAN_recieve_data(&msg);*/
	
	int8_t pos = msg.data[MOTOR_REF]-127;
     4f0:	3f 57       	subi	r19, 0x7F	; 127
	uint8_t speed = (abs(pos)) /*+ PID_control()*/;
     4f2:	83 2f       	mov	r24, r19
     4f4:	99 27       	eor	r25, r25
     4f6:	87 fd       	sbrc	r24, 7
     4f8:	90 95       	com	r25
     4fa:	99 23       	and	r25, r25
     4fc:	1c f4       	brge	.+6      	; 0x504 <MOTOR_get_speed+0x30>
     4fe:	91 95       	neg	r25
     500:	81 95       	neg	r24
     502:	91 09       	sbc	r25, r1
		speed = -pos;
	}*/
	
	
	return speed;
};
     504:	2b 96       	adiw	r28, 0x0b	; 11
     506:	0f b6       	in	r0, 0x3f	; 63
     508:	f8 94       	cli
     50a:	de bf       	out	0x3e, r29	; 62
     50c:	0f be       	out	0x3f, r0	; 63
     50e:	cd bf       	out	0x3d, r28	; 61
     510:	df 91       	pop	r29
     512:	cf 91       	pop	r28
     514:	1f 91       	pop	r17
     516:	0f 91       	pop	r16
     518:	ff 90       	pop	r15
     51a:	ef 90       	pop	r14
     51c:	08 95       	ret

0000051e <MOTOR_get_direction>:

uint8_t MOTOR_get_direction(can_message_t msg) {
     51e:	ef 92       	push	r14
     520:	ff 92       	push	r15
     522:	0f 93       	push	r16
     524:	1f 93       	push	r17
     526:	cf 93       	push	r28
     528:	df 93       	push	r29
     52a:	cd b7       	in	r28, 0x3d	; 61
     52c:	de b7       	in	r29, 0x3e	; 62
     52e:	2b 97       	sbiw	r28, 0x0b	; 11
     530:	0f b6       	in	r0, 0x3f	; 63
     532:	f8 94       	cli
     534:	de bf       	out	0x3e, r29	; 62
     536:	0f be       	out	0x3f, r0	; 63
     538:	cd bf       	out	0x3d, r28	; 61
	if (msg.data[MOTOR_REF] > 127) {
		return RIGHT;
	}
	return LEFT;
	
}
     53a:	83 2f       	mov	r24, r19
     53c:	88 1f       	adc	r24, r24
     53e:	88 27       	eor	r24, r24
     540:	88 1f       	adc	r24, r24
     542:	2b 96       	adiw	r28, 0x0b	; 11
     544:	0f b6       	in	r0, 0x3f	; 63
     546:	f8 94       	cli
     548:	de bf       	out	0x3e, r29	; 62
     54a:	0f be       	out	0x3f, r0	; 63
     54c:	cd bf       	out	0x3d, r28	; 61
     54e:	df 91       	pop	r29
     550:	cf 91       	pop	r28
     552:	1f 91       	pop	r17
     554:	0f 91       	pop	r16
     556:	ff 90       	pop	r15
     558:	ef 90       	pop	r14
     55a:	08 95       	ret

0000055c <__vector_15>:
//static uint8_t left_ref = 0;
//static uint8_t mid_ref = 127;
//static uint8_t scaling_factor = 1;


ISR(TIMER2_OVF_vect) {
     55c:	1f 92       	push	r1
     55e:	0f 92       	push	r0
     560:	0f b6       	in	r0, 0x3f	; 63
     562:	0f 92       	push	r0
     564:	11 24       	eor	r1, r1
	//
	//MOTOR_write(abs(gain),dir);
	

	
}
     566:	0f 90       	pop	r0
     568:	0f be       	out	0x3f, r0	; 63
     56a:	0f 90       	pop	r0
     56c:	1f 90       	pop	r1
     56e:	18 95       	reti

00000570 <PWM_init>:

void PWM_init(void) { 
	
	
	//Enable fast mode
	TCCR1A &= ~(1<<WGM10);	
     570:	a0 e8       	ldi	r26, 0x80	; 128
     572:	b0 e0       	ldi	r27, 0x00	; 0
     574:	8c 91       	ld	r24, X
     576:	8e 7f       	andi	r24, 0xFE	; 254
     578:	8c 93       	st	X, r24
	TCCR1A |= (1<<WGM11);
     57a:	8c 91       	ld	r24, X
     57c:	82 60       	ori	r24, 0x02	; 2
     57e:	8c 93       	st	X, r24
	TCCR1B |= (1<<WGM12);
     580:	e1 e8       	ldi	r30, 0x81	; 129
     582:	f0 e0       	ldi	r31, 0x00	; 0
     584:	80 81       	ld	r24, Z
     586:	88 60       	ori	r24, 0x08	; 8
     588:	80 83       	st	Z, r24
	TCCR1B |= (1<<WGM13);		
     58a:	80 81       	ld	r24, Z
     58c:	80 61       	ori	r24, 0x10	; 16
     58e:	80 83       	st	Z, r24
	
	//Compare Output Mode: Non-inverting
	TCCR1A |= (1<<COM1A1);			
     590:	8c 91       	ld	r24, X
     592:	80 68       	ori	r24, 0x80	; 128
     594:	8c 93       	st	X, r24
	
	
	//Prescaler: clk/1024
	TCCR1B |= (1<<CS12);
     596:	80 81       	ld	r24, Z
     598:	84 60       	ori	r24, 0x04	; 4
     59a:	80 83       	st	Z, r24
	TCCR1B &= ~(1<<CS11);
     59c:	80 81       	ld	r24, Z
     59e:	8d 7f       	andi	r24, 0xFD	; 253
     5a0:	80 83       	st	Z, r24
	TCCR1B |= (1<<CS10);
     5a2:	80 81       	ld	r24, Z
     5a4:	81 60       	ori	r24, 0x01	; 1
     5a6:	80 83       	st	Z, r24

	//Top value = F_CPU/(N*(1/min_period)) , N=1024
	ICR1 = 312;											// 312 implies 20 ms = T
     5a8:	88 e3       	ldi	r24, 0x38	; 56
     5aa:	91 e0       	ldi	r25, 0x01	; 1
     5ac:	90 93 87 00 	sts	0x0087, r25
     5b0:	80 93 86 00 	sts	0x0086, r24
	OCR1A = PWM_mid;									// The duty cycle is set here (15.6-32.1 implies 1ms-2ms)
     5b4:	85 e1       	ldi	r24, 0x15	; 21
     5b6:	90 e0       	ldi	r25, 0x00	; 0
     5b8:	90 93 89 00 	sts	0x0089, r25
     5bc:	80 93 88 00 	sts	0x0088, r24
	
	
	//Setting pin 11 (PB5) to output
	DDRB |= (1<<PB5);
     5c0:	25 9a       	sbi	0x04, 5	; 4
     5c2:	08 95       	ret

000005c4 <PWM_get_duty_cycle>:
	
}



float PWM_get_duty_cycle(can_message_t msg) {
     5c4:	ef 92       	push	r14
     5c6:	ff 92       	push	r15
     5c8:	0f 93       	push	r16
     5ca:	1f 93       	push	r17
     5cc:	cf 93       	push	r28
     5ce:	df 93       	push	r29
     5d0:	cd b7       	in	r28, 0x3d	; 61
     5d2:	de b7       	in	r29, 0x3e	; 62
     5d4:	2b 97       	sbiw	r28, 0x0b	; 11
     5d6:	0f b6       	in	r0, 0x3f	; 63
     5d8:	f8 94       	cli
     5da:	de bf       	out	0x3e, r29	; 62
     5dc:	0f be       	out	0x3f, r0	; 63
     5de:	cd bf       	out	0x3d, r28	; 61
     5e0:	1c 83       	std	Y+4, r17	; 0x04
	
	
	//printf("MCP2515_read(MCP_CANINTF) & 1 = %d\n\n", MCP2515_read(MCP_CANINTF) & 1);
	//if(MCP2515_read(MCP_CANINTF) & 1){		printf("IN GET DC:\n");
		//CAN_print_message(msg);
		printf("\n\n\n");
     5e2:	8e e2       	ldi	r24, 0x2E	; 46
     5e4:	92 e0       	ldi	r25, 0x02	; 2
     5e6:	bd d5       	rcall	.+2938   	; 0x1162 <puts>
		MCP2515_bit_modify(MCP_CANINTF,0x1,0x1);	
     5e8:	41 e0       	ldi	r20, 0x01	; 1
     5ea:	61 e0       	ldi	r22, 0x01	; 1
     5ec:	8c e2       	ldi	r24, 0x2C	; 44
     5ee:	0c df       	rcall	.-488    	; 0x408 <MCP2515_bit_modify>
	//}
	double x_pos = msg.data[0];
     5f0:	6c 81       	ldd	r22, Y+4	; 0x04
     5f2:	70 e0       	ldi	r23, 0x00	; 0
     5f4:	80 e0       	ldi	r24, 0x00	; 0
     5f6:	90 e0       	ldi	r25, 0x00	; 0
     5f8:	13 d3       	rcall	.+1574   	; 0xc20 <__floatunsisf>
	
	return (x_pos/255)*(PWM_max-PWM_min) + PWM_min;
     5fa:	20 e0       	ldi	r18, 0x00	; 0
     5fc:	30 e0       	ldi	r19, 0x00	; 0
     5fe:	4f e7       	ldi	r20, 0x7F	; 127
     600:	53 e4       	ldi	r21, 0x43	; 67
     602:	7a d2       	rcall	.+1268   	; 0xaf8 <__divsf3>
     604:	23 e3       	ldi	r18, 0x33	; 51
     606:	33 e3       	ldi	r19, 0x33	; 51
     608:	43 e4       	ldi	r20, 0x43	; 67
     60a:	51 e4       	ldi	r21, 0x41	; 65
     60c:	bf d3       	rcall	.+1918   	; 0xd8c <__mulsf3>
     60e:	2a e9       	ldi	r18, 0x9A	; 154
     610:	39 e9       	ldi	r19, 0x99	; 153
     612:	49 e7       	ldi	r20, 0x79	; 121
     614:	51 e4       	ldi	r21, 0x41	; 65
     616:	08 d2       	rcall	.+1040   	; 0xa28 <__addsf3>
     618:	2a e9       	ldi	r18, 0x9A	; 154
     61a:	39 e9       	ldi	r19, 0x99	; 153
     61c:	49 ed       	ldi	r20, 0xD9	; 217
     61e:	5f e3       	ldi	r21, 0x3F	; 63
     620:	02 d2       	rcall	.+1028   	; 0xa26 <__subsf3>
	
}
     622:	2b 96       	adiw	r28, 0x0b	; 11
     624:	0f b6       	in	r0, 0x3f	; 63
     626:	f8 94       	cli
     628:	de bf       	out	0x3e, r29	; 62
     62a:	0f be       	out	0x3f, r0	; 63
     62c:	cd bf       	out	0x3d, r28	; 61
     62e:	df 91       	pop	r29
     630:	cf 91       	pop	r28
     632:	1f 91       	pop	r17
     634:	0f 91       	pop	r16
     636:	ff 90       	pop	r15
     638:	ef 90       	pop	r14
     63a:	08 95       	ret

0000063c <PWM_set_duty_cycle>:


void PWM_set_duty_cycle(float val) {
     63c:	cf 92       	push	r12
     63e:	df 92       	push	r13
     640:	ef 92       	push	r14
     642:	ff 92       	push	r15
     644:	6b 01       	movw	r12, r22
     646:	7c 01       	movw	r14, r24

	if (val >= PWM_max) {
     648:	20 e0       	ldi	r18, 0x00	; 0
     64a:	30 e0       	ldi	r19, 0x00	; 0
     64c:	4c ee       	ldi	r20, 0xEC	; 236
     64e:	51 e4       	ldi	r21, 0x41	; 65
     650:	99 d3       	rcall	.+1842   	; 0xd84 <__gesf2>
     652:	88 23       	and	r24, r24
     654:	3c f0       	brlt	.+14     	; 0x664 <PWM_set_duty_cycle+0x28>
		OCR1A = PWM_max;
     656:	8d e1       	ldi	r24, 0x1D	; 29
     658:	90 e0       	ldi	r25, 0x00	; 0
     65a:	90 93 89 00 	sts	0x0089, r25
     65e:	80 93 88 00 	sts	0x0088, r24
     662:	18 c0       	rjmp	.+48     	; 0x694 <PWM_set_duty_cycle+0x58>
	}
	else if (val <= PWM_min) {
     664:	27 e6       	ldi	r18, 0x67	; 103
     666:	36 e6       	ldi	r19, 0x66	; 102
     668:	4e e5       	ldi	r20, 0x5E	; 94
     66a:	51 e4       	ldi	r21, 0x41	; 65
     66c:	c7 01       	movw	r24, r14
     66e:	b6 01       	movw	r22, r12
     670:	3f d2       	rcall	.+1150   	; 0xaf0 <__cmpsf2>
     672:	18 16       	cp	r1, r24
     674:	3c f0       	brlt	.+14     	; 0x684 <PWM_set_duty_cycle+0x48>
		OCR1A = PWM_min;
     676:	8d e0       	ldi	r24, 0x0D	; 13
     678:	90 e0       	ldi	r25, 0x00	; 0
     67a:	90 93 89 00 	sts	0x0089, r25
     67e:	80 93 88 00 	sts	0x0088, r24
     682:	08 c0       	rjmp	.+16     	; 0x694 <PWM_set_duty_cycle+0x58>
	}
	else {
		OCR1A = (uint8_t) val;	
     684:	c7 01       	movw	r24, r14
     686:	b6 01       	movw	r22, r12
     688:	9f d2       	rcall	.+1342   	; 0xbc8 <__fixunssfsi>
     68a:	70 e0       	ldi	r23, 0x00	; 0
     68c:	70 93 89 00 	sts	0x0089, r23
     690:	60 93 88 00 	sts	0x0088, r22
	}
	
}
     694:	ff 90       	pop	r15
     696:	ef 90       	pop	r14
     698:	df 90       	pop	r13
     69a:	cf 90       	pop	r12
     69c:	08 95       	ret

0000069e <SOLENOID_init>:
				
#include <avr/io.h>
#include "SOLENOID.h"
void SOLENOID_init(void){
	
	DDRB |= (1<<DDB4);	
     69e:	24 9a       	sbi	0x04, 4	; 4
     6a0:	08 95       	ret

000006a2 <SOLENOID_disable>:
}


void SOLENOID_disable(){
	
		PORTB |= (1 << PB4);
     6a2:	2c 9a       	sbi	0x05, 4	; 5
     6a4:	08 95       	ret

000006a6 <SOLENOID_enable>:
		
}

void SOLENOID_enable(){
	
	PORTB &= ~(1 << PB4);
     6a6:	2c 98       	cbi	0x05, 4	; 5
     6a8:	08 95       	ret

000006aa <SPI_init>:

void SPI_init() {
	
	

	DDRB |= (1<<DDB1);						//SCK
     6aa:	21 9a       	sbi	0x04, 1	; 4
	DDRB |= (1<<DDB2);						//MOSI
     6ac:	22 9a       	sbi	0x04, 2	; 4
	DDRB |= (1<<DDB7);
     6ae:	27 9a       	sbi	0x04, 7	; 4
	DDRB |= (1<<DDB0);						//SS
     6b0:	20 9a       	sbi	0x04, 0	; 4
	DDRB &= ~(1<<DDB3);						//MISO
     6b2:	23 98       	cbi	0x04, 3	; 4
	
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);					//Master mode enable;						//SPI Enable
     6b4:	8c b5       	in	r24, 0x2c	; 44
     6b6:	81 65       	ori	r24, 0x51	; 81
     6b8:	8c bd       	out	0x2c, r24	; 44
     6ba:	08 95       	ret

000006bc <SPI_send>:



void SPI_send(uint8_t message) {
	
	SPDR = message;							//Start transmission
     6bc:	8e bd       	out	0x2e, r24	; 46
	//printf("SPI_send \n");
	
	while (!(SPSR & (1<<SPIF))){
     6be:	0d b4       	in	r0, 0x2d	; 45
     6c0:	07 fe       	sbrs	r0, 7
     6c2:	fd cf       	rjmp	.-6      	; 0x6be <SPI_send+0x2>
		//printf("stuck\n");
	}			//Wait until transmission is complete
}
     6c4:	08 95       	ret

000006c6 <SPI_read>:



uint8_t SPI_read() {
	
	SPI_send(0x01);							//Transmisson of dummy byte, to be able to read from slave
     6c6:	81 e0       	ldi	r24, 0x01	; 1
     6c8:	f9 df       	rcall	.-14     	; 0x6bc <SPI_send>
	
	//while (!(SPSR & (1<<SPIF))) {}			//Wait until transmission is complete
	
	return SPDR;							//All messages will end with the dummy byte????
     6ca:	8e b5       	in	r24, 0x2e	; 46
	
}
     6cc:	08 95       	ret

000006ce <SPI_enable_chipselect>:


void SPI_enable_chipselect(void) { // 1 --> enable
	PORTB &= ~(1<<PB7);
     6ce:	2f 98       	cbi	0x05, 7	; 5
     6d0:	08 95       	ret

000006d2 <SPI_disable_chipselect>:
}



void SPI_disable_chipselect(void) { // 1 --> enable
	PORTB |= (1<<PB7);
     6d2:	2f 9a       	sbi	0x05, 7	; 5
     6d4:	08 95       	ret

000006d6 <__vector_42>:
#include "TIMER.h"

uint16_t volatile static stopwatch = 0;


ISR(TIMER4_COMPA_vect) {
     6d6:	1f 92       	push	r1
     6d8:	0f 92       	push	r0
     6da:	0f b6       	in	r0, 0x3f	; 63
     6dc:	0f 92       	push	r0
     6de:	11 24       	eor	r1, r1
     6e0:	8f 93       	push	r24
     6e2:	9f 93       	push	r25
	stopwatch = stopwatch + 1;
     6e4:	80 91 85 02 	lds	r24, 0x0285
     6e8:	90 91 86 02 	lds	r25, 0x0286
     6ec:	01 96       	adiw	r24, 0x01	; 1
     6ee:	90 93 86 02 	sts	0x0286, r25
     6f2:	80 93 85 02 	sts	0x0285, r24
     6f6:	8f e9       	ldi	r24, 0x9F	; 159
     6f8:	9f e0       	ldi	r25, 0x0F	; 15
     6fa:	01 97       	sbiw	r24, 0x01	; 1
     6fc:	f1 f7       	brne	.-4      	; 0x6fa <__vector_42+0x24>
     6fe:	00 c0       	rjmp	.+0      	; 0x700 <__vector_42+0x2a>
     700:	00 00       	nop
	_delay_ms(1);
	/*printf("Interrupt vector func\n\n");*/
} 
     702:	9f 91       	pop	r25
     704:	8f 91       	pop	r24
     706:	0f 90       	pop	r0
     708:	0f be       	out	0x3f, r0	; 63
     70a:	0f 90       	pop	r0
     70c:	1f 90       	pop	r1
     70e:	18 95       	reti

00000710 <TIMER_init>:



void TIMER_init() {
	
	TCCR4B |= (1 << WGM42); //CTC mode
     710:	e1 ea       	ldi	r30, 0xA1	; 161
     712:	f0 e0       	ldi	r31, 0x00	; 0
     714:	80 81       	ld	r24, Z
     716:	88 60       	ori	r24, 0x08	; 8
     718:	80 83       	st	Z, r24
	
	/*Want to count each second:
	Clock frequency = 16 000 000 and prescaler = 1024 ---> 16000000/1024 = 15625 ticks per sec*/
	
	//Defining top value of counter --> reset each second
	OCR4A = 15625;
     71a:	89 e0       	ldi	r24, 0x09	; 9
     71c:	9d e3       	ldi	r25, 0x3D	; 61
     71e:	90 93 a9 00 	sts	0x00A9, r25
     722:	80 93 a8 00 	sts	0x00A8, r24
	
	
	//Enable global interrupt
	sei();
     726:	78 94       	sei
	
	//Enable Timer Compare Match A Interrupt
	TIMSK4 |= (1 << OCIE4A);
     728:	e2 e7       	ldi	r30, 0x72	; 114
     72a:	f0 e0       	ldi	r31, 0x00	; 0
     72c:	80 81       	ld	r24, Z
     72e:	82 60       	ori	r24, 0x02	; 2
     730:	80 83       	st	Z, r24
     732:	08 95       	ret

00000734 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     734:	8c e0       	ldi	r24, 0x0C	; 12
     736:	80 93 b8 00 	sts	0x00B8, r24
     73a:	8f ef       	ldi	r24, 0xFF	; 255
     73c:	80 93 bb 00 	sts	0x00BB, r24
     740:	84 e0       	ldi	r24, 0x04	; 4
     742:	80 93 bc 00 	sts	0x00BC, r24
     746:	08 95       	ret

00000748 <TWI_Start_Transceiver_With_Data>:
     748:	ec eb       	ldi	r30, 0xBC	; 188
     74a:	f0 e0       	ldi	r31, 0x00	; 0
     74c:	20 81       	ld	r18, Z
     74e:	20 fd       	sbrc	r18, 0
     750:	fd cf       	rjmp	.-6      	; 0x74c <TWI_Start_Transceiver_With_Data+0x4>
     752:	60 93 89 02 	sts	0x0289, r22
     756:	fc 01       	movw	r30, r24
     758:	20 81       	ld	r18, Z
     75a:	20 93 8a 02 	sts	0x028A, r18
     75e:	20 fd       	sbrc	r18, 0
     760:	0c c0       	rjmp	.+24     	; 0x77a <TWI_Start_Transceiver_With_Data+0x32>
     762:	62 30       	cpi	r22, 0x02	; 2
     764:	50 f0       	brcs	.+20     	; 0x77a <TWI_Start_Transceiver_With_Data+0x32>
     766:	dc 01       	movw	r26, r24
     768:	11 96       	adiw	r26, 0x01	; 1
     76a:	eb e8       	ldi	r30, 0x8B	; 139
     76c:	f2 e0       	ldi	r31, 0x02	; 2
     76e:	81 e0       	ldi	r24, 0x01	; 1
     770:	9d 91       	ld	r25, X+
     772:	91 93       	st	Z+, r25
     774:	8f 5f       	subi	r24, 0xFF	; 255
     776:	86 13       	cpse	r24, r22
     778:	fb cf       	rjmp	.-10     	; 0x770 <TWI_Start_Transceiver_With_Data+0x28>
     77a:	10 92 88 02 	sts	0x0288, r1
     77e:	88 ef       	ldi	r24, 0xF8	; 248
     780:	80 93 06 02 	sts	0x0206, r24
     784:	85 ea       	ldi	r24, 0xA5	; 165
     786:	80 93 bc 00 	sts	0x00BC, r24
     78a:	08 95       	ret

0000078c <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     78c:	1f 92       	push	r1
     78e:	0f 92       	push	r0
     790:	0f b6       	in	r0, 0x3f	; 63
     792:	0f 92       	push	r0
     794:	11 24       	eor	r1, r1
     796:	0b b6       	in	r0, 0x3b	; 59
     798:	0f 92       	push	r0
     79a:	2f 93       	push	r18
     79c:	3f 93       	push	r19
     79e:	8f 93       	push	r24
     7a0:	9f 93       	push	r25
     7a2:	af 93       	push	r26
     7a4:	bf 93       	push	r27
     7a6:	ef 93       	push	r30
     7a8:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     7aa:	80 91 b9 00 	lds	r24, 0x00B9
     7ae:	90 e0       	ldi	r25, 0x00	; 0
     7b0:	fc 01       	movw	r30, r24
     7b2:	38 97       	sbiw	r30, 0x08	; 8
     7b4:	e1 35       	cpi	r30, 0x51	; 81
     7b6:	f1 05       	cpc	r31, r1
     7b8:	08 f0       	brcs	.+2      	; 0x7bc <__vector_39+0x30>
     7ba:	55 c0       	rjmp	.+170    	; 0x866 <__vector_39+0xda>
     7bc:	ee 58       	subi	r30, 0x8E	; 142
     7be:	ff 4f       	sbci	r31, 0xFF	; 255
     7c0:	48 c3       	rjmp	.+1680   	; 0xe52 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     7c2:	10 92 87 02 	sts	0x0287, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     7c6:	e0 91 87 02 	lds	r30, 0x0287
     7ca:	80 91 89 02 	lds	r24, 0x0289
     7ce:	e8 17       	cp	r30, r24
     7d0:	70 f4       	brcc	.+28     	; 0x7ee <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     7d2:	81 e0       	ldi	r24, 0x01	; 1
     7d4:	8e 0f       	add	r24, r30
     7d6:	80 93 87 02 	sts	0x0287, r24
     7da:	f0 e0       	ldi	r31, 0x00	; 0
     7dc:	e6 57       	subi	r30, 0x76	; 118
     7de:	fd 4f       	sbci	r31, 0xFD	; 253
     7e0:	80 81       	ld	r24, Z
     7e2:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7e6:	85 e8       	ldi	r24, 0x85	; 133
     7e8:	80 93 bc 00 	sts	0x00BC, r24
     7ec:	43 c0       	rjmp	.+134    	; 0x874 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     7ee:	80 91 88 02 	lds	r24, 0x0288
     7f2:	81 60       	ori	r24, 0x01	; 1
     7f4:	80 93 88 02 	sts	0x0288, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7f8:	84 e9       	ldi	r24, 0x94	; 148
     7fa:	80 93 bc 00 	sts	0x00BC, r24
     7fe:	3a c0       	rjmp	.+116    	; 0x874 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     800:	e0 91 87 02 	lds	r30, 0x0287
     804:	81 e0       	ldi	r24, 0x01	; 1
     806:	8e 0f       	add	r24, r30
     808:	80 93 87 02 	sts	0x0287, r24
     80c:	80 91 bb 00 	lds	r24, 0x00BB
     810:	f0 e0       	ldi	r31, 0x00	; 0
     812:	e6 57       	subi	r30, 0x76	; 118
     814:	fd 4f       	sbci	r31, 0xFD	; 253
     816:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     818:	20 91 87 02 	lds	r18, 0x0287
     81c:	30 e0       	ldi	r19, 0x00	; 0
     81e:	80 91 89 02 	lds	r24, 0x0289
     822:	90 e0       	ldi	r25, 0x00	; 0
     824:	01 97       	sbiw	r24, 0x01	; 1
     826:	28 17       	cp	r18, r24
     828:	39 07       	cpc	r19, r25
     82a:	24 f4       	brge	.+8      	; 0x834 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     82c:	85 ec       	ldi	r24, 0xC5	; 197
     82e:	80 93 bc 00 	sts	0x00BC, r24
     832:	20 c0       	rjmp	.+64     	; 0x874 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     834:	85 e8       	ldi	r24, 0x85	; 133
     836:	80 93 bc 00 	sts	0x00BC, r24
     83a:	1c c0       	rjmp	.+56     	; 0x874 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     83c:	80 91 bb 00 	lds	r24, 0x00BB
     840:	e0 91 87 02 	lds	r30, 0x0287
     844:	f0 e0       	ldi	r31, 0x00	; 0
     846:	e6 57       	subi	r30, 0x76	; 118
     848:	fd 4f       	sbci	r31, 0xFD	; 253
     84a:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     84c:	80 91 88 02 	lds	r24, 0x0288
     850:	81 60       	ori	r24, 0x01	; 1
     852:	80 93 88 02 	sts	0x0288, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     856:	84 e9       	ldi	r24, 0x94	; 148
     858:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     85c:	0b c0       	rjmp	.+22     	; 0x874 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     85e:	85 ea       	ldi	r24, 0xA5	; 165
     860:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     864:	07 c0       	rjmp	.+14     	; 0x874 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     866:	80 91 b9 00 	lds	r24, 0x00B9
     86a:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     86e:	84 e0       	ldi	r24, 0x04	; 4
     870:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     874:	ff 91       	pop	r31
     876:	ef 91       	pop	r30
     878:	bf 91       	pop	r27
     87a:	af 91       	pop	r26
     87c:	9f 91       	pop	r25
     87e:	8f 91       	pop	r24
     880:	3f 91       	pop	r19
     882:	2f 91       	pop	r18
     884:	0f 90       	pop	r0
     886:	0b be       	out	0x3b, r0	; 59
     888:	0f 90       	pop	r0
     88a:	0f be       	out	0x3f, r0	; 63
     88c:	0f 90       	pop	r0
     88e:	1f 90       	pop	r1
     890:	18 95       	reti

00000892 <UART_Init>:



int UART_Init(unsigned int ubrr) {
	// Set baud rate
	UBRR0H = (unsigned char)(ubrr>>8);
     892:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
     896:	80 93 c4 00 	sts	0x00C4, r24
	// Enable receiver and transmitter
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     89a:	88 e1       	ldi	r24, 0x18	; 24
     89c:	80 93 c1 00 	sts	0x00C1, r24
	// Set frame format: 8data, 2 stop bit
	
	#ifdef __AVR_ATmega162__
		UCSR0A &= ~(_BV(U2X0));
	#elif __AVR_ATmega2560__
		UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     8a0:	8e e0       	ldi	r24, 0x0E	; 14
     8a2:	80 93 c2 00 	sts	0x00C2, r24
	#endif
	
	
	
	
	cli();
     8a6:	f8 94       	cli

	
	//RX Complete Interrupt Enable
	UCSR0B |= (1 << RXCIE0);
     8a8:	e1 ec       	ldi	r30, 0xC1	; 193
     8aa:	f0 e0       	ldi	r31, 0x00	; 0
     8ac:	80 81       	ld	r24, Z
     8ae:	80 68       	ori	r24, 0x80	; 128
     8b0:	80 83       	st	Z, r24
	
	//Receive Complete Flag Enable
	UCSR0A |= (1 << RXC0);
     8b2:	e0 ec       	ldi	r30, 0xC0	; 192
     8b4:	f0 e0       	ldi	r31, 0x00	; 0
     8b6:	80 81       	ld	r24, Z
     8b8:	80 68       	ori	r24, 0x80	; 128
     8ba:	80 83       	st	Z, r24
	
	//Global Interrupt Flag Enable
	sei();
     8bc:	78 94       	sei


	return 1;
}
     8be:	81 e0       	ldi	r24, 0x01	; 1
     8c0:	90 e0       	ldi	r25, 0x00	; 0
     8c2:	08 95       	ret

000008c4 <UART_Transmit>:


int UART_Transmit(unsigned char data) {
	while (!(UCSR0A & (1<<UDRE0) )){}
     8c4:	e0 ec       	ldi	r30, 0xC0	; 192
     8c6:	f0 e0       	ldi	r31, 0x00	; 0
     8c8:	90 81       	ld	r25, Z
     8ca:	95 ff       	sbrs	r25, 5
     8cc:	fd cf       	rjmp	.-6      	; 0x8c8 <UART_Transmit+0x4>
	
	UDR0 = data;
     8ce:	80 93 c6 00 	sts	0x00C6, r24
	return 3;
};
     8d2:	83 e0       	ldi	r24, 0x03	; 3
     8d4:	90 e0       	ldi	r25, 0x00	; 0
     8d6:	08 95       	ret

000008d8 <UART_Recieve>:


unsigned char UART_Recieve(void) {
	

	while ( !(UCSR0A & (1<<RXC0)));
     8d8:	e0 ec       	ldi	r30, 0xC0	; 192
     8da:	f0 e0       	ldi	r31, 0x00	; 0
     8dc:	80 81       	ld	r24, Z
     8de:	88 23       	and	r24, r24
     8e0:	ec f7       	brge	.-6      	; 0x8dc <UART_Recieve+0x4>
	
	return UDR0;
     8e2:	80 91 c6 00 	lds	r24, 0x00C6
	
     8e6:	08 95       	ret

000008e8 <__vector_default>:
#include "../lib/CAN_DEFINES/CAN_DEFINES.h"
uint8_t RECEIVED = 0;


ISR(BADISR_vect)
{
     8e8:	1f 92       	push	r1
     8ea:	0f 92       	push	r0
     8ec:	0f b6       	in	r0, 0x3f	; 63
     8ee:	0f 92       	push	r0
     8f0:	11 24       	eor	r1, r1
     8f2:	0b b6       	in	r0, 0x3b	; 59
     8f4:	0f 92       	push	r0
     8f6:	2f 93       	push	r18
     8f8:	3f 93       	push	r19
     8fa:	4f 93       	push	r20
     8fc:	5f 93       	push	r21
     8fe:	6f 93       	push	r22
     900:	7f 93       	push	r23
     902:	8f 93       	push	r24
     904:	9f 93       	push	r25
     906:	af 93       	push	r26
     908:	bf 93       	push	r27
     90a:	ef 93       	push	r30
     90c:	ff 93       	push	r31
	printf("Trist\n");
     90e:	8d e6       	ldi	r24, 0x6D	; 109
     910:	92 e0       	ldi	r25, 0x02	; 2
     912:	27 d4       	rcall	.+2126   	; 0x1162 <puts>
}
     914:	ff 91       	pop	r31
     916:	ef 91       	pop	r30
     918:	bf 91       	pop	r27
     91a:	af 91       	pop	r26
     91c:	9f 91       	pop	r25
     91e:	8f 91       	pop	r24
     920:	7f 91       	pop	r23
     922:	6f 91       	pop	r22
     924:	5f 91       	pop	r21
     926:	4f 91       	pop	r20
     928:	3f 91       	pop	r19
     92a:	2f 91       	pop	r18
     92c:	0f 90       	pop	r0
     92e:	0b be       	out	0x3b, r0	; 59
     930:	0f 90       	pop	r0
     932:	0f be       	out	0x3f, r0	; 63
     934:	0f 90       	pop	r0
     936:	1f 90       	pop	r1
     938:	18 95       	reti

0000093a <main>:
	//unsigned char temp = UDR0;
	//UART_Transmit(temp); // for  teste at det funker
//}


int main(void) {
     93a:	cf 93       	push	r28
     93c:	df 93       	push	r29
     93e:	cd b7       	in	r28, 0x3d	; 61
     940:	de b7       	in	r29, 0x3e	; 62
     942:	2b 97       	sbiw	r28, 0x0b	; 11
     944:	0f b6       	in	r0, 0x3f	; 63
     946:	f8 94       	cli
     948:	de bf       	out	0x3e, r29	; 62
     94a:	0f be       	out	0x3f, r0	; 63
     94c:	cd bf       	out	0x3d, r28	; 61
	
	
	
	cli();	//disable alle interrupts
     94e:	f8 94       	cli
	
	DDRA = 0xFF;
     950:	8f ef       	ldi	r24, 0xFF	; 255
     952:	81 b9       	out	0x01, r24	; 1
	UART_Init(UBRR);
     954:	87 e6       	ldi	r24, 0x67	; 103
     956:	90 e0       	ldi	r25, 0x00	; 0
     958:	9c df       	rcall	.-200    	; 0x892 <UART_Init>
	fdevopen(&UART_Transmit, &UART_Recieve);
     95a:	6c e6       	ldi	r22, 0x6C	; 108
     95c:	74 e0       	ldi	r23, 0x04	; 4
     95e:	82 e6       	ldi	r24, 0x62	; 98
     960:	94 e0       	ldi	r25, 0x04	; 4
     962:	a4 d3       	rcall	.+1864   	; 0x10ac <fdevopen>

	
	CAN_init();
     964:	47 dc       	rcall	.-1906   	; 0x1f4 <CAN_init>
	PWM_init();
     966:	04 de       	rcall	.-1016   	; 0x570 <PWM_init>
	DAC_init();
     968:	f8 dc       	rcall	.-1552   	; 0x35a <DAC_init>
	MOTOR_init();
     96a:	8d dd       	rcall	.-1254   	; 0x486 <MOTOR_init>
	IR_init();
     96c:	0c dd       	rcall	.-1512   	; 0x386 <IR_init>
	SOLENOID_init();
     96e:	97 de       	rcall	.-722    	; 0x69e <SOLENOID_init>
	TIMER_init();
     970:	cf de       	rcall	.-610    	; 0x710 <TIMER_init>
		//printf("ADC IR %d\n",IR_read());
	
		
		can_message_t msg; 
		msg.id = 0;
		msg.length = 1;
     972:	dd 24       	eor	r13, r13
     974:	d3 94       	inc	r13
		
		//printf("ADC IR %d\n",IR_read());
	
		
		can_message_t msg; 
		msg.id = 0;
     976:	1a 82       	std	Y+2, r1	; 0x02
     978:	19 82       	std	Y+1, r1	; 0x01
		msg.length = 1;
     97a:	db 82       	std	Y+3, r13	; 0x03
		msg.data[0] = 0;
     97c:	1c 82       	std	Y+4, r1	; 0x04

		//msg.data[GAME_ENABLE] = 0;	//--> clearing bit in order to recognize new message
		
		CAN_recieve_data(&msg);
     97e:	ce 01       	movw	r24, r28
     980:	01 96       	adiw	r24, 0x01	; 1
     982:	54 dc       	rcall	.-1880   	; 0x22c <CAN_recieve_data>
     984:	8f e3       	ldi	r24, 0x3F	; 63
     986:	9c e9       	ldi	r25, 0x9C	; 156
     988:	01 97       	sbiw	r24, 0x01	; 1
     98a:	f1 f7       	brne	.-4      	; 0x988 <main+0x4e>
     98c:	00 c0       	rjmp	.+0      	; 0x98e <main+0x54>
     98e:	00 00       	nop
		_delay_ms(10);
		
		
		//printf("IN MAIN:\n");
		//if (msg.id == 100 && msg.length == 7){	
			CAN_print_message(msg);
     990:	e9 80       	ldd	r14, Y+1	; 0x01
     992:	fa 80       	ldd	r15, Y+2	; 0x02
     994:	0b 81       	ldd	r16, Y+3	; 0x03
     996:	1c 81       	ldd	r17, Y+4	; 0x04
     998:	2d 81       	ldd	r18, Y+5	; 0x05
     99a:	3e 81       	ldd	r19, Y+6	; 0x06
     99c:	4f 81       	ldd	r20, Y+7	; 0x07
     99e:	58 85       	ldd	r21, Y+8	; 0x08
     9a0:	69 85       	ldd	r22, Y+9	; 0x09
     9a2:	7a 85       	ldd	r23, Y+10	; 0x0a
     9a4:	8b 85       	ldd	r24, Y+11	; 0x0b
     9a6:	82 dc       	rcall	.-1788   	; 0x2ac <CAN_print_message>
		//}
		
		if (msg.id == GAME_ID /*&& msg.data[GAME_ENABLE] && msg.length == 7*/) {
     9a8:	89 81       	ldd	r24, Y+1	; 0x01
     9aa:	9a 81       	ldd	r25, Y+2	; 0x02
     9ac:	84 36       	cpi	r24, 0x64	; 100
     9ae:	91 05       	cpc	r25, r1
     9b0:	11 f7       	brne	.-60     	; 0x976 <main+0x3c>

			float dc = PWM_get_duty_cycle(msg);
     9b2:	e9 80       	ldd	r14, Y+1	; 0x01
     9b4:	fa 80       	ldd	r15, Y+2	; 0x02
     9b6:	0b 81       	ldd	r16, Y+3	; 0x03
     9b8:	1c 81       	ldd	r17, Y+4	; 0x04
     9ba:	2d 81       	ldd	r18, Y+5	; 0x05
     9bc:	3e 81       	ldd	r19, Y+6	; 0x06
     9be:	4f 81       	ldd	r20, Y+7	; 0x07
     9c0:	58 85       	ldd	r21, Y+8	; 0x08
     9c2:	69 85       	ldd	r22, Y+9	; 0x09
     9c4:	7a 85       	ldd	r23, Y+10	; 0x0a
     9c6:	8b 85       	ldd	r24, Y+11	; 0x0b
     9c8:	fd dd       	rcall	.-1030   	; 0x5c4 <PWM_get_duty_cycle>
			PWM_set_duty_cycle(dc);
     9ca:	38 de       	rcall	.-912    	; 0x63c <PWM_set_duty_cycle>
			
		
		
		
			
		if (/*msg.id == GAME_ID &&*/ msg.data[SOLENOID_ENABLE]) {
     9cc:	8f 81       	ldd	r24, Y+7	; 0x07
     9ce:	88 23       	and	r24, r24
     9d0:	71 f0       	breq	.+28     	; 0x9ee <main+0xb4>
				
			SOLENOID_enable();
     9d2:	69 de       	rcall	.-814    	; 0x6a6 <SOLENOID_enable>
			printf("SOLENOID_enabled\n");
     9d4:	83 e7       	ldi	r24, 0x73	; 115
     9d6:	92 e0       	ldi	r25, 0x02	; 2
     9d8:	c4 d3       	rcall	.+1928   	; 0x1162 <puts>
     9da:	9f ef       	ldi	r25, 0xFF	; 255
     9dc:	25 ea       	ldi	r18, 0xA5	; 165
     9de:	8e e0       	ldi	r24, 0x0E	; 14
     9e0:	91 50       	subi	r25, 0x01	; 1
     9e2:	20 40       	sbci	r18, 0x00	; 0
     9e4:	80 40       	sbci	r24, 0x00	; 0
     9e6:	e1 f7       	brne	.-8      	; 0x9e0 <main+0xa6>
     9e8:	00 c0       	rjmp	.+0      	; 0x9ea <main+0xb0>
     9ea:	00 00       	nop
			_delay_ms(300);
			SOLENOID_disable();
     9ec:	5a de       	rcall	.-844    	; 0x6a2 <SOLENOID_disable>
		}
		
			uint8_t target_pos = msg.data[MOTOR_REF];
			//MOTOR_write_pos(target_pos - PID_control(msg));
			
			MOTOR_write_speed(MOTOR_get_speed(msg),MOTOR_get_direction(msg));
     9ee:	e9 80       	ldd	r14, Y+1	; 0x01
     9f0:	fa 80       	ldd	r15, Y+2	; 0x02
     9f2:	0b 81       	ldd	r16, Y+3	; 0x03
     9f4:	1c 81       	ldd	r17, Y+4	; 0x04
     9f6:	2d 81       	ldd	r18, Y+5	; 0x05
     9f8:	3e 81       	ldd	r19, Y+6	; 0x06
     9fa:	4f 81       	ldd	r20, Y+7	; 0x07
     9fc:	58 85       	ldd	r21, Y+8	; 0x08
     9fe:	69 85       	ldd	r22, Y+9	; 0x09
     a00:	7a 85       	ldd	r23, Y+10	; 0x0a
     a02:	8b 85       	ldd	r24, Y+11	; 0x0b
     a04:	8c dd       	rcall	.-1256   	; 0x51e <MOTOR_get_direction>
     a06:	c8 2e       	mov	r12, r24
     a08:	e9 80       	ldd	r14, Y+1	; 0x01
     a0a:	fa 80       	ldd	r15, Y+2	; 0x02
     a0c:	0b 81       	ldd	r16, Y+3	; 0x03
     a0e:	1c 81       	ldd	r17, Y+4	; 0x04
     a10:	2d 81       	ldd	r18, Y+5	; 0x05
     a12:	3e 81       	ldd	r19, Y+6	; 0x06
     a14:	4f 81       	ldd	r20, Y+7	; 0x07
     a16:	58 85       	ldd	r21, Y+8	; 0x08
     a18:	69 85       	ldd	r22, Y+9	; 0x09
     a1a:	7a 85       	ldd	r23, Y+10	; 0x0a
     a1c:	8b 85       	ldd	r24, Y+11	; 0x0b
     a1e:	5a dd       	rcall	.-1356   	; 0x4d4 <MOTOR_get_speed>
     a20:	6c 2d       	mov	r22, r12
     a22:	49 dd       	rcall	.-1390   	; 0x4b6 <MOTOR_write_speed>
	
		
		
		//MCP_CANINTF = MCP_CANINTF | 0b00000001;
	}
	}
     a24:	a8 cf       	rjmp	.-176    	; 0x976 <main+0x3c>

00000a26 <__subsf3>:
     a26:	50 58       	subi	r21, 0x80	; 128

00000a28 <__addsf3>:
     a28:	bb 27       	eor	r27, r27
     a2a:	aa 27       	eor	r26, r26
     a2c:	0e d0       	rcall	.+28     	; 0xa4a <__addsf3x>
     a2e:	70 c1       	rjmp	.+736    	; 0xd10 <__fp_round>
     a30:	61 d1       	rcall	.+706    	; 0xcf4 <__fp_pscA>
     a32:	30 f0       	brcs	.+12     	; 0xa40 <__addsf3+0x18>
     a34:	66 d1       	rcall	.+716    	; 0xd02 <__fp_pscB>
     a36:	20 f0       	brcs	.+8      	; 0xa40 <__addsf3+0x18>
     a38:	31 f4       	brne	.+12     	; 0xa46 <__addsf3+0x1e>
     a3a:	9f 3f       	cpi	r25, 0xFF	; 255
     a3c:	11 f4       	brne	.+4      	; 0xa42 <__addsf3+0x1a>
     a3e:	1e f4       	brtc	.+6      	; 0xa46 <__addsf3+0x1e>
     a40:	56 c1       	rjmp	.+684    	; 0xcee <__fp_nan>
     a42:	0e f4       	brtc	.+2      	; 0xa46 <__addsf3+0x1e>
     a44:	e0 95       	com	r30
     a46:	e7 fb       	bst	r30, 7
     a48:	4c c1       	rjmp	.+664    	; 0xce2 <__fp_inf>

00000a4a <__addsf3x>:
     a4a:	e9 2f       	mov	r30, r25
     a4c:	72 d1       	rcall	.+740    	; 0xd32 <__fp_split3>
     a4e:	80 f3       	brcs	.-32     	; 0xa30 <__addsf3+0x8>
     a50:	ba 17       	cp	r27, r26
     a52:	62 07       	cpc	r22, r18
     a54:	73 07       	cpc	r23, r19
     a56:	84 07       	cpc	r24, r20
     a58:	95 07       	cpc	r25, r21
     a5a:	18 f0       	brcs	.+6      	; 0xa62 <__addsf3x+0x18>
     a5c:	71 f4       	brne	.+28     	; 0xa7a <__addsf3x+0x30>
     a5e:	9e f5       	brtc	.+102    	; 0xac6 <__addsf3x+0x7c>
     a60:	8a c1       	rjmp	.+788    	; 0xd76 <__fp_zero>
     a62:	0e f4       	brtc	.+2      	; 0xa66 <__addsf3x+0x1c>
     a64:	e0 95       	com	r30
     a66:	0b 2e       	mov	r0, r27
     a68:	ba 2f       	mov	r27, r26
     a6a:	a0 2d       	mov	r26, r0
     a6c:	0b 01       	movw	r0, r22
     a6e:	b9 01       	movw	r22, r18
     a70:	90 01       	movw	r18, r0
     a72:	0c 01       	movw	r0, r24
     a74:	ca 01       	movw	r24, r20
     a76:	a0 01       	movw	r20, r0
     a78:	11 24       	eor	r1, r1
     a7a:	ff 27       	eor	r31, r31
     a7c:	59 1b       	sub	r21, r25
     a7e:	99 f0       	breq	.+38     	; 0xaa6 <__addsf3x+0x5c>
     a80:	59 3f       	cpi	r21, 0xF9	; 249
     a82:	50 f4       	brcc	.+20     	; 0xa98 <__addsf3x+0x4e>
     a84:	50 3e       	cpi	r21, 0xE0	; 224
     a86:	68 f1       	brcs	.+90     	; 0xae2 <__addsf3x+0x98>
     a88:	1a 16       	cp	r1, r26
     a8a:	f0 40       	sbci	r31, 0x00	; 0
     a8c:	a2 2f       	mov	r26, r18
     a8e:	23 2f       	mov	r18, r19
     a90:	34 2f       	mov	r19, r20
     a92:	44 27       	eor	r20, r20
     a94:	58 5f       	subi	r21, 0xF8	; 248
     a96:	f3 cf       	rjmp	.-26     	; 0xa7e <__addsf3x+0x34>
     a98:	46 95       	lsr	r20
     a9a:	37 95       	ror	r19
     a9c:	27 95       	ror	r18
     a9e:	a7 95       	ror	r26
     aa0:	f0 40       	sbci	r31, 0x00	; 0
     aa2:	53 95       	inc	r21
     aa4:	c9 f7       	brne	.-14     	; 0xa98 <__addsf3x+0x4e>
     aa6:	7e f4       	brtc	.+30     	; 0xac6 <__addsf3x+0x7c>
     aa8:	1f 16       	cp	r1, r31
     aaa:	ba 0b       	sbc	r27, r26
     aac:	62 0b       	sbc	r22, r18
     aae:	73 0b       	sbc	r23, r19
     ab0:	84 0b       	sbc	r24, r20
     ab2:	ba f0       	brmi	.+46     	; 0xae2 <__addsf3x+0x98>
     ab4:	91 50       	subi	r25, 0x01	; 1
     ab6:	a1 f0       	breq	.+40     	; 0xae0 <__addsf3x+0x96>
     ab8:	ff 0f       	add	r31, r31
     aba:	bb 1f       	adc	r27, r27
     abc:	66 1f       	adc	r22, r22
     abe:	77 1f       	adc	r23, r23
     ac0:	88 1f       	adc	r24, r24
     ac2:	c2 f7       	brpl	.-16     	; 0xab4 <__addsf3x+0x6a>
     ac4:	0e c0       	rjmp	.+28     	; 0xae2 <__addsf3x+0x98>
     ac6:	ba 0f       	add	r27, r26
     ac8:	62 1f       	adc	r22, r18
     aca:	73 1f       	adc	r23, r19
     acc:	84 1f       	adc	r24, r20
     ace:	48 f4       	brcc	.+18     	; 0xae2 <__addsf3x+0x98>
     ad0:	87 95       	ror	r24
     ad2:	77 95       	ror	r23
     ad4:	67 95       	ror	r22
     ad6:	b7 95       	ror	r27
     ad8:	f7 95       	ror	r31
     ada:	9e 3f       	cpi	r25, 0xFE	; 254
     adc:	08 f0       	brcs	.+2      	; 0xae0 <__addsf3x+0x96>
     ade:	b3 cf       	rjmp	.-154    	; 0xa46 <__addsf3+0x1e>
     ae0:	93 95       	inc	r25
     ae2:	88 0f       	add	r24, r24
     ae4:	08 f0       	brcs	.+2      	; 0xae8 <__addsf3x+0x9e>
     ae6:	99 27       	eor	r25, r25
     ae8:	ee 0f       	add	r30, r30
     aea:	97 95       	ror	r25
     aec:	87 95       	ror	r24
     aee:	08 95       	ret

00000af0 <__cmpsf2>:
     af0:	d4 d0       	rcall	.+424    	; 0xc9a <__fp_cmp>
     af2:	08 f4       	brcc	.+2      	; 0xaf6 <__cmpsf2+0x6>
     af4:	81 e0       	ldi	r24, 0x01	; 1
     af6:	08 95       	ret

00000af8 <__divsf3>:
     af8:	0c d0       	rcall	.+24     	; 0xb12 <__divsf3x>
     afa:	0a c1       	rjmp	.+532    	; 0xd10 <__fp_round>
     afc:	02 d1       	rcall	.+516    	; 0xd02 <__fp_pscB>
     afe:	40 f0       	brcs	.+16     	; 0xb10 <__divsf3+0x18>
     b00:	f9 d0       	rcall	.+498    	; 0xcf4 <__fp_pscA>
     b02:	30 f0       	brcs	.+12     	; 0xb10 <__divsf3+0x18>
     b04:	21 f4       	brne	.+8      	; 0xb0e <__divsf3+0x16>
     b06:	5f 3f       	cpi	r21, 0xFF	; 255
     b08:	19 f0       	breq	.+6      	; 0xb10 <__divsf3+0x18>
     b0a:	eb c0       	rjmp	.+470    	; 0xce2 <__fp_inf>
     b0c:	51 11       	cpse	r21, r1
     b0e:	34 c1       	rjmp	.+616    	; 0xd78 <__fp_szero>
     b10:	ee c0       	rjmp	.+476    	; 0xcee <__fp_nan>

00000b12 <__divsf3x>:
     b12:	0f d1       	rcall	.+542    	; 0xd32 <__fp_split3>
     b14:	98 f3       	brcs	.-26     	; 0xafc <__divsf3+0x4>

00000b16 <__divsf3_pse>:
     b16:	99 23       	and	r25, r25
     b18:	c9 f3       	breq	.-14     	; 0xb0c <__divsf3+0x14>
     b1a:	55 23       	and	r21, r21
     b1c:	b1 f3       	breq	.-20     	; 0xb0a <__divsf3+0x12>
     b1e:	95 1b       	sub	r25, r21
     b20:	55 0b       	sbc	r21, r21
     b22:	bb 27       	eor	r27, r27
     b24:	aa 27       	eor	r26, r26
     b26:	62 17       	cp	r22, r18
     b28:	73 07       	cpc	r23, r19
     b2a:	84 07       	cpc	r24, r20
     b2c:	38 f0       	brcs	.+14     	; 0xb3c <__divsf3_pse+0x26>
     b2e:	9f 5f       	subi	r25, 0xFF	; 255
     b30:	5f 4f       	sbci	r21, 0xFF	; 255
     b32:	22 0f       	add	r18, r18
     b34:	33 1f       	adc	r19, r19
     b36:	44 1f       	adc	r20, r20
     b38:	aa 1f       	adc	r26, r26
     b3a:	a9 f3       	breq	.-22     	; 0xb26 <__divsf3_pse+0x10>
     b3c:	33 d0       	rcall	.+102    	; 0xba4 <__divsf3_pse+0x8e>
     b3e:	0e 2e       	mov	r0, r30
     b40:	3a f0       	brmi	.+14     	; 0xb50 <__divsf3_pse+0x3a>
     b42:	e0 e8       	ldi	r30, 0x80	; 128
     b44:	30 d0       	rcall	.+96     	; 0xba6 <__divsf3_pse+0x90>
     b46:	91 50       	subi	r25, 0x01	; 1
     b48:	50 40       	sbci	r21, 0x00	; 0
     b4a:	e6 95       	lsr	r30
     b4c:	00 1c       	adc	r0, r0
     b4e:	ca f7       	brpl	.-14     	; 0xb42 <__divsf3_pse+0x2c>
     b50:	29 d0       	rcall	.+82     	; 0xba4 <__divsf3_pse+0x8e>
     b52:	fe 2f       	mov	r31, r30
     b54:	27 d0       	rcall	.+78     	; 0xba4 <__divsf3_pse+0x8e>
     b56:	66 0f       	add	r22, r22
     b58:	77 1f       	adc	r23, r23
     b5a:	88 1f       	adc	r24, r24
     b5c:	bb 1f       	adc	r27, r27
     b5e:	26 17       	cp	r18, r22
     b60:	37 07       	cpc	r19, r23
     b62:	48 07       	cpc	r20, r24
     b64:	ab 07       	cpc	r26, r27
     b66:	b0 e8       	ldi	r27, 0x80	; 128
     b68:	09 f0       	breq	.+2      	; 0xb6c <__divsf3_pse+0x56>
     b6a:	bb 0b       	sbc	r27, r27
     b6c:	80 2d       	mov	r24, r0
     b6e:	bf 01       	movw	r22, r30
     b70:	ff 27       	eor	r31, r31
     b72:	93 58       	subi	r25, 0x83	; 131
     b74:	5f 4f       	sbci	r21, 0xFF	; 255
     b76:	2a f0       	brmi	.+10     	; 0xb82 <__divsf3_pse+0x6c>
     b78:	9e 3f       	cpi	r25, 0xFE	; 254
     b7a:	51 05       	cpc	r21, r1
     b7c:	68 f0       	brcs	.+26     	; 0xb98 <__divsf3_pse+0x82>
     b7e:	b1 c0       	rjmp	.+354    	; 0xce2 <__fp_inf>
     b80:	fb c0       	rjmp	.+502    	; 0xd78 <__fp_szero>
     b82:	5f 3f       	cpi	r21, 0xFF	; 255
     b84:	ec f3       	brlt	.-6      	; 0xb80 <__divsf3_pse+0x6a>
     b86:	98 3e       	cpi	r25, 0xE8	; 232
     b88:	dc f3       	brlt	.-10     	; 0xb80 <__divsf3_pse+0x6a>
     b8a:	86 95       	lsr	r24
     b8c:	77 95       	ror	r23
     b8e:	67 95       	ror	r22
     b90:	b7 95       	ror	r27
     b92:	f7 95       	ror	r31
     b94:	9f 5f       	subi	r25, 0xFF	; 255
     b96:	c9 f7       	brne	.-14     	; 0xb8a <__divsf3_pse+0x74>
     b98:	88 0f       	add	r24, r24
     b9a:	91 1d       	adc	r25, r1
     b9c:	96 95       	lsr	r25
     b9e:	87 95       	ror	r24
     ba0:	97 f9       	bld	r25, 7
     ba2:	08 95       	ret
     ba4:	e1 e0       	ldi	r30, 0x01	; 1
     ba6:	66 0f       	add	r22, r22
     ba8:	77 1f       	adc	r23, r23
     baa:	88 1f       	adc	r24, r24
     bac:	bb 1f       	adc	r27, r27
     bae:	62 17       	cp	r22, r18
     bb0:	73 07       	cpc	r23, r19
     bb2:	84 07       	cpc	r24, r20
     bb4:	ba 07       	cpc	r27, r26
     bb6:	20 f0       	brcs	.+8      	; 0xbc0 <__divsf3_pse+0xaa>
     bb8:	62 1b       	sub	r22, r18
     bba:	73 0b       	sbc	r23, r19
     bbc:	84 0b       	sbc	r24, r20
     bbe:	ba 0b       	sbc	r27, r26
     bc0:	ee 1f       	adc	r30, r30
     bc2:	88 f7       	brcc	.-30     	; 0xba6 <__divsf3_pse+0x90>
     bc4:	e0 95       	com	r30
     bc6:	08 95       	ret

00000bc8 <__fixunssfsi>:
     bc8:	bc d0       	rcall	.+376    	; 0xd42 <__fp_splitA>
     bca:	88 f0       	brcs	.+34     	; 0xbee <__fixunssfsi+0x26>
     bcc:	9f 57       	subi	r25, 0x7F	; 127
     bce:	90 f0       	brcs	.+36     	; 0xbf4 <__fixunssfsi+0x2c>
     bd0:	b9 2f       	mov	r27, r25
     bd2:	99 27       	eor	r25, r25
     bd4:	b7 51       	subi	r27, 0x17	; 23
     bd6:	a0 f0       	brcs	.+40     	; 0xc00 <__fixunssfsi+0x38>
     bd8:	d1 f0       	breq	.+52     	; 0xc0e <__fixunssfsi+0x46>
     bda:	66 0f       	add	r22, r22
     bdc:	77 1f       	adc	r23, r23
     bde:	88 1f       	adc	r24, r24
     be0:	99 1f       	adc	r25, r25
     be2:	1a f0       	brmi	.+6      	; 0xbea <__fixunssfsi+0x22>
     be4:	ba 95       	dec	r27
     be6:	c9 f7       	brne	.-14     	; 0xbda <__fixunssfsi+0x12>
     be8:	12 c0       	rjmp	.+36     	; 0xc0e <__fixunssfsi+0x46>
     bea:	b1 30       	cpi	r27, 0x01	; 1
     bec:	81 f0       	breq	.+32     	; 0xc0e <__fixunssfsi+0x46>
     bee:	c3 d0       	rcall	.+390    	; 0xd76 <__fp_zero>
     bf0:	b1 e0       	ldi	r27, 0x01	; 1
     bf2:	08 95       	ret
     bf4:	c0 c0       	rjmp	.+384    	; 0xd76 <__fp_zero>
     bf6:	67 2f       	mov	r22, r23
     bf8:	78 2f       	mov	r23, r24
     bfa:	88 27       	eor	r24, r24
     bfc:	b8 5f       	subi	r27, 0xF8	; 248
     bfe:	39 f0       	breq	.+14     	; 0xc0e <__fixunssfsi+0x46>
     c00:	b9 3f       	cpi	r27, 0xF9	; 249
     c02:	cc f3       	brlt	.-14     	; 0xbf6 <__fixunssfsi+0x2e>
     c04:	86 95       	lsr	r24
     c06:	77 95       	ror	r23
     c08:	67 95       	ror	r22
     c0a:	b3 95       	inc	r27
     c0c:	d9 f7       	brne	.-10     	; 0xc04 <__fixunssfsi+0x3c>
     c0e:	3e f4       	brtc	.+14     	; 0xc1e <__fixunssfsi+0x56>
     c10:	90 95       	com	r25
     c12:	80 95       	com	r24
     c14:	70 95       	com	r23
     c16:	61 95       	neg	r22
     c18:	7f 4f       	sbci	r23, 0xFF	; 255
     c1a:	8f 4f       	sbci	r24, 0xFF	; 255
     c1c:	9f 4f       	sbci	r25, 0xFF	; 255
     c1e:	08 95       	ret

00000c20 <__floatunsisf>:
     c20:	e8 94       	clt
     c22:	09 c0       	rjmp	.+18     	; 0xc36 <__floatsisf+0x12>

00000c24 <__floatsisf>:
     c24:	97 fb       	bst	r25, 7
     c26:	3e f4       	brtc	.+14     	; 0xc36 <__floatsisf+0x12>
     c28:	90 95       	com	r25
     c2a:	80 95       	com	r24
     c2c:	70 95       	com	r23
     c2e:	61 95       	neg	r22
     c30:	7f 4f       	sbci	r23, 0xFF	; 255
     c32:	8f 4f       	sbci	r24, 0xFF	; 255
     c34:	9f 4f       	sbci	r25, 0xFF	; 255
     c36:	99 23       	and	r25, r25
     c38:	a9 f0       	breq	.+42     	; 0xc64 <__floatsisf+0x40>
     c3a:	f9 2f       	mov	r31, r25
     c3c:	96 e9       	ldi	r25, 0x96	; 150
     c3e:	bb 27       	eor	r27, r27
     c40:	93 95       	inc	r25
     c42:	f6 95       	lsr	r31
     c44:	87 95       	ror	r24
     c46:	77 95       	ror	r23
     c48:	67 95       	ror	r22
     c4a:	b7 95       	ror	r27
     c4c:	f1 11       	cpse	r31, r1
     c4e:	f8 cf       	rjmp	.-16     	; 0xc40 <__floatsisf+0x1c>
     c50:	fa f4       	brpl	.+62     	; 0xc90 <__floatsisf+0x6c>
     c52:	bb 0f       	add	r27, r27
     c54:	11 f4       	brne	.+4      	; 0xc5a <__floatsisf+0x36>
     c56:	60 ff       	sbrs	r22, 0
     c58:	1b c0       	rjmp	.+54     	; 0xc90 <__floatsisf+0x6c>
     c5a:	6f 5f       	subi	r22, 0xFF	; 255
     c5c:	7f 4f       	sbci	r23, 0xFF	; 255
     c5e:	8f 4f       	sbci	r24, 0xFF	; 255
     c60:	9f 4f       	sbci	r25, 0xFF	; 255
     c62:	16 c0       	rjmp	.+44     	; 0xc90 <__floatsisf+0x6c>
     c64:	88 23       	and	r24, r24
     c66:	11 f0       	breq	.+4      	; 0xc6c <__floatsisf+0x48>
     c68:	96 e9       	ldi	r25, 0x96	; 150
     c6a:	11 c0       	rjmp	.+34     	; 0xc8e <__floatsisf+0x6a>
     c6c:	77 23       	and	r23, r23
     c6e:	21 f0       	breq	.+8      	; 0xc78 <__floatsisf+0x54>
     c70:	9e e8       	ldi	r25, 0x8E	; 142
     c72:	87 2f       	mov	r24, r23
     c74:	76 2f       	mov	r23, r22
     c76:	05 c0       	rjmp	.+10     	; 0xc82 <__floatsisf+0x5e>
     c78:	66 23       	and	r22, r22
     c7a:	71 f0       	breq	.+28     	; 0xc98 <__floatsisf+0x74>
     c7c:	96 e8       	ldi	r25, 0x86	; 134
     c7e:	86 2f       	mov	r24, r22
     c80:	70 e0       	ldi	r23, 0x00	; 0
     c82:	60 e0       	ldi	r22, 0x00	; 0
     c84:	2a f0       	brmi	.+10     	; 0xc90 <__floatsisf+0x6c>
     c86:	9a 95       	dec	r25
     c88:	66 0f       	add	r22, r22
     c8a:	77 1f       	adc	r23, r23
     c8c:	88 1f       	adc	r24, r24
     c8e:	da f7       	brpl	.-10     	; 0xc86 <__floatsisf+0x62>
     c90:	88 0f       	add	r24, r24
     c92:	96 95       	lsr	r25
     c94:	87 95       	ror	r24
     c96:	97 f9       	bld	r25, 7
     c98:	08 95       	ret

00000c9a <__fp_cmp>:
     c9a:	99 0f       	add	r25, r25
     c9c:	00 08       	sbc	r0, r0
     c9e:	55 0f       	add	r21, r21
     ca0:	aa 0b       	sbc	r26, r26
     ca2:	e0 e8       	ldi	r30, 0x80	; 128
     ca4:	fe ef       	ldi	r31, 0xFE	; 254
     ca6:	16 16       	cp	r1, r22
     ca8:	17 06       	cpc	r1, r23
     caa:	e8 07       	cpc	r30, r24
     cac:	f9 07       	cpc	r31, r25
     cae:	c0 f0       	brcs	.+48     	; 0xce0 <__fp_cmp+0x46>
     cb0:	12 16       	cp	r1, r18
     cb2:	13 06       	cpc	r1, r19
     cb4:	e4 07       	cpc	r30, r20
     cb6:	f5 07       	cpc	r31, r21
     cb8:	98 f0       	brcs	.+38     	; 0xce0 <__fp_cmp+0x46>
     cba:	62 1b       	sub	r22, r18
     cbc:	73 0b       	sbc	r23, r19
     cbe:	84 0b       	sbc	r24, r20
     cc0:	95 0b       	sbc	r25, r21
     cc2:	39 f4       	brne	.+14     	; 0xcd2 <__fp_cmp+0x38>
     cc4:	0a 26       	eor	r0, r26
     cc6:	61 f0       	breq	.+24     	; 0xce0 <__fp_cmp+0x46>
     cc8:	23 2b       	or	r18, r19
     cca:	24 2b       	or	r18, r20
     ccc:	25 2b       	or	r18, r21
     cce:	21 f4       	brne	.+8      	; 0xcd8 <__fp_cmp+0x3e>
     cd0:	08 95       	ret
     cd2:	0a 26       	eor	r0, r26
     cd4:	09 f4       	brne	.+2      	; 0xcd8 <__fp_cmp+0x3e>
     cd6:	a1 40       	sbci	r26, 0x01	; 1
     cd8:	a6 95       	lsr	r26
     cda:	8f ef       	ldi	r24, 0xFF	; 255
     cdc:	81 1d       	adc	r24, r1
     cde:	81 1d       	adc	r24, r1
     ce0:	08 95       	ret

00000ce2 <__fp_inf>:
     ce2:	97 f9       	bld	r25, 7
     ce4:	9f 67       	ori	r25, 0x7F	; 127
     ce6:	80 e8       	ldi	r24, 0x80	; 128
     ce8:	70 e0       	ldi	r23, 0x00	; 0
     cea:	60 e0       	ldi	r22, 0x00	; 0
     cec:	08 95       	ret

00000cee <__fp_nan>:
     cee:	9f ef       	ldi	r25, 0xFF	; 255
     cf0:	80 ec       	ldi	r24, 0xC0	; 192
     cf2:	08 95       	ret

00000cf4 <__fp_pscA>:
     cf4:	00 24       	eor	r0, r0
     cf6:	0a 94       	dec	r0
     cf8:	16 16       	cp	r1, r22
     cfa:	17 06       	cpc	r1, r23
     cfc:	18 06       	cpc	r1, r24
     cfe:	09 06       	cpc	r0, r25
     d00:	08 95       	ret

00000d02 <__fp_pscB>:
     d02:	00 24       	eor	r0, r0
     d04:	0a 94       	dec	r0
     d06:	12 16       	cp	r1, r18
     d08:	13 06       	cpc	r1, r19
     d0a:	14 06       	cpc	r1, r20
     d0c:	05 06       	cpc	r0, r21
     d0e:	08 95       	ret

00000d10 <__fp_round>:
     d10:	09 2e       	mov	r0, r25
     d12:	03 94       	inc	r0
     d14:	00 0c       	add	r0, r0
     d16:	11 f4       	brne	.+4      	; 0xd1c <__fp_round+0xc>
     d18:	88 23       	and	r24, r24
     d1a:	52 f0       	brmi	.+20     	; 0xd30 <__fp_round+0x20>
     d1c:	bb 0f       	add	r27, r27
     d1e:	40 f4       	brcc	.+16     	; 0xd30 <__fp_round+0x20>
     d20:	bf 2b       	or	r27, r31
     d22:	11 f4       	brne	.+4      	; 0xd28 <__fp_round+0x18>
     d24:	60 ff       	sbrs	r22, 0
     d26:	04 c0       	rjmp	.+8      	; 0xd30 <__fp_round+0x20>
     d28:	6f 5f       	subi	r22, 0xFF	; 255
     d2a:	7f 4f       	sbci	r23, 0xFF	; 255
     d2c:	8f 4f       	sbci	r24, 0xFF	; 255
     d2e:	9f 4f       	sbci	r25, 0xFF	; 255
     d30:	08 95       	ret

00000d32 <__fp_split3>:
     d32:	57 fd       	sbrc	r21, 7
     d34:	90 58       	subi	r25, 0x80	; 128
     d36:	44 0f       	add	r20, r20
     d38:	55 1f       	adc	r21, r21
     d3a:	59 f0       	breq	.+22     	; 0xd52 <__fp_splitA+0x10>
     d3c:	5f 3f       	cpi	r21, 0xFF	; 255
     d3e:	71 f0       	breq	.+28     	; 0xd5c <__fp_splitA+0x1a>
     d40:	47 95       	ror	r20

00000d42 <__fp_splitA>:
     d42:	88 0f       	add	r24, r24
     d44:	97 fb       	bst	r25, 7
     d46:	99 1f       	adc	r25, r25
     d48:	61 f0       	breq	.+24     	; 0xd62 <__fp_splitA+0x20>
     d4a:	9f 3f       	cpi	r25, 0xFF	; 255
     d4c:	79 f0       	breq	.+30     	; 0xd6c <__fp_splitA+0x2a>
     d4e:	87 95       	ror	r24
     d50:	08 95       	ret
     d52:	12 16       	cp	r1, r18
     d54:	13 06       	cpc	r1, r19
     d56:	14 06       	cpc	r1, r20
     d58:	55 1f       	adc	r21, r21
     d5a:	f2 cf       	rjmp	.-28     	; 0xd40 <__fp_split3+0xe>
     d5c:	46 95       	lsr	r20
     d5e:	f1 df       	rcall	.-30     	; 0xd42 <__fp_splitA>
     d60:	08 c0       	rjmp	.+16     	; 0xd72 <__fp_splitA+0x30>
     d62:	16 16       	cp	r1, r22
     d64:	17 06       	cpc	r1, r23
     d66:	18 06       	cpc	r1, r24
     d68:	99 1f       	adc	r25, r25
     d6a:	f1 cf       	rjmp	.-30     	; 0xd4e <__fp_splitA+0xc>
     d6c:	86 95       	lsr	r24
     d6e:	71 05       	cpc	r23, r1
     d70:	61 05       	cpc	r22, r1
     d72:	08 94       	sec
     d74:	08 95       	ret

00000d76 <__fp_zero>:
     d76:	e8 94       	clt

00000d78 <__fp_szero>:
     d78:	bb 27       	eor	r27, r27
     d7a:	66 27       	eor	r22, r22
     d7c:	77 27       	eor	r23, r23
     d7e:	cb 01       	movw	r24, r22
     d80:	97 f9       	bld	r25, 7
     d82:	08 95       	ret

00000d84 <__gesf2>:
     d84:	8a df       	rcall	.-236    	; 0xc9a <__fp_cmp>
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__gesf2+0x6>
     d88:	8f ef       	ldi	r24, 0xFF	; 255
     d8a:	08 95       	ret

00000d8c <__mulsf3>:
     d8c:	0b d0       	rcall	.+22     	; 0xda4 <__mulsf3x>
     d8e:	c0 cf       	rjmp	.-128    	; 0xd10 <__fp_round>
     d90:	b1 df       	rcall	.-158    	; 0xcf4 <__fp_pscA>
     d92:	28 f0       	brcs	.+10     	; 0xd9e <__mulsf3+0x12>
     d94:	b6 df       	rcall	.-148    	; 0xd02 <__fp_pscB>
     d96:	18 f0       	brcs	.+6      	; 0xd9e <__mulsf3+0x12>
     d98:	95 23       	and	r25, r21
     d9a:	09 f0       	breq	.+2      	; 0xd9e <__mulsf3+0x12>
     d9c:	a2 cf       	rjmp	.-188    	; 0xce2 <__fp_inf>
     d9e:	a7 cf       	rjmp	.-178    	; 0xcee <__fp_nan>
     da0:	11 24       	eor	r1, r1
     da2:	ea cf       	rjmp	.-44     	; 0xd78 <__fp_szero>

00000da4 <__mulsf3x>:
     da4:	c6 df       	rcall	.-116    	; 0xd32 <__fp_split3>
     da6:	a0 f3       	brcs	.-24     	; 0xd90 <__mulsf3+0x4>

00000da8 <__mulsf3_pse>:
     da8:	95 9f       	mul	r25, r21
     daa:	d1 f3       	breq	.-12     	; 0xda0 <__mulsf3+0x14>
     dac:	95 0f       	add	r25, r21
     dae:	50 e0       	ldi	r21, 0x00	; 0
     db0:	55 1f       	adc	r21, r21
     db2:	62 9f       	mul	r22, r18
     db4:	f0 01       	movw	r30, r0
     db6:	72 9f       	mul	r23, r18
     db8:	bb 27       	eor	r27, r27
     dba:	f0 0d       	add	r31, r0
     dbc:	b1 1d       	adc	r27, r1
     dbe:	63 9f       	mul	r22, r19
     dc0:	aa 27       	eor	r26, r26
     dc2:	f0 0d       	add	r31, r0
     dc4:	b1 1d       	adc	r27, r1
     dc6:	aa 1f       	adc	r26, r26
     dc8:	64 9f       	mul	r22, r20
     dca:	66 27       	eor	r22, r22
     dcc:	b0 0d       	add	r27, r0
     dce:	a1 1d       	adc	r26, r1
     dd0:	66 1f       	adc	r22, r22
     dd2:	82 9f       	mul	r24, r18
     dd4:	22 27       	eor	r18, r18
     dd6:	b0 0d       	add	r27, r0
     dd8:	a1 1d       	adc	r26, r1
     dda:	62 1f       	adc	r22, r18
     ddc:	73 9f       	mul	r23, r19
     dde:	b0 0d       	add	r27, r0
     de0:	a1 1d       	adc	r26, r1
     de2:	62 1f       	adc	r22, r18
     de4:	83 9f       	mul	r24, r19
     de6:	a0 0d       	add	r26, r0
     de8:	61 1d       	adc	r22, r1
     dea:	22 1f       	adc	r18, r18
     dec:	74 9f       	mul	r23, r20
     dee:	33 27       	eor	r19, r19
     df0:	a0 0d       	add	r26, r0
     df2:	61 1d       	adc	r22, r1
     df4:	23 1f       	adc	r18, r19
     df6:	84 9f       	mul	r24, r20
     df8:	60 0d       	add	r22, r0
     dfa:	21 1d       	adc	r18, r1
     dfc:	82 2f       	mov	r24, r18
     dfe:	76 2f       	mov	r23, r22
     e00:	6a 2f       	mov	r22, r26
     e02:	11 24       	eor	r1, r1
     e04:	9f 57       	subi	r25, 0x7F	; 127
     e06:	50 40       	sbci	r21, 0x00	; 0
     e08:	8a f0       	brmi	.+34     	; 0xe2c <__mulsf3_pse+0x84>
     e0a:	e1 f0       	breq	.+56     	; 0xe44 <__mulsf3_pse+0x9c>
     e0c:	88 23       	and	r24, r24
     e0e:	4a f0       	brmi	.+18     	; 0xe22 <__mulsf3_pse+0x7a>
     e10:	ee 0f       	add	r30, r30
     e12:	ff 1f       	adc	r31, r31
     e14:	bb 1f       	adc	r27, r27
     e16:	66 1f       	adc	r22, r22
     e18:	77 1f       	adc	r23, r23
     e1a:	88 1f       	adc	r24, r24
     e1c:	91 50       	subi	r25, 0x01	; 1
     e1e:	50 40       	sbci	r21, 0x00	; 0
     e20:	a9 f7       	brne	.-22     	; 0xe0c <__mulsf3_pse+0x64>
     e22:	9e 3f       	cpi	r25, 0xFE	; 254
     e24:	51 05       	cpc	r21, r1
     e26:	70 f0       	brcs	.+28     	; 0xe44 <__mulsf3_pse+0x9c>
     e28:	5c cf       	rjmp	.-328    	; 0xce2 <__fp_inf>
     e2a:	a6 cf       	rjmp	.-180    	; 0xd78 <__fp_szero>
     e2c:	5f 3f       	cpi	r21, 0xFF	; 255
     e2e:	ec f3       	brlt	.-6      	; 0xe2a <__mulsf3_pse+0x82>
     e30:	98 3e       	cpi	r25, 0xE8	; 232
     e32:	dc f3       	brlt	.-10     	; 0xe2a <__mulsf3_pse+0x82>
     e34:	86 95       	lsr	r24
     e36:	77 95       	ror	r23
     e38:	67 95       	ror	r22
     e3a:	b7 95       	ror	r27
     e3c:	f7 95       	ror	r31
     e3e:	e7 95       	ror	r30
     e40:	9f 5f       	subi	r25, 0xFF	; 255
     e42:	c1 f7       	brne	.-16     	; 0xe34 <__mulsf3_pse+0x8c>
     e44:	fe 2b       	or	r31, r30
     e46:	88 0f       	add	r24, r24
     e48:	91 1d       	adc	r25, r1
     e4a:	96 95       	lsr	r25
     e4c:	87 95       	ror	r24
     e4e:	97 f9       	bld	r25, 7
     e50:	08 95       	ret

00000e52 <__tablejump2__>:
     e52:	ee 0f       	add	r30, r30
     e54:	ff 1f       	adc	r31, r31

00000e56 <__tablejump__>:
     e56:	05 90       	lpm	r0, Z+
     e58:	f4 91       	lpm	r31, Z
     e5a:	e0 2d       	mov	r30, r0
     e5c:	19 94       	eijmp

00000e5e <malloc>:
     e5e:	cf 93       	push	r28
     e60:	df 93       	push	r29
     e62:	82 30       	cpi	r24, 0x02	; 2
     e64:	91 05       	cpc	r25, r1
     e66:	10 f4       	brcc	.+4      	; 0xe6c <malloc+0xe>
     e68:	82 e0       	ldi	r24, 0x02	; 2
     e6a:	90 e0       	ldi	r25, 0x00	; 0
     e6c:	e0 91 91 02 	lds	r30, 0x0291
     e70:	f0 91 92 02 	lds	r31, 0x0292
     e74:	20 e0       	ldi	r18, 0x00	; 0
     e76:	30 e0       	ldi	r19, 0x00	; 0
     e78:	a0 e0       	ldi	r26, 0x00	; 0
     e7a:	b0 e0       	ldi	r27, 0x00	; 0
     e7c:	30 97       	sbiw	r30, 0x00	; 0
     e7e:	39 f1       	breq	.+78     	; 0xece <malloc+0x70>
     e80:	40 81       	ld	r20, Z
     e82:	51 81       	ldd	r21, Z+1	; 0x01
     e84:	48 17       	cp	r20, r24
     e86:	59 07       	cpc	r21, r25
     e88:	b8 f0       	brcs	.+46     	; 0xeb8 <malloc+0x5a>
     e8a:	48 17       	cp	r20, r24
     e8c:	59 07       	cpc	r21, r25
     e8e:	71 f4       	brne	.+28     	; 0xeac <malloc+0x4e>
     e90:	82 81       	ldd	r24, Z+2	; 0x02
     e92:	93 81       	ldd	r25, Z+3	; 0x03
     e94:	10 97       	sbiw	r26, 0x00	; 0
     e96:	29 f0       	breq	.+10     	; 0xea2 <malloc+0x44>
     e98:	13 96       	adiw	r26, 0x03	; 3
     e9a:	9c 93       	st	X, r25
     e9c:	8e 93       	st	-X, r24
     e9e:	12 97       	sbiw	r26, 0x02	; 2
     ea0:	2c c0       	rjmp	.+88     	; 0xefa <malloc+0x9c>
     ea2:	90 93 92 02 	sts	0x0292, r25
     ea6:	80 93 91 02 	sts	0x0291, r24
     eaa:	27 c0       	rjmp	.+78     	; 0xefa <malloc+0x9c>
     eac:	21 15       	cp	r18, r1
     eae:	31 05       	cpc	r19, r1
     eb0:	31 f0       	breq	.+12     	; 0xebe <malloc+0x60>
     eb2:	42 17       	cp	r20, r18
     eb4:	53 07       	cpc	r21, r19
     eb6:	18 f0       	brcs	.+6      	; 0xebe <malloc+0x60>
     eb8:	a9 01       	movw	r20, r18
     eba:	db 01       	movw	r26, r22
     ebc:	01 c0       	rjmp	.+2      	; 0xec0 <malloc+0x62>
     ebe:	ef 01       	movw	r28, r30
     ec0:	9a 01       	movw	r18, r20
     ec2:	bd 01       	movw	r22, r26
     ec4:	df 01       	movw	r26, r30
     ec6:	02 80       	ldd	r0, Z+2	; 0x02
     ec8:	f3 81       	ldd	r31, Z+3	; 0x03
     eca:	e0 2d       	mov	r30, r0
     ecc:	d7 cf       	rjmp	.-82     	; 0xe7c <malloc+0x1e>
     ece:	21 15       	cp	r18, r1
     ed0:	31 05       	cpc	r19, r1
     ed2:	f9 f0       	breq	.+62     	; 0xf12 <malloc+0xb4>
     ed4:	28 1b       	sub	r18, r24
     ed6:	39 0b       	sbc	r19, r25
     ed8:	24 30       	cpi	r18, 0x04	; 4
     eda:	31 05       	cpc	r19, r1
     edc:	80 f4       	brcc	.+32     	; 0xefe <malloc+0xa0>
     ede:	8a 81       	ldd	r24, Y+2	; 0x02
     ee0:	9b 81       	ldd	r25, Y+3	; 0x03
     ee2:	61 15       	cp	r22, r1
     ee4:	71 05       	cpc	r23, r1
     ee6:	21 f0       	breq	.+8      	; 0xef0 <malloc+0x92>
     ee8:	fb 01       	movw	r30, r22
     eea:	93 83       	std	Z+3, r25	; 0x03
     eec:	82 83       	std	Z+2, r24	; 0x02
     eee:	04 c0       	rjmp	.+8      	; 0xef8 <malloc+0x9a>
     ef0:	90 93 92 02 	sts	0x0292, r25
     ef4:	80 93 91 02 	sts	0x0291, r24
     ef8:	fe 01       	movw	r30, r28
     efa:	32 96       	adiw	r30, 0x02	; 2
     efc:	44 c0       	rjmp	.+136    	; 0xf86 <malloc+0x128>
     efe:	fe 01       	movw	r30, r28
     f00:	e2 0f       	add	r30, r18
     f02:	f3 1f       	adc	r31, r19
     f04:	81 93       	st	Z+, r24
     f06:	91 93       	st	Z+, r25
     f08:	22 50       	subi	r18, 0x02	; 2
     f0a:	31 09       	sbc	r19, r1
     f0c:	39 83       	std	Y+1, r19	; 0x01
     f0e:	28 83       	st	Y, r18
     f10:	3a c0       	rjmp	.+116    	; 0xf86 <malloc+0x128>
     f12:	20 91 8f 02 	lds	r18, 0x028F
     f16:	30 91 90 02 	lds	r19, 0x0290
     f1a:	23 2b       	or	r18, r19
     f1c:	41 f4       	brne	.+16     	; 0xf2e <malloc+0xd0>
     f1e:	20 91 02 02 	lds	r18, 0x0202
     f22:	30 91 03 02 	lds	r19, 0x0203
     f26:	30 93 90 02 	sts	0x0290, r19
     f2a:	20 93 8f 02 	sts	0x028F, r18
     f2e:	20 91 00 02 	lds	r18, 0x0200
     f32:	30 91 01 02 	lds	r19, 0x0201
     f36:	21 15       	cp	r18, r1
     f38:	31 05       	cpc	r19, r1
     f3a:	41 f4       	brne	.+16     	; 0xf4c <malloc+0xee>
     f3c:	2d b7       	in	r18, 0x3d	; 61
     f3e:	3e b7       	in	r19, 0x3e	; 62
     f40:	40 91 04 02 	lds	r20, 0x0204
     f44:	50 91 05 02 	lds	r21, 0x0205
     f48:	24 1b       	sub	r18, r20
     f4a:	35 0b       	sbc	r19, r21
     f4c:	e0 91 8f 02 	lds	r30, 0x028F
     f50:	f0 91 90 02 	lds	r31, 0x0290
     f54:	e2 17       	cp	r30, r18
     f56:	f3 07       	cpc	r31, r19
     f58:	a0 f4       	brcc	.+40     	; 0xf82 <malloc+0x124>
     f5a:	2e 1b       	sub	r18, r30
     f5c:	3f 0b       	sbc	r19, r31
     f5e:	28 17       	cp	r18, r24
     f60:	39 07       	cpc	r19, r25
     f62:	78 f0       	brcs	.+30     	; 0xf82 <malloc+0x124>
     f64:	ac 01       	movw	r20, r24
     f66:	4e 5f       	subi	r20, 0xFE	; 254
     f68:	5f 4f       	sbci	r21, 0xFF	; 255
     f6a:	24 17       	cp	r18, r20
     f6c:	35 07       	cpc	r19, r21
     f6e:	48 f0       	brcs	.+18     	; 0xf82 <malloc+0x124>
     f70:	4e 0f       	add	r20, r30
     f72:	5f 1f       	adc	r21, r31
     f74:	50 93 90 02 	sts	0x0290, r21
     f78:	40 93 8f 02 	sts	0x028F, r20
     f7c:	81 93       	st	Z+, r24
     f7e:	91 93       	st	Z+, r25
     f80:	02 c0       	rjmp	.+4      	; 0xf86 <malloc+0x128>
     f82:	e0 e0       	ldi	r30, 0x00	; 0
     f84:	f0 e0       	ldi	r31, 0x00	; 0
     f86:	cf 01       	movw	r24, r30
     f88:	df 91       	pop	r29
     f8a:	cf 91       	pop	r28
     f8c:	08 95       	ret

00000f8e <free>:
     f8e:	cf 93       	push	r28
     f90:	df 93       	push	r29
     f92:	00 97       	sbiw	r24, 0x00	; 0
     f94:	09 f4       	brne	.+2      	; 0xf98 <free+0xa>
     f96:	87 c0       	rjmp	.+270    	; 0x10a6 <free+0x118>
     f98:	fc 01       	movw	r30, r24
     f9a:	32 97       	sbiw	r30, 0x02	; 2
     f9c:	13 82       	std	Z+3, r1	; 0x03
     f9e:	12 82       	std	Z+2, r1	; 0x02
     fa0:	c0 91 91 02 	lds	r28, 0x0291
     fa4:	d0 91 92 02 	lds	r29, 0x0292
     fa8:	20 97       	sbiw	r28, 0x00	; 0
     faa:	81 f4       	brne	.+32     	; 0xfcc <free+0x3e>
     fac:	20 81       	ld	r18, Z
     fae:	31 81       	ldd	r19, Z+1	; 0x01
     fb0:	28 0f       	add	r18, r24
     fb2:	39 1f       	adc	r19, r25
     fb4:	80 91 8f 02 	lds	r24, 0x028F
     fb8:	90 91 90 02 	lds	r25, 0x0290
     fbc:	82 17       	cp	r24, r18
     fbe:	93 07       	cpc	r25, r19
     fc0:	79 f5       	brne	.+94     	; 0x1020 <free+0x92>
     fc2:	f0 93 90 02 	sts	0x0290, r31
     fc6:	e0 93 8f 02 	sts	0x028F, r30
     fca:	6d c0       	rjmp	.+218    	; 0x10a6 <free+0x118>
     fcc:	de 01       	movw	r26, r28
     fce:	20 e0       	ldi	r18, 0x00	; 0
     fd0:	30 e0       	ldi	r19, 0x00	; 0
     fd2:	ae 17       	cp	r26, r30
     fd4:	bf 07       	cpc	r27, r31
     fd6:	50 f4       	brcc	.+20     	; 0xfec <free+0x5e>
     fd8:	12 96       	adiw	r26, 0x02	; 2
     fda:	4d 91       	ld	r20, X+
     fdc:	5c 91       	ld	r21, X
     fde:	13 97       	sbiw	r26, 0x03	; 3
     fe0:	9d 01       	movw	r18, r26
     fe2:	41 15       	cp	r20, r1
     fe4:	51 05       	cpc	r21, r1
     fe6:	09 f1       	breq	.+66     	; 0x102a <free+0x9c>
     fe8:	da 01       	movw	r26, r20
     fea:	f3 cf       	rjmp	.-26     	; 0xfd2 <free+0x44>
     fec:	b3 83       	std	Z+3, r27	; 0x03
     fee:	a2 83       	std	Z+2, r26	; 0x02
     ff0:	40 81       	ld	r20, Z
     ff2:	51 81       	ldd	r21, Z+1	; 0x01
     ff4:	84 0f       	add	r24, r20
     ff6:	95 1f       	adc	r25, r21
     ff8:	8a 17       	cp	r24, r26
     ffa:	9b 07       	cpc	r25, r27
     ffc:	71 f4       	brne	.+28     	; 0x101a <free+0x8c>
     ffe:	8d 91       	ld	r24, X+
    1000:	9c 91       	ld	r25, X
    1002:	11 97       	sbiw	r26, 0x01	; 1
    1004:	84 0f       	add	r24, r20
    1006:	95 1f       	adc	r25, r21
    1008:	02 96       	adiw	r24, 0x02	; 2
    100a:	91 83       	std	Z+1, r25	; 0x01
    100c:	80 83       	st	Z, r24
    100e:	12 96       	adiw	r26, 0x02	; 2
    1010:	8d 91       	ld	r24, X+
    1012:	9c 91       	ld	r25, X
    1014:	13 97       	sbiw	r26, 0x03	; 3
    1016:	93 83       	std	Z+3, r25	; 0x03
    1018:	82 83       	std	Z+2, r24	; 0x02
    101a:	21 15       	cp	r18, r1
    101c:	31 05       	cpc	r19, r1
    101e:	29 f4       	brne	.+10     	; 0x102a <free+0x9c>
    1020:	f0 93 92 02 	sts	0x0292, r31
    1024:	e0 93 91 02 	sts	0x0291, r30
    1028:	3e c0       	rjmp	.+124    	; 0x10a6 <free+0x118>
    102a:	d9 01       	movw	r26, r18
    102c:	13 96       	adiw	r26, 0x03	; 3
    102e:	fc 93       	st	X, r31
    1030:	ee 93       	st	-X, r30
    1032:	12 97       	sbiw	r26, 0x02	; 2
    1034:	4d 91       	ld	r20, X+
    1036:	5d 91       	ld	r21, X+
    1038:	a4 0f       	add	r26, r20
    103a:	b5 1f       	adc	r27, r21
    103c:	ea 17       	cp	r30, r26
    103e:	fb 07       	cpc	r31, r27
    1040:	79 f4       	brne	.+30     	; 0x1060 <free+0xd2>
    1042:	80 81       	ld	r24, Z
    1044:	91 81       	ldd	r25, Z+1	; 0x01
    1046:	84 0f       	add	r24, r20
    1048:	95 1f       	adc	r25, r21
    104a:	02 96       	adiw	r24, 0x02	; 2
    104c:	d9 01       	movw	r26, r18
    104e:	11 96       	adiw	r26, 0x01	; 1
    1050:	9c 93       	st	X, r25
    1052:	8e 93       	st	-X, r24
    1054:	82 81       	ldd	r24, Z+2	; 0x02
    1056:	93 81       	ldd	r25, Z+3	; 0x03
    1058:	13 96       	adiw	r26, 0x03	; 3
    105a:	9c 93       	st	X, r25
    105c:	8e 93       	st	-X, r24
    105e:	12 97       	sbiw	r26, 0x02	; 2
    1060:	e0 e0       	ldi	r30, 0x00	; 0
    1062:	f0 e0       	ldi	r31, 0x00	; 0
    1064:	8a 81       	ldd	r24, Y+2	; 0x02
    1066:	9b 81       	ldd	r25, Y+3	; 0x03
    1068:	00 97       	sbiw	r24, 0x00	; 0
    106a:	19 f0       	breq	.+6      	; 0x1072 <free+0xe4>
    106c:	fe 01       	movw	r30, r28
    106e:	ec 01       	movw	r28, r24
    1070:	f9 cf       	rjmp	.-14     	; 0x1064 <free+0xd6>
    1072:	ce 01       	movw	r24, r28
    1074:	02 96       	adiw	r24, 0x02	; 2
    1076:	28 81       	ld	r18, Y
    1078:	39 81       	ldd	r19, Y+1	; 0x01
    107a:	82 0f       	add	r24, r18
    107c:	93 1f       	adc	r25, r19
    107e:	20 91 8f 02 	lds	r18, 0x028F
    1082:	30 91 90 02 	lds	r19, 0x0290
    1086:	28 17       	cp	r18, r24
    1088:	39 07       	cpc	r19, r25
    108a:	69 f4       	brne	.+26     	; 0x10a6 <free+0x118>
    108c:	30 97       	sbiw	r30, 0x00	; 0
    108e:	29 f4       	brne	.+10     	; 0x109a <free+0x10c>
    1090:	10 92 92 02 	sts	0x0292, r1
    1094:	10 92 91 02 	sts	0x0291, r1
    1098:	02 c0       	rjmp	.+4      	; 0x109e <free+0x110>
    109a:	13 82       	std	Z+3, r1	; 0x03
    109c:	12 82       	std	Z+2, r1	; 0x02
    109e:	d0 93 90 02 	sts	0x0290, r29
    10a2:	c0 93 8f 02 	sts	0x028F, r28
    10a6:	df 91       	pop	r29
    10a8:	cf 91       	pop	r28
    10aa:	08 95       	ret

000010ac <fdevopen>:
    10ac:	0f 93       	push	r16
    10ae:	1f 93       	push	r17
    10b0:	cf 93       	push	r28
    10b2:	df 93       	push	r29
    10b4:	ec 01       	movw	r28, r24
    10b6:	8b 01       	movw	r16, r22
    10b8:	00 97       	sbiw	r24, 0x00	; 0
    10ba:	31 f4       	brne	.+12     	; 0x10c8 <fdevopen+0x1c>
    10bc:	61 15       	cp	r22, r1
    10be:	71 05       	cpc	r23, r1
    10c0:	19 f4       	brne	.+6      	; 0x10c8 <fdevopen+0x1c>
    10c2:	80 e0       	ldi	r24, 0x00	; 0
    10c4:	90 e0       	ldi	r25, 0x00	; 0
    10c6:	37 c0       	rjmp	.+110    	; 0x1136 <fdevopen+0x8a>
    10c8:	6e e0       	ldi	r22, 0x0E	; 14
    10ca:	70 e0       	ldi	r23, 0x00	; 0
    10cc:	81 e0       	ldi	r24, 0x01	; 1
    10ce:	90 e0       	ldi	r25, 0x00	; 0
    10d0:	63 d2       	rcall	.+1222   	; 0x1598 <calloc>
    10d2:	fc 01       	movw	r30, r24
    10d4:	00 97       	sbiw	r24, 0x00	; 0
    10d6:	a9 f3       	breq	.-22     	; 0x10c2 <fdevopen+0x16>
    10d8:	80 e8       	ldi	r24, 0x80	; 128
    10da:	83 83       	std	Z+3, r24	; 0x03
    10dc:	01 15       	cp	r16, r1
    10de:	11 05       	cpc	r17, r1
    10e0:	71 f0       	breq	.+28     	; 0x10fe <fdevopen+0x52>
    10e2:	13 87       	std	Z+11, r17	; 0x0b
    10e4:	02 87       	std	Z+10, r16	; 0x0a
    10e6:	81 e8       	ldi	r24, 0x81	; 129
    10e8:	83 83       	std	Z+3, r24	; 0x03
    10ea:	80 91 93 02 	lds	r24, 0x0293
    10ee:	90 91 94 02 	lds	r25, 0x0294
    10f2:	89 2b       	or	r24, r25
    10f4:	21 f4       	brne	.+8      	; 0x10fe <fdevopen+0x52>
    10f6:	f0 93 94 02 	sts	0x0294, r31
    10fa:	e0 93 93 02 	sts	0x0293, r30
    10fe:	20 97       	sbiw	r28, 0x00	; 0
    1100:	c9 f0       	breq	.+50     	; 0x1134 <fdevopen+0x88>
    1102:	d1 87       	std	Z+9, r29	; 0x09
    1104:	c0 87       	std	Z+8, r28	; 0x08
    1106:	83 81       	ldd	r24, Z+3	; 0x03
    1108:	82 60       	ori	r24, 0x02	; 2
    110a:	83 83       	std	Z+3, r24	; 0x03
    110c:	80 91 95 02 	lds	r24, 0x0295
    1110:	90 91 96 02 	lds	r25, 0x0296
    1114:	89 2b       	or	r24, r25
    1116:	71 f4       	brne	.+28     	; 0x1134 <fdevopen+0x88>
    1118:	f0 93 96 02 	sts	0x0296, r31
    111c:	e0 93 95 02 	sts	0x0295, r30
    1120:	80 91 97 02 	lds	r24, 0x0297
    1124:	90 91 98 02 	lds	r25, 0x0298
    1128:	89 2b       	or	r24, r25
    112a:	21 f4       	brne	.+8      	; 0x1134 <fdevopen+0x88>
    112c:	f0 93 98 02 	sts	0x0298, r31
    1130:	e0 93 97 02 	sts	0x0297, r30
    1134:	cf 01       	movw	r24, r30
    1136:	df 91       	pop	r29
    1138:	cf 91       	pop	r28
    113a:	1f 91       	pop	r17
    113c:	0f 91       	pop	r16
    113e:	08 95       	ret

00001140 <printf>:
    1140:	cf 93       	push	r28
    1142:	df 93       	push	r29
    1144:	cd b7       	in	r28, 0x3d	; 61
    1146:	de b7       	in	r29, 0x3e	; 62
    1148:	fe 01       	movw	r30, r28
    114a:	36 96       	adiw	r30, 0x06	; 6
    114c:	61 91       	ld	r22, Z+
    114e:	71 91       	ld	r23, Z+
    1150:	af 01       	movw	r20, r30
    1152:	80 91 95 02 	lds	r24, 0x0295
    1156:	90 91 96 02 	lds	r25, 0x0296
    115a:	30 d0       	rcall	.+96     	; 0x11bc <vfprintf>
    115c:	df 91       	pop	r29
    115e:	cf 91       	pop	r28
    1160:	08 95       	ret

00001162 <puts>:
    1162:	0f 93       	push	r16
    1164:	1f 93       	push	r17
    1166:	cf 93       	push	r28
    1168:	df 93       	push	r29
    116a:	e0 91 95 02 	lds	r30, 0x0295
    116e:	f0 91 96 02 	lds	r31, 0x0296
    1172:	23 81       	ldd	r18, Z+3	; 0x03
    1174:	21 ff       	sbrs	r18, 1
    1176:	1b c0       	rjmp	.+54     	; 0x11ae <puts+0x4c>
    1178:	ec 01       	movw	r28, r24
    117a:	00 e0       	ldi	r16, 0x00	; 0
    117c:	10 e0       	ldi	r17, 0x00	; 0
    117e:	89 91       	ld	r24, Y+
    1180:	60 91 95 02 	lds	r22, 0x0295
    1184:	70 91 96 02 	lds	r23, 0x0296
    1188:	db 01       	movw	r26, r22
    118a:	18 96       	adiw	r26, 0x08	; 8
    118c:	ed 91       	ld	r30, X+
    118e:	fc 91       	ld	r31, X
    1190:	19 97       	sbiw	r26, 0x09	; 9
    1192:	88 23       	and	r24, r24
    1194:	31 f0       	breq	.+12     	; 0x11a2 <puts+0x40>
    1196:	19 95       	eicall
    1198:	89 2b       	or	r24, r25
    119a:	89 f3       	breq	.-30     	; 0x117e <puts+0x1c>
    119c:	0f ef       	ldi	r16, 0xFF	; 255
    119e:	1f ef       	ldi	r17, 0xFF	; 255
    11a0:	ee cf       	rjmp	.-36     	; 0x117e <puts+0x1c>
    11a2:	8a e0       	ldi	r24, 0x0A	; 10
    11a4:	19 95       	eicall
    11a6:	89 2b       	or	r24, r25
    11a8:	11 f4       	brne	.+4      	; 0x11ae <puts+0x4c>
    11aa:	c8 01       	movw	r24, r16
    11ac:	02 c0       	rjmp	.+4      	; 0x11b2 <puts+0x50>
    11ae:	8f ef       	ldi	r24, 0xFF	; 255
    11b0:	9f ef       	ldi	r25, 0xFF	; 255
    11b2:	df 91       	pop	r29
    11b4:	cf 91       	pop	r28
    11b6:	1f 91       	pop	r17
    11b8:	0f 91       	pop	r16
    11ba:	08 95       	ret

000011bc <vfprintf>:
    11bc:	2f 92       	push	r2
    11be:	3f 92       	push	r3
    11c0:	4f 92       	push	r4
    11c2:	5f 92       	push	r5
    11c4:	6f 92       	push	r6
    11c6:	7f 92       	push	r7
    11c8:	8f 92       	push	r8
    11ca:	9f 92       	push	r9
    11cc:	af 92       	push	r10
    11ce:	bf 92       	push	r11
    11d0:	cf 92       	push	r12
    11d2:	df 92       	push	r13
    11d4:	ef 92       	push	r14
    11d6:	ff 92       	push	r15
    11d8:	0f 93       	push	r16
    11da:	1f 93       	push	r17
    11dc:	cf 93       	push	r28
    11de:	df 93       	push	r29
    11e0:	cd b7       	in	r28, 0x3d	; 61
    11e2:	de b7       	in	r29, 0x3e	; 62
    11e4:	2c 97       	sbiw	r28, 0x0c	; 12
    11e6:	0f b6       	in	r0, 0x3f	; 63
    11e8:	f8 94       	cli
    11ea:	de bf       	out	0x3e, r29	; 62
    11ec:	0f be       	out	0x3f, r0	; 63
    11ee:	cd bf       	out	0x3d, r28	; 61
    11f0:	7c 01       	movw	r14, r24
    11f2:	6b 01       	movw	r12, r22
    11f4:	8a 01       	movw	r16, r20
    11f6:	fc 01       	movw	r30, r24
    11f8:	17 82       	std	Z+7, r1	; 0x07
    11fa:	16 82       	std	Z+6, r1	; 0x06
    11fc:	83 81       	ldd	r24, Z+3	; 0x03
    11fe:	81 ff       	sbrs	r24, 1
    1200:	b0 c1       	rjmp	.+864    	; 0x1562 <vfprintf+0x3a6>
    1202:	ce 01       	movw	r24, r28
    1204:	01 96       	adiw	r24, 0x01	; 1
    1206:	4c 01       	movw	r8, r24
    1208:	f7 01       	movw	r30, r14
    120a:	93 81       	ldd	r25, Z+3	; 0x03
    120c:	f6 01       	movw	r30, r12
    120e:	93 fd       	sbrc	r25, 3
    1210:	85 91       	lpm	r24, Z+
    1212:	93 ff       	sbrs	r25, 3
    1214:	81 91       	ld	r24, Z+
    1216:	6f 01       	movw	r12, r30
    1218:	88 23       	and	r24, r24
    121a:	09 f4       	brne	.+2      	; 0x121e <vfprintf+0x62>
    121c:	9e c1       	rjmp	.+828    	; 0x155a <vfprintf+0x39e>
    121e:	85 32       	cpi	r24, 0x25	; 37
    1220:	39 f4       	brne	.+14     	; 0x1230 <vfprintf+0x74>
    1222:	93 fd       	sbrc	r25, 3
    1224:	85 91       	lpm	r24, Z+
    1226:	93 ff       	sbrs	r25, 3
    1228:	81 91       	ld	r24, Z+
    122a:	6f 01       	movw	r12, r30
    122c:	85 32       	cpi	r24, 0x25	; 37
    122e:	21 f4       	brne	.+8      	; 0x1238 <vfprintf+0x7c>
    1230:	b7 01       	movw	r22, r14
    1232:	90 e0       	ldi	r25, 0x00	; 0
    1234:	e8 d1       	rcall	.+976    	; 0x1606 <fputc>
    1236:	e8 cf       	rjmp	.-48     	; 0x1208 <vfprintf+0x4c>
    1238:	51 2c       	mov	r5, r1
    123a:	31 2c       	mov	r3, r1
    123c:	20 e0       	ldi	r18, 0x00	; 0
    123e:	20 32       	cpi	r18, 0x20	; 32
    1240:	a0 f4       	brcc	.+40     	; 0x126a <vfprintf+0xae>
    1242:	8b 32       	cpi	r24, 0x2B	; 43
    1244:	69 f0       	breq	.+26     	; 0x1260 <vfprintf+0xa4>
    1246:	30 f4       	brcc	.+12     	; 0x1254 <vfprintf+0x98>
    1248:	80 32       	cpi	r24, 0x20	; 32
    124a:	59 f0       	breq	.+22     	; 0x1262 <vfprintf+0xa6>
    124c:	83 32       	cpi	r24, 0x23	; 35
    124e:	69 f4       	brne	.+26     	; 0x126a <vfprintf+0xae>
    1250:	20 61       	ori	r18, 0x10	; 16
    1252:	2c c0       	rjmp	.+88     	; 0x12ac <vfprintf+0xf0>
    1254:	8d 32       	cpi	r24, 0x2D	; 45
    1256:	39 f0       	breq	.+14     	; 0x1266 <vfprintf+0xaa>
    1258:	80 33       	cpi	r24, 0x30	; 48
    125a:	39 f4       	brne	.+14     	; 0x126a <vfprintf+0xae>
    125c:	21 60       	ori	r18, 0x01	; 1
    125e:	26 c0       	rjmp	.+76     	; 0x12ac <vfprintf+0xf0>
    1260:	22 60       	ori	r18, 0x02	; 2
    1262:	24 60       	ori	r18, 0x04	; 4
    1264:	23 c0       	rjmp	.+70     	; 0x12ac <vfprintf+0xf0>
    1266:	28 60       	ori	r18, 0x08	; 8
    1268:	21 c0       	rjmp	.+66     	; 0x12ac <vfprintf+0xf0>
    126a:	27 fd       	sbrc	r18, 7
    126c:	27 c0       	rjmp	.+78     	; 0x12bc <vfprintf+0x100>
    126e:	30 ed       	ldi	r19, 0xD0	; 208
    1270:	38 0f       	add	r19, r24
    1272:	3a 30       	cpi	r19, 0x0A	; 10
    1274:	78 f4       	brcc	.+30     	; 0x1294 <vfprintf+0xd8>
    1276:	26 ff       	sbrs	r18, 6
    1278:	06 c0       	rjmp	.+12     	; 0x1286 <vfprintf+0xca>
    127a:	fa e0       	ldi	r31, 0x0A	; 10
    127c:	5f 9e       	mul	r5, r31
    127e:	30 0d       	add	r19, r0
    1280:	11 24       	eor	r1, r1
    1282:	53 2e       	mov	r5, r19
    1284:	13 c0       	rjmp	.+38     	; 0x12ac <vfprintf+0xf0>
    1286:	8a e0       	ldi	r24, 0x0A	; 10
    1288:	38 9e       	mul	r3, r24
    128a:	30 0d       	add	r19, r0
    128c:	11 24       	eor	r1, r1
    128e:	33 2e       	mov	r3, r19
    1290:	20 62       	ori	r18, 0x20	; 32
    1292:	0c c0       	rjmp	.+24     	; 0x12ac <vfprintf+0xf0>
    1294:	8e 32       	cpi	r24, 0x2E	; 46
    1296:	21 f4       	brne	.+8      	; 0x12a0 <vfprintf+0xe4>
    1298:	26 fd       	sbrc	r18, 6
    129a:	5f c1       	rjmp	.+702    	; 0x155a <vfprintf+0x39e>
    129c:	20 64       	ori	r18, 0x40	; 64
    129e:	06 c0       	rjmp	.+12     	; 0x12ac <vfprintf+0xf0>
    12a0:	8c 36       	cpi	r24, 0x6C	; 108
    12a2:	11 f4       	brne	.+4      	; 0x12a8 <vfprintf+0xec>
    12a4:	20 68       	ori	r18, 0x80	; 128
    12a6:	02 c0       	rjmp	.+4      	; 0x12ac <vfprintf+0xf0>
    12a8:	88 36       	cpi	r24, 0x68	; 104
    12aa:	41 f4       	brne	.+16     	; 0x12bc <vfprintf+0x100>
    12ac:	f6 01       	movw	r30, r12
    12ae:	93 fd       	sbrc	r25, 3
    12b0:	85 91       	lpm	r24, Z+
    12b2:	93 ff       	sbrs	r25, 3
    12b4:	81 91       	ld	r24, Z+
    12b6:	6f 01       	movw	r12, r30
    12b8:	81 11       	cpse	r24, r1
    12ba:	c1 cf       	rjmp	.-126    	; 0x123e <vfprintf+0x82>
    12bc:	98 2f       	mov	r25, r24
    12be:	9f 7d       	andi	r25, 0xDF	; 223
    12c0:	95 54       	subi	r25, 0x45	; 69
    12c2:	93 30       	cpi	r25, 0x03	; 3
    12c4:	28 f4       	brcc	.+10     	; 0x12d0 <vfprintf+0x114>
    12c6:	0c 5f       	subi	r16, 0xFC	; 252
    12c8:	1f 4f       	sbci	r17, 0xFF	; 255
    12ca:	ff e3       	ldi	r31, 0x3F	; 63
    12cc:	f9 83       	std	Y+1, r31	; 0x01
    12ce:	0d c0       	rjmp	.+26     	; 0x12ea <vfprintf+0x12e>
    12d0:	83 36       	cpi	r24, 0x63	; 99
    12d2:	31 f0       	breq	.+12     	; 0x12e0 <vfprintf+0x124>
    12d4:	83 37       	cpi	r24, 0x73	; 115
    12d6:	71 f0       	breq	.+28     	; 0x12f4 <vfprintf+0x138>
    12d8:	83 35       	cpi	r24, 0x53	; 83
    12da:	09 f0       	breq	.+2      	; 0x12de <vfprintf+0x122>
    12dc:	57 c0       	rjmp	.+174    	; 0x138c <vfprintf+0x1d0>
    12de:	21 c0       	rjmp	.+66     	; 0x1322 <vfprintf+0x166>
    12e0:	f8 01       	movw	r30, r16
    12e2:	80 81       	ld	r24, Z
    12e4:	89 83       	std	Y+1, r24	; 0x01
    12e6:	0e 5f       	subi	r16, 0xFE	; 254
    12e8:	1f 4f       	sbci	r17, 0xFF	; 255
    12ea:	44 24       	eor	r4, r4
    12ec:	43 94       	inc	r4
    12ee:	51 2c       	mov	r5, r1
    12f0:	54 01       	movw	r10, r8
    12f2:	14 c0       	rjmp	.+40     	; 0x131c <vfprintf+0x160>
    12f4:	38 01       	movw	r6, r16
    12f6:	f2 e0       	ldi	r31, 0x02	; 2
    12f8:	6f 0e       	add	r6, r31
    12fa:	71 1c       	adc	r7, r1
    12fc:	f8 01       	movw	r30, r16
    12fe:	a0 80       	ld	r10, Z
    1300:	b1 80       	ldd	r11, Z+1	; 0x01
    1302:	26 ff       	sbrs	r18, 6
    1304:	03 c0       	rjmp	.+6      	; 0x130c <vfprintf+0x150>
    1306:	65 2d       	mov	r22, r5
    1308:	70 e0       	ldi	r23, 0x00	; 0
    130a:	02 c0       	rjmp	.+4      	; 0x1310 <vfprintf+0x154>
    130c:	6f ef       	ldi	r22, 0xFF	; 255
    130e:	7f ef       	ldi	r23, 0xFF	; 255
    1310:	c5 01       	movw	r24, r10
    1312:	2c 87       	std	Y+12, r18	; 0x0c
    1314:	6d d1       	rcall	.+730    	; 0x15f0 <strnlen>
    1316:	2c 01       	movw	r4, r24
    1318:	83 01       	movw	r16, r6
    131a:	2c 85       	ldd	r18, Y+12	; 0x0c
    131c:	2f 77       	andi	r18, 0x7F	; 127
    131e:	22 2e       	mov	r2, r18
    1320:	16 c0       	rjmp	.+44     	; 0x134e <vfprintf+0x192>
    1322:	38 01       	movw	r6, r16
    1324:	f2 e0       	ldi	r31, 0x02	; 2
    1326:	6f 0e       	add	r6, r31
    1328:	71 1c       	adc	r7, r1
    132a:	f8 01       	movw	r30, r16
    132c:	a0 80       	ld	r10, Z
    132e:	b1 80       	ldd	r11, Z+1	; 0x01
    1330:	26 ff       	sbrs	r18, 6
    1332:	03 c0       	rjmp	.+6      	; 0x133a <vfprintf+0x17e>
    1334:	65 2d       	mov	r22, r5
    1336:	70 e0       	ldi	r23, 0x00	; 0
    1338:	02 c0       	rjmp	.+4      	; 0x133e <vfprintf+0x182>
    133a:	6f ef       	ldi	r22, 0xFF	; 255
    133c:	7f ef       	ldi	r23, 0xFF	; 255
    133e:	c5 01       	movw	r24, r10
    1340:	2c 87       	std	Y+12, r18	; 0x0c
    1342:	44 d1       	rcall	.+648    	; 0x15cc <strnlen_P>
    1344:	2c 01       	movw	r4, r24
    1346:	2c 85       	ldd	r18, Y+12	; 0x0c
    1348:	20 68       	ori	r18, 0x80	; 128
    134a:	22 2e       	mov	r2, r18
    134c:	83 01       	movw	r16, r6
    134e:	23 fc       	sbrc	r2, 3
    1350:	19 c0       	rjmp	.+50     	; 0x1384 <vfprintf+0x1c8>
    1352:	83 2d       	mov	r24, r3
    1354:	90 e0       	ldi	r25, 0x00	; 0
    1356:	48 16       	cp	r4, r24
    1358:	59 06       	cpc	r5, r25
    135a:	a0 f4       	brcc	.+40     	; 0x1384 <vfprintf+0x1c8>
    135c:	b7 01       	movw	r22, r14
    135e:	80 e2       	ldi	r24, 0x20	; 32
    1360:	90 e0       	ldi	r25, 0x00	; 0
    1362:	51 d1       	rcall	.+674    	; 0x1606 <fputc>
    1364:	3a 94       	dec	r3
    1366:	f5 cf       	rjmp	.-22     	; 0x1352 <vfprintf+0x196>
    1368:	f5 01       	movw	r30, r10
    136a:	27 fc       	sbrc	r2, 7
    136c:	85 91       	lpm	r24, Z+
    136e:	27 fe       	sbrs	r2, 7
    1370:	81 91       	ld	r24, Z+
    1372:	5f 01       	movw	r10, r30
    1374:	b7 01       	movw	r22, r14
    1376:	90 e0       	ldi	r25, 0x00	; 0
    1378:	46 d1       	rcall	.+652    	; 0x1606 <fputc>
    137a:	31 10       	cpse	r3, r1
    137c:	3a 94       	dec	r3
    137e:	f1 e0       	ldi	r31, 0x01	; 1
    1380:	4f 1a       	sub	r4, r31
    1382:	51 08       	sbc	r5, r1
    1384:	41 14       	cp	r4, r1
    1386:	51 04       	cpc	r5, r1
    1388:	79 f7       	brne	.-34     	; 0x1368 <vfprintf+0x1ac>
    138a:	de c0       	rjmp	.+444    	; 0x1548 <vfprintf+0x38c>
    138c:	84 36       	cpi	r24, 0x64	; 100
    138e:	11 f0       	breq	.+4      	; 0x1394 <vfprintf+0x1d8>
    1390:	89 36       	cpi	r24, 0x69	; 105
    1392:	31 f5       	brne	.+76     	; 0x13e0 <vfprintf+0x224>
    1394:	f8 01       	movw	r30, r16
    1396:	27 ff       	sbrs	r18, 7
    1398:	07 c0       	rjmp	.+14     	; 0x13a8 <vfprintf+0x1ec>
    139a:	60 81       	ld	r22, Z
    139c:	71 81       	ldd	r23, Z+1	; 0x01
    139e:	82 81       	ldd	r24, Z+2	; 0x02
    13a0:	93 81       	ldd	r25, Z+3	; 0x03
    13a2:	0c 5f       	subi	r16, 0xFC	; 252
    13a4:	1f 4f       	sbci	r17, 0xFF	; 255
    13a6:	08 c0       	rjmp	.+16     	; 0x13b8 <vfprintf+0x1fc>
    13a8:	60 81       	ld	r22, Z
    13aa:	71 81       	ldd	r23, Z+1	; 0x01
    13ac:	88 27       	eor	r24, r24
    13ae:	77 fd       	sbrc	r23, 7
    13b0:	80 95       	com	r24
    13b2:	98 2f       	mov	r25, r24
    13b4:	0e 5f       	subi	r16, 0xFE	; 254
    13b6:	1f 4f       	sbci	r17, 0xFF	; 255
    13b8:	2f 76       	andi	r18, 0x6F	; 111
    13ba:	b2 2e       	mov	r11, r18
    13bc:	97 ff       	sbrs	r25, 7
    13be:	09 c0       	rjmp	.+18     	; 0x13d2 <vfprintf+0x216>
    13c0:	90 95       	com	r25
    13c2:	80 95       	com	r24
    13c4:	70 95       	com	r23
    13c6:	61 95       	neg	r22
    13c8:	7f 4f       	sbci	r23, 0xFF	; 255
    13ca:	8f 4f       	sbci	r24, 0xFF	; 255
    13cc:	9f 4f       	sbci	r25, 0xFF	; 255
    13ce:	20 68       	ori	r18, 0x80	; 128
    13d0:	b2 2e       	mov	r11, r18
    13d2:	2a e0       	ldi	r18, 0x0A	; 10
    13d4:	30 e0       	ldi	r19, 0x00	; 0
    13d6:	a4 01       	movw	r20, r8
    13d8:	48 d1       	rcall	.+656    	; 0x166a <__ultoa_invert>
    13da:	a8 2e       	mov	r10, r24
    13dc:	a8 18       	sub	r10, r8
    13de:	43 c0       	rjmp	.+134    	; 0x1466 <vfprintf+0x2aa>
    13e0:	85 37       	cpi	r24, 0x75	; 117
    13e2:	29 f4       	brne	.+10     	; 0x13ee <vfprintf+0x232>
    13e4:	2f 7e       	andi	r18, 0xEF	; 239
    13e6:	b2 2e       	mov	r11, r18
    13e8:	2a e0       	ldi	r18, 0x0A	; 10
    13ea:	30 e0       	ldi	r19, 0x00	; 0
    13ec:	25 c0       	rjmp	.+74     	; 0x1438 <vfprintf+0x27c>
    13ee:	f2 2f       	mov	r31, r18
    13f0:	f9 7f       	andi	r31, 0xF9	; 249
    13f2:	bf 2e       	mov	r11, r31
    13f4:	8f 36       	cpi	r24, 0x6F	; 111
    13f6:	c1 f0       	breq	.+48     	; 0x1428 <vfprintf+0x26c>
    13f8:	18 f4       	brcc	.+6      	; 0x1400 <vfprintf+0x244>
    13fa:	88 35       	cpi	r24, 0x58	; 88
    13fc:	79 f0       	breq	.+30     	; 0x141c <vfprintf+0x260>
    13fe:	ad c0       	rjmp	.+346    	; 0x155a <vfprintf+0x39e>
    1400:	80 37       	cpi	r24, 0x70	; 112
    1402:	19 f0       	breq	.+6      	; 0x140a <vfprintf+0x24e>
    1404:	88 37       	cpi	r24, 0x78	; 120
    1406:	21 f0       	breq	.+8      	; 0x1410 <vfprintf+0x254>
    1408:	a8 c0       	rjmp	.+336    	; 0x155a <vfprintf+0x39e>
    140a:	2f 2f       	mov	r18, r31
    140c:	20 61       	ori	r18, 0x10	; 16
    140e:	b2 2e       	mov	r11, r18
    1410:	b4 fe       	sbrs	r11, 4
    1412:	0d c0       	rjmp	.+26     	; 0x142e <vfprintf+0x272>
    1414:	8b 2d       	mov	r24, r11
    1416:	84 60       	ori	r24, 0x04	; 4
    1418:	b8 2e       	mov	r11, r24
    141a:	09 c0       	rjmp	.+18     	; 0x142e <vfprintf+0x272>
    141c:	24 ff       	sbrs	r18, 4
    141e:	0a c0       	rjmp	.+20     	; 0x1434 <vfprintf+0x278>
    1420:	9f 2f       	mov	r25, r31
    1422:	96 60       	ori	r25, 0x06	; 6
    1424:	b9 2e       	mov	r11, r25
    1426:	06 c0       	rjmp	.+12     	; 0x1434 <vfprintf+0x278>
    1428:	28 e0       	ldi	r18, 0x08	; 8
    142a:	30 e0       	ldi	r19, 0x00	; 0
    142c:	05 c0       	rjmp	.+10     	; 0x1438 <vfprintf+0x27c>
    142e:	20 e1       	ldi	r18, 0x10	; 16
    1430:	30 e0       	ldi	r19, 0x00	; 0
    1432:	02 c0       	rjmp	.+4      	; 0x1438 <vfprintf+0x27c>
    1434:	20 e1       	ldi	r18, 0x10	; 16
    1436:	32 e0       	ldi	r19, 0x02	; 2
    1438:	f8 01       	movw	r30, r16
    143a:	b7 fe       	sbrs	r11, 7
    143c:	07 c0       	rjmp	.+14     	; 0x144c <vfprintf+0x290>
    143e:	60 81       	ld	r22, Z
    1440:	71 81       	ldd	r23, Z+1	; 0x01
    1442:	82 81       	ldd	r24, Z+2	; 0x02
    1444:	93 81       	ldd	r25, Z+3	; 0x03
    1446:	0c 5f       	subi	r16, 0xFC	; 252
    1448:	1f 4f       	sbci	r17, 0xFF	; 255
    144a:	06 c0       	rjmp	.+12     	; 0x1458 <vfprintf+0x29c>
    144c:	60 81       	ld	r22, Z
    144e:	71 81       	ldd	r23, Z+1	; 0x01
    1450:	80 e0       	ldi	r24, 0x00	; 0
    1452:	90 e0       	ldi	r25, 0x00	; 0
    1454:	0e 5f       	subi	r16, 0xFE	; 254
    1456:	1f 4f       	sbci	r17, 0xFF	; 255
    1458:	a4 01       	movw	r20, r8
    145a:	07 d1       	rcall	.+526    	; 0x166a <__ultoa_invert>
    145c:	a8 2e       	mov	r10, r24
    145e:	a8 18       	sub	r10, r8
    1460:	fb 2d       	mov	r31, r11
    1462:	ff 77       	andi	r31, 0x7F	; 127
    1464:	bf 2e       	mov	r11, r31
    1466:	b6 fe       	sbrs	r11, 6
    1468:	0b c0       	rjmp	.+22     	; 0x1480 <vfprintf+0x2c4>
    146a:	2b 2d       	mov	r18, r11
    146c:	2e 7f       	andi	r18, 0xFE	; 254
    146e:	a5 14       	cp	r10, r5
    1470:	50 f4       	brcc	.+20     	; 0x1486 <vfprintf+0x2ca>
    1472:	b4 fe       	sbrs	r11, 4
    1474:	0a c0       	rjmp	.+20     	; 0x148a <vfprintf+0x2ce>
    1476:	b2 fc       	sbrc	r11, 2
    1478:	08 c0       	rjmp	.+16     	; 0x148a <vfprintf+0x2ce>
    147a:	2b 2d       	mov	r18, r11
    147c:	2e 7e       	andi	r18, 0xEE	; 238
    147e:	05 c0       	rjmp	.+10     	; 0x148a <vfprintf+0x2ce>
    1480:	7a 2c       	mov	r7, r10
    1482:	2b 2d       	mov	r18, r11
    1484:	03 c0       	rjmp	.+6      	; 0x148c <vfprintf+0x2d0>
    1486:	7a 2c       	mov	r7, r10
    1488:	01 c0       	rjmp	.+2      	; 0x148c <vfprintf+0x2d0>
    148a:	75 2c       	mov	r7, r5
    148c:	24 ff       	sbrs	r18, 4
    148e:	0d c0       	rjmp	.+26     	; 0x14aa <vfprintf+0x2ee>
    1490:	fe 01       	movw	r30, r28
    1492:	ea 0d       	add	r30, r10
    1494:	f1 1d       	adc	r31, r1
    1496:	80 81       	ld	r24, Z
    1498:	80 33       	cpi	r24, 0x30	; 48
    149a:	11 f4       	brne	.+4      	; 0x14a0 <vfprintf+0x2e4>
    149c:	29 7e       	andi	r18, 0xE9	; 233
    149e:	09 c0       	rjmp	.+18     	; 0x14b2 <vfprintf+0x2f6>
    14a0:	22 ff       	sbrs	r18, 2
    14a2:	06 c0       	rjmp	.+12     	; 0x14b0 <vfprintf+0x2f4>
    14a4:	73 94       	inc	r7
    14a6:	73 94       	inc	r7
    14a8:	04 c0       	rjmp	.+8      	; 0x14b2 <vfprintf+0x2f6>
    14aa:	82 2f       	mov	r24, r18
    14ac:	86 78       	andi	r24, 0x86	; 134
    14ae:	09 f0       	breq	.+2      	; 0x14b2 <vfprintf+0x2f6>
    14b0:	73 94       	inc	r7
    14b2:	23 fd       	sbrc	r18, 3
    14b4:	12 c0       	rjmp	.+36     	; 0x14da <vfprintf+0x31e>
    14b6:	20 ff       	sbrs	r18, 0
    14b8:	06 c0       	rjmp	.+12     	; 0x14c6 <vfprintf+0x30a>
    14ba:	5a 2c       	mov	r5, r10
    14bc:	73 14       	cp	r7, r3
    14be:	18 f4       	brcc	.+6      	; 0x14c6 <vfprintf+0x30a>
    14c0:	53 0c       	add	r5, r3
    14c2:	57 18       	sub	r5, r7
    14c4:	73 2c       	mov	r7, r3
    14c6:	73 14       	cp	r7, r3
    14c8:	60 f4       	brcc	.+24     	; 0x14e2 <vfprintf+0x326>
    14ca:	b7 01       	movw	r22, r14
    14cc:	80 e2       	ldi	r24, 0x20	; 32
    14ce:	90 e0       	ldi	r25, 0x00	; 0
    14d0:	2c 87       	std	Y+12, r18	; 0x0c
    14d2:	99 d0       	rcall	.+306    	; 0x1606 <fputc>
    14d4:	73 94       	inc	r7
    14d6:	2c 85       	ldd	r18, Y+12	; 0x0c
    14d8:	f6 cf       	rjmp	.-20     	; 0x14c6 <vfprintf+0x30a>
    14da:	73 14       	cp	r7, r3
    14dc:	10 f4       	brcc	.+4      	; 0x14e2 <vfprintf+0x326>
    14de:	37 18       	sub	r3, r7
    14e0:	01 c0       	rjmp	.+2      	; 0x14e4 <vfprintf+0x328>
    14e2:	31 2c       	mov	r3, r1
    14e4:	24 ff       	sbrs	r18, 4
    14e6:	11 c0       	rjmp	.+34     	; 0x150a <vfprintf+0x34e>
    14e8:	b7 01       	movw	r22, r14
    14ea:	80 e3       	ldi	r24, 0x30	; 48
    14ec:	90 e0       	ldi	r25, 0x00	; 0
    14ee:	2c 87       	std	Y+12, r18	; 0x0c
    14f0:	8a d0       	rcall	.+276    	; 0x1606 <fputc>
    14f2:	2c 85       	ldd	r18, Y+12	; 0x0c
    14f4:	22 ff       	sbrs	r18, 2
    14f6:	16 c0       	rjmp	.+44     	; 0x1524 <vfprintf+0x368>
    14f8:	21 ff       	sbrs	r18, 1
    14fa:	03 c0       	rjmp	.+6      	; 0x1502 <vfprintf+0x346>
    14fc:	88 e5       	ldi	r24, 0x58	; 88
    14fe:	90 e0       	ldi	r25, 0x00	; 0
    1500:	02 c0       	rjmp	.+4      	; 0x1506 <vfprintf+0x34a>
    1502:	88 e7       	ldi	r24, 0x78	; 120
    1504:	90 e0       	ldi	r25, 0x00	; 0
    1506:	b7 01       	movw	r22, r14
    1508:	0c c0       	rjmp	.+24     	; 0x1522 <vfprintf+0x366>
    150a:	82 2f       	mov	r24, r18
    150c:	86 78       	andi	r24, 0x86	; 134
    150e:	51 f0       	breq	.+20     	; 0x1524 <vfprintf+0x368>
    1510:	21 fd       	sbrc	r18, 1
    1512:	02 c0       	rjmp	.+4      	; 0x1518 <vfprintf+0x35c>
    1514:	80 e2       	ldi	r24, 0x20	; 32
    1516:	01 c0       	rjmp	.+2      	; 0x151a <vfprintf+0x35e>
    1518:	8b e2       	ldi	r24, 0x2B	; 43
    151a:	27 fd       	sbrc	r18, 7
    151c:	8d e2       	ldi	r24, 0x2D	; 45
    151e:	b7 01       	movw	r22, r14
    1520:	90 e0       	ldi	r25, 0x00	; 0
    1522:	71 d0       	rcall	.+226    	; 0x1606 <fputc>
    1524:	a5 14       	cp	r10, r5
    1526:	30 f4       	brcc	.+12     	; 0x1534 <vfprintf+0x378>
    1528:	b7 01       	movw	r22, r14
    152a:	80 e3       	ldi	r24, 0x30	; 48
    152c:	90 e0       	ldi	r25, 0x00	; 0
    152e:	6b d0       	rcall	.+214    	; 0x1606 <fputc>
    1530:	5a 94       	dec	r5
    1532:	f8 cf       	rjmp	.-16     	; 0x1524 <vfprintf+0x368>
    1534:	aa 94       	dec	r10
    1536:	f4 01       	movw	r30, r8
    1538:	ea 0d       	add	r30, r10
    153a:	f1 1d       	adc	r31, r1
    153c:	80 81       	ld	r24, Z
    153e:	b7 01       	movw	r22, r14
    1540:	90 e0       	ldi	r25, 0x00	; 0
    1542:	61 d0       	rcall	.+194    	; 0x1606 <fputc>
    1544:	a1 10       	cpse	r10, r1
    1546:	f6 cf       	rjmp	.-20     	; 0x1534 <vfprintf+0x378>
    1548:	33 20       	and	r3, r3
    154a:	09 f4       	brne	.+2      	; 0x154e <vfprintf+0x392>
    154c:	5d ce       	rjmp	.-838    	; 0x1208 <vfprintf+0x4c>
    154e:	b7 01       	movw	r22, r14
    1550:	80 e2       	ldi	r24, 0x20	; 32
    1552:	90 e0       	ldi	r25, 0x00	; 0
    1554:	58 d0       	rcall	.+176    	; 0x1606 <fputc>
    1556:	3a 94       	dec	r3
    1558:	f7 cf       	rjmp	.-18     	; 0x1548 <vfprintf+0x38c>
    155a:	f7 01       	movw	r30, r14
    155c:	86 81       	ldd	r24, Z+6	; 0x06
    155e:	97 81       	ldd	r25, Z+7	; 0x07
    1560:	02 c0       	rjmp	.+4      	; 0x1566 <vfprintf+0x3aa>
    1562:	8f ef       	ldi	r24, 0xFF	; 255
    1564:	9f ef       	ldi	r25, 0xFF	; 255
    1566:	2c 96       	adiw	r28, 0x0c	; 12
    1568:	0f b6       	in	r0, 0x3f	; 63
    156a:	f8 94       	cli
    156c:	de bf       	out	0x3e, r29	; 62
    156e:	0f be       	out	0x3f, r0	; 63
    1570:	cd bf       	out	0x3d, r28	; 61
    1572:	df 91       	pop	r29
    1574:	cf 91       	pop	r28
    1576:	1f 91       	pop	r17
    1578:	0f 91       	pop	r16
    157a:	ff 90       	pop	r15
    157c:	ef 90       	pop	r14
    157e:	df 90       	pop	r13
    1580:	cf 90       	pop	r12
    1582:	bf 90       	pop	r11
    1584:	af 90       	pop	r10
    1586:	9f 90       	pop	r9
    1588:	8f 90       	pop	r8
    158a:	7f 90       	pop	r7
    158c:	6f 90       	pop	r6
    158e:	5f 90       	pop	r5
    1590:	4f 90       	pop	r4
    1592:	3f 90       	pop	r3
    1594:	2f 90       	pop	r2
    1596:	08 95       	ret

00001598 <calloc>:
    1598:	0f 93       	push	r16
    159a:	1f 93       	push	r17
    159c:	cf 93       	push	r28
    159e:	df 93       	push	r29
    15a0:	86 9f       	mul	r24, r22
    15a2:	80 01       	movw	r16, r0
    15a4:	87 9f       	mul	r24, r23
    15a6:	10 0d       	add	r17, r0
    15a8:	96 9f       	mul	r25, r22
    15aa:	10 0d       	add	r17, r0
    15ac:	11 24       	eor	r1, r1
    15ae:	c8 01       	movw	r24, r16
    15b0:	56 dc       	rcall	.-1876   	; 0xe5e <malloc>
    15b2:	ec 01       	movw	r28, r24
    15b4:	00 97       	sbiw	r24, 0x00	; 0
    15b6:	21 f0       	breq	.+8      	; 0x15c0 <calloc+0x28>
    15b8:	a8 01       	movw	r20, r16
    15ba:	60 e0       	ldi	r22, 0x00	; 0
    15bc:	70 e0       	ldi	r23, 0x00	; 0
    15be:	11 d0       	rcall	.+34     	; 0x15e2 <memset>
    15c0:	ce 01       	movw	r24, r28
    15c2:	df 91       	pop	r29
    15c4:	cf 91       	pop	r28
    15c6:	1f 91       	pop	r17
    15c8:	0f 91       	pop	r16
    15ca:	08 95       	ret

000015cc <strnlen_P>:
    15cc:	fc 01       	movw	r30, r24
    15ce:	05 90       	lpm	r0, Z+
    15d0:	61 50       	subi	r22, 0x01	; 1
    15d2:	70 40       	sbci	r23, 0x00	; 0
    15d4:	01 10       	cpse	r0, r1
    15d6:	d8 f7       	brcc	.-10     	; 0x15ce <strnlen_P+0x2>
    15d8:	80 95       	com	r24
    15da:	90 95       	com	r25
    15dc:	8e 0f       	add	r24, r30
    15de:	9f 1f       	adc	r25, r31
    15e0:	08 95       	ret

000015e2 <memset>:
    15e2:	dc 01       	movw	r26, r24
    15e4:	01 c0       	rjmp	.+2      	; 0x15e8 <memset+0x6>
    15e6:	6d 93       	st	X+, r22
    15e8:	41 50       	subi	r20, 0x01	; 1
    15ea:	50 40       	sbci	r21, 0x00	; 0
    15ec:	e0 f7       	brcc	.-8      	; 0x15e6 <memset+0x4>
    15ee:	08 95       	ret

000015f0 <strnlen>:
    15f0:	fc 01       	movw	r30, r24
    15f2:	61 50       	subi	r22, 0x01	; 1
    15f4:	70 40       	sbci	r23, 0x00	; 0
    15f6:	01 90       	ld	r0, Z+
    15f8:	01 10       	cpse	r0, r1
    15fa:	d8 f7       	brcc	.-10     	; 0x15f2 <strnlen+0x2>
    15fc:	80 95       	com	r24
    15fe:	90 95       	com	r25
    1600:	8e 0f       	add	r24, r30
    1602:	9f 1f       	adc	r25, r31
    1604:	08 95       	ret

00001606 <fputc>:
    1606:	0f 93       	push	r16
    1608:	1f 93       	push	r17
    160a:	cf 93       	push	r28
    160c:	df 93       	push	r29
    160e:	18 2f       	mov	r17, r24
    1610:	09 2f       	mov	r16, r25
    1612:	eb 01       	movw	r28, r22
    1614:	8b 81       	ldd	r24, Y+3	; 0x03
    1616:	81 fd       	sbrc	r24, 1
    1618:	03 c0       	rjmp	.+6      	; 0x1620 <fputc+0x1a>
    161a:	8f ef       	ldi	r24, 0xFF	; 255
    161c:	9f ef       	ldi	r25, 0xFF	; 255
    161e:	20 c0       	rjmp	.+64     	; 0x1660 <fputc+0x5a>
    1620:	82 ff       	sbrs	r24, 2
    1622:	10 c0       	rjmp	.+32     	; 0x1644 <fputc+0x3e>
    1624:	4e 81       	ldd	r20, Y+6	; 0x06
    1626:	5f 81       	ldd	r21, Y+7	; 0x07
    1628:	2c 81       	ldd	r18, Y+4	; 0x04
    162a:	3d 81       	ldd	r19, Y+5	; 0x05
    162c:	42 17       	cp	r20, r18
    162e:	53 07       	cpc	r21, r19
    1630:	7c f4       	brge	.+30     	; 0x1650 <fputc+0x4a>
    1632:	e8 81       	ld	r30, Y
    1634:	f9 81       	ldd	r31, Y+1	; 0x01
    1636:	9f 01       	movw	r18, r30
    1638:	2f 5f       	subi	r18, 0xFF	; 255
    163a:	3f 4f       	sbci	r19, 0xFF	; 255
    163c:	39 83       	std	Y+1, r19	; 0x01
    163e:	28 83       	st	Y, r18
    1640:	10 83       	st	Z, r17
    1642:	06 c0       	rjmp	.+12     	; 0x1650 <fputc+0x4a>
    1644:	e8 85       	ldd	r30, Y+8	; 0x08
    1646:	f9 85       	ldd	r31, Y+9	; 0x09
    1648:	81 2f       	mov	r24, r17
    164a:	19 95       	eicall
    164c:	89 2b       	or	r24, r25
    164e:	29 f7       	brne	.-54     	; 0x161a <fputc+0x14>
    1650:	2e 81       	ldd	r18, Y+6	; 0x06
    1652:	3f 81       	ldd	r19, Y+7	; 0x07
    1654:	2f 5f       	subi	r18, 0xFF	; 255
    1656:	3f 4f       	sbci	r19, 0xFF	; 255
    1658:	3f 83       	std	Y+7, r19	; 0x07
    165a:	2e 83       	std	Y+6, r18	; 0x06
    165c:	81 2f       	mov	r24, r17
    165e:	90 2f       	mov	r25, r16
    1660:	df 91       	pop	r29
    1662:	cf 91       	pop	r28
    1664:	1f 91       	pop	r17
    1666:	0f 91       	pop	r16
    1668:	08 95       	ret

0000166a <__ultoa_invert>:
    166a:	fa 01       	movw	r30, r20
    166c:	aa 27       	eor	r26, r26
    166e:	28 30       	cpi	r18, 0x08	; 8
    1670:	51 f1       	breq	.+84     	; 0x16c6 <__ultoa_invert+0x5c>
    1672:	20 31       	cpi	r18, 0x10	; 16
    1674:	81 f1       	breq	.+96     	; 0x16d6 <__ultoa_invert+0x6c>
    1676:	e8 94       	clt
    1678:	6f 93       	push	r22
    167a:	6e 7f       	andi	r22, 0xFE	; 254
    167c:	6e 5f       	subi	r22, 0xFE	; 254
    167e:	7f 4f       	sbci	r23, 0xFF	; 255
    1680:	8f 4f       	sbci	r24, 0xFF	; 255
    1682:	9f 4f       	sbci	r25, 0xFF	; 255
    1684:	af 4f       	sbci	r26, 0xFF	; 255
    1686:	b1 e0       	ldi	r27, 0x01	; 1
    1688:	3e d0       	rcall	.+124    	; 0x1706 <__ultoa_invert+0x9c>
    168a:	b4 e0       	ldi	r27, 0x04	; 4
    168c:	3c d0       	rcall	.+120    	; 0x1706 <__ultoa_invert+0x9c>
    168e:	67 0f       	add	r22, r23
    1690:	78 1f       	adc	r23, r24
    1692:	89 1f       	adc	r24, r25
    1694:	9a 1f       	adc	r25, r26
    1696:	a1 1d       	adc	r26, r1
    1698:	68 0f       	add	r22, r24
    169a:	79 1f       	adc	r23, r25
    169c:	8a 1f       	adc	r24, r26
    169e:	91 1d       	adc	r25, r1
    16a0:	a1 1d       	adc	r26, r1
    16a2:	6a 0f       	add	r22, r26
    16a4:	71 1d       	adc	r23, r1
    16a6:	81 1d       	adc	r24, r1
    16a8:	91 1d       	adc	r25, r1
    16aa:	a1 1d       	adc	r26, r1
    16ac:	20 d0       	rcall	.+64     	; 0x16ee <__ultoa_invert+0x84>
    16ae:	09 f4       	brne	.+2      	; 0x16b2 <__ultoa_invert+0x48>
    16b0:	68 94       	set
    16b2:	3f 91       	pop	r19
    16b4:	2a e0       	ldi	r18, 0x0A	; 10
    16b6:	26 9f       	mul	r18, r22
    16b8:	11 24       	eor	r1, r1
    16ba:	30 19       	sub	r19, r0
    16bc:	30 5d       	subi	r19, 0xD0	; 208
    16be:	31 93       	st	Z+, r19
    16c0:	de f6       	brtc	.-74     	; 0x1678 <__ultoa_invert+0xe>
    16c2:	cf 01       	movw	r24, r30
    16c4:	08 95       	ret
    16c6:	46 2f       	mov	r20, r22
    16c8:	47 70       	andi	r20, 0x07	; 7
    16ca:	40 5d       	subi	r20, 0xD0	; 208
    16cc:	41 93       	st	Z+, r20
    16ce:	b3 e0       	ldi	r27, 0x03	; 3
    16d0:	0f d0       	rcall	.+30     	; 0x16f0 <__ultoa_invert+0x86>
    16d2:	c9 f7       	brne	.-14     	; 0x16c6 <__ultoa_invert+0x5c>
    16d4:	f6 cf       	rjmp	.-20     	; 0x16c2 <__ultoa_invert+0x58>
    16d6:	46 2f       	mov	r20, r22
    16d8:	4f 70       	andi	r20, 0x0F	; 15
    16da:	40 5d       	subi	r20, 0xD0	; 208
    16dc:	4a 33       	cpi	r20, 0x3A	; 58
    16de:	18 f0       	brcs	.+6      	; 0x16e6 <__ultoa_invert+0x7c>
    16e0:	49 5d       	subi	r20, 0xD9	; 217
    16e2:	31 fd       	sbrc	r19, 1
    16e4:	40 52       	subi	r20, 0x20	; 32
    16e6:	41 93       	st	Z+, r20
    16e8:	02 d0       	rcall	.+4      	; 0x16ee <__ultoa_invert+0x84>
    16ea:	a9 f7       	brne	.-22     	; 0x16d6 <__ultoa_invert+0x6c>
    16ec:	ea cf       	rjmp	.-44     	; 0x16c2 <__ultoa_invert+0x58>
    16ee:	b4 e0       	ldi	r27, 0x04	; 4
    16f0:	a6 95       	lsr	r26
    16f2:	97 95       	ror	r25
    16f4:	87 95       	ror	r24
    16f6:	77 95       	ror	r23
    16f8:	67 95       	ror	r22
    16fa:	ba 95       	dec	r27
    16fc:	c9 f7       	brne	.-14     	; 0x16f0 <__ultoa_invert+0x86>
    16fe:	00 97       	sbiw	r24, 0x00	; 0
    1700:	61 05       	cpc	r22, r1
    1702:	71 05       	cpc	r23, r1
    1704:	08 95       	ret
    1706:	9b 01       	movw	r18, r22
    1708:	ac 01       	movw	r20, r24
    170a:	0a 2e       	mov	r0, r26
    170c:	06 94       	lsr	r0
    170e:	57 95       	ror	r21
    1710:	47 95       	ror	r20
    1712:	37 95       	ror	r19
    1714:	27 95       	ror	r18
    1716:	ba 95       	dec	r27
    1718:	c9 f7       	brne	.-14     	; 0x170c <__ultoa_invert+0xa2>
    171a:	62 0f       	add	r22, r18
    171c:	73 1f       	adc	r23, r19
    171e:	84 1f       	adc	r24, r20
    1720:	95 1f       	adc	r25, r21
    1722:	a0 1d       	adc	r26, r0
    1724:	08 95       	ret

00001726 <_exit>:
    1726:	f8 94       	cli

00001728 <__stop_program>:
    1728:	ff cf       	rjmp	.-2      	; 0x1728 <__stop_program>
