# Generated by Yosys 0.7+627 (git sha1 e275692e, clang 6.0.1-2 -fPIC -Os)

.model spi_slave_pulsegen
.inputs clock sck mosi cs
.outputs miso leds[0] leds[1] leds[2] leds[3] leds[4] leds[5] leds[6] leds[7] out
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$2225$n98_1 I1=spi_slave_fifo_async0_spi_start I2=$false I3=$false O=$abc$2225$n1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=spi_slave_fifo_async0_bitcnt[3] I1=spi_slave_fifo_async0_bitcnt[0] I2=spi_slave_fifo_async0_bitcnt[1] I3=spi_slave_fifo_async0_bitcnt[2] O=$abc$2225$n98_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$2225$n107_1 I1=$abc$2225$n100_1 I2=$abc$2225$n121 I3=$false O=$abc$2225$n4
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[0] I1=recv_to_plsgen0_pulsegen0_clk_cnt[2] I2=$abc$2225$n101_1 I3=$abc$2225$n106_1 O=$abc$2225$n100_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$2225$n102_1 I1=$abc$2225$n103_1 I2=$abc$2225$n104_1 I3=$abc$2225$n105_1 O=$abc$2225$n101_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[12] I1=recv_to_plsgen0_pulsegen0_clk_cnt[13] I2=recv_to_plsgen0_pulsegen0_clk_cnt[14] I3=recv_to_plsgen0_pulsegen0_clk_cnt[15] O=$abc$2225$n102_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[8] I1=recv_to_plsgen0_pulsegen0_clk_cnt[9] I2=recv_to_plsgen0_pulsegen0_clk_cnt[10] I3=recv_to_plsgen0_pulsegen0_clk_cnt[11] O=$abc$2225$n103_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[16] I1=recv_to_plsgen0_pulsegen0_clk_cnt[17] I2=recv_to_plsgen0_pulsegen0_clk_cnt[18] I3=recv_to_plsgen0_pulsegen0_clk_cnt[19] O=$abc$2225$n104_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[20] I1=recv_to_plsgen0_pulsegen0_clk_cnt[22] I2=recv_to_plsgen0_pulsegen0_clk_cnt[21] I3=recv_to_plsgen0_pulsegen0_clk_cnt[23] O=$abc$2225$n105_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[4] I1=recv_to_plsgen0_pulsegen0_clk_cnt[5] I2=recv_to_plsgen0_pulsegen0_clk_cnt[6] I3=recv_to_plsgen0_pulsegen0_clk_cnt[7] O=$abc$2225$n106_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[1] I1=recv_to_plsgen0_pulsegen0_clk_cnt[3] I2=$false I3=$false O=$abc$2225$n107_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=spi_slave_fifo_async0_syncro1_staps[2][3] I1=spi_slave_fifo_async0_gotit I2=$false I3=$false O=$abc$2225$n69
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=spi_slave_fifo_async0_gotit I1=spi_slave_fifo_async0_syncro1_staps[2][3] I2=$false I3=$false O=$abc$2225$n71
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$2225$n107_1 I1=$abc$2225$n100_1 I2=recv_to_plsgen0_pulsegen0_clk_cnt[0] I3=$abc$2225$n121 O=$abc$2225$n73
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=spi_slave_fifo_async0_bitcnt[3] I1=spi_slave_fifo_async0_bitcnt[0] I2=spi_slave_fifo_async0_bitcnt[1] I3=spi_slave_fifo_async0_bitcnt[2] O=$0\spi_slave_fifo_async0_b2[3:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$0\spi_slave_fifo_async0_b2[3:0][3] I1=$abc$2225$n90 I2=$false I3=$false O=$0\spi_slave_fifo_async0_bitcnt[3:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\spi_slave_fifo_async0_b2[3:0][3] I1=$abc$2225$n94 I2=$false I3=$false O=$0\spi_slave_fifo_async0_bitcnt[3:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\spi_slave_fifo_async0_b2[3:0][3] I1=$abc$2225$n96 I2=$false I3=$false O=$0\spi_slave_fifo_async0_bitcnt[3:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=spi_slave_fifo_async0_ocap[1] I1=spi_slave_fifo_async0_oreg[1] I2=$abc$2225$n1 I3=$false O=$0\spi_slave_fifo_async0_oreg[7:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spi_slave_fifo_async0_ocap[2] I1=spi_slave_fifo_async0_oreg[2] I2=$abc$2225$n1 I3=$false O=$0\spi_slave_fifo_async0_oreg[7:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spi_slave_fifo_async0_ocap[3] I1=spi_slave_fifo_async0_oreg[3] I2=$abc$2225$n1 I3=$false O=$0\spi_slave_fifo_async0_oreg[7:0][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spi_slave_fifo_async0_ocap[4] I1=spi_slave_fifo_async0_oreg[4] I2=$abc$2225$n1 I3=$false O=$0\spi_slave_fifo_async0_oreg[7:0][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spi_slave_fifo_async0_ocap[5] I1=spi_slave_fifo_async0_oreg[5] I2=$abc$2225$n1 I3=$false O=$0\spi_slave_fifo_async0_oreg[7:0][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spi_slave_fifo_async0_ocap[6] I1=spi_slave_fifo_async0_oreg[6] I2=$abc$2225$n1 I3=$false O=$0\spi_slave_fifo_async0_oreg[7:0][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spi_slave_fifo_async0_ocap[7] I1=spi_slave_fifo_async0_oreg[7] I2=$abc$2225$n1 I3=$false O=$0\miso[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[3] I1=recv_to_plsgen0_pulsegen0_clk_cnt[1] I2=$abc$2225$n100_1 I3=$abc$2225$n122 O=$abc$2225$n119
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[3] I1=$false I2=$false I3=$false O=$abc$2225$n12
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[2] I1=$false I2=$false I3=$false O=$abc$2225$n13
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[1] I1=$false I2=$false I3=$false O=$abc$2225$n15
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[0] I1=$false I2=$false I3=$false O=$abc$2225$n16
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[23] I1=$false I2=$false I3=$false O=$abc$2225$n35
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[22] I1=$false I2=$false I3=$false O=$abc$2225$n36
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[21] I1=$false I2=$false I3=$false O=$abc$2225$n38
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[20] I1=$false I2=$false I3=$false O=$abc$2225$n39
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[19] I1=$false I2=$false I3=$false O=$abc$2225$n41
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[18] I1=$false I2=$false I3=$false O=$abc$2225$n42
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[17] I1=$false I2=$false I3=$false O=$abc$2225$n44
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[16] I1=$false I2=$false I3=$false O=$abc$2225$n45
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[15] I1=$false I2=$false I3=$false O=$abc$2225$n47
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[14] I1=$false I2=$false I3=$false O=$abc$2225$n48
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[13] I1=$false I2=$false I3=$false O=$abc$2225$n50
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[12] I1=$false I2=$false I3=$false O=$abc$2225$n51
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[11] I1=$false I2=$false I3=$false O=$abc$2225$n53
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[10] I1=$false I2=$false I3=$false O=$abc$2225$n54
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[9] I1=$false I2=$false I3=$false O=$abc$2225$n55
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[8] I1=$false I2=$false I3=$false O=$abc$2225$n56
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[7] I1=$false I2=$false I3=$false O=$abc$2225$n57
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[6] I1=$false I2=$false I3=$false O=$abc$2225$n58
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[5] I1=$false I2=$false I3=$false O=$abc$2225$n59
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=recv_to_plsgen0_pulsegen0_clk_cnt[4] I1=$false I2=$false I3=$false O=$abc$2225$n60
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=divisor1_div_mem I1=$false I2=$false I3=$false O=$0\divisor1_div_mem[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi_slave_fifo_async0_bitcnt[1] I1=$false I2=$false I3=$false O=$0\spi_slave_fifo_async0_bitcnt[3:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[10] CO=$auto$alumacc.cc:474:replace_alu$1001.C[11] I0=$false I1=$abc$2225$n54
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[11] CO=$auto$alumacc.cc:474:replace_alu$1001.C[12] I0=$false I1=$abc$2225$n53
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[12] CO=$auto$alumacc.cc:474:replace_alu$1001.C[13] I0=$false I1=$abc$2225$n51
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[13] CO=$auto$alumacc.cc:474:replace_alu$1001.C[14] I0=$false I1=$abc$2225$n50
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[14] CO=$auto$alumacc.cc:474:replace_alu$1001.C[15] I0=$false I1=$abc$2225$n48
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[15] CO=$auto$alumacc.cc:474:replace_alu$1001.C[16] I0=$false I1=$abc$2225$n47
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[16] CO=$auto$alumacc.cc:474:replace_alu$1001.C[17] I0=$false I1=$abc$2225$n45
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[17] CO=$auto$alumacc.cc:474:replace_alu$1001.C[18] I0=$false I1=$abc$2225$n44
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[18] CO=$auto$alumacc.cc:474:replace_alu$1001.C[19] I0=$false I1=$abc$2225$n42
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[19] CO=$auto$alumacc.cc:474:replace_alu$1001.C[20] I0=$false I1=$abc$2225$n41
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$2225$n16 CO=$auto$alumacc.cc:474:replace_alu$1001.C[2] I0=$true I1=$abc$2225$n15
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[20] CO=$auto$alumacc.cc:474:replace_alu$1001.C[21] I0=$false I1=$abc$2225$n39
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[21] CO=$auto$alumacc.cc:474:replace_alu$1001.C[22] I0=$false I1=$abc$2225$n38
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[22] CO=$auto$alumacc.cc:474:replace_alu$1001.C[23] I0=$false I1=$abc$2225$n36
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[23] CO=$abc$2225$n122 I0=$false I1=$abc$2225$n35
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[2] CO=$auto$alumacc.cc:474:replace_alu$1001.C[3] I0=$false I1=$abc$2225$n13
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[3] CO=$auto$alumacc.cc:474:replace_alu$1001.C[4] I0=$true I1=$abc$2225$n12
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[4] CO=$auto$alumacc.cc:474:replace_alu$1001.C[5] I0=$false I1=$abc$2225$n60
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[5] CO=$auto$alumacc.cc:474:replace_alu$1001.C[6] I0=$false I1=$abc$2225$n59
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[6] CO=$auto$alumacc.cc:474:replace_alu$1001.C[7] I0=$false I1=$abc$2225$n58
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[7] CO=$auto$alumacc.cc:474:replace_alu$1001.C[8] I0=$false I1=$abc$2225$n57
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[8] CO=$auto$alumacc.cc:474:replace_alu$1001.C[9] I0=$false I1=$abc$2225$n56
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[9] CO=$auto$alumacc.cc:474:replace_alu$1001.C[10] I0=$false I1=$abc$2225$n55
.attr src "spi_slave_pulsegen.v:207|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1010.C[10] CO=$auto$alumacc.cc:474:replace_alu$1010.C[11] I0=$false I1=$abc$2225$n54
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1010.C[11] CO=$auto$alumacc.cc:474:replace_alu$1010.C[12] I0=$false I1=$abc$2225$n53
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1010.C[12] CO=$auto$alumacc.cc:474:replace_alu$1010.C[13] I0=$false I1=$abc$2225$n51
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1010.C[13] CO=$auto$alumacc.cc:474:replace_alu$1010.C[14] I0=$false I1=$abc$2225$n50
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1010.C[14] CO=$auto$alumacc.cc:474:replace_alu$1010.C[15] I0=$false I1=$abc$2225$n48
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1010.C[15] CO=$auto$alumacc.cc:474:replace_alu$1010.C[16] I0=$false I1=$abc$2225$n47
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1010.C[16] CO=$auto$alumacc.cc:474:replace_alu$1010.C[17] I0=$false I1=$abc$2225$n45
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1010.C[17] CO=$auto$alumacc.cc:474:replace_alu$1010.C[18] I0=$false I1=$abc$2225$n44
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1010.C[18] CO=$auto$alumacc.cc:474:replace_alu$1010.C[19] I0=$false I1=$abc$2225$n42
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1010.C[19] CO=$auto$alumacc.cc:474:replace_alu$1010.C[20] I0=$false I1=$abc$2225$n41
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$2225$n16 CO=$auto$alumacc.cc:474:replace_alu$1010.C[2] I0=$false I1=$abc$2225$n15
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1010.C[20] CO=$auto$alumacc.cc:474:replace_alu$1010.C[21] I0=$false I1=$abc$2225$n39
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1010.C[21] CO=$auto$alumacc.cc:474:replace_alu$1010.C[22] I0=$false I1=$abc$2225$n38
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1010.C[22] CO=$auto$alumacc.cc:474:replace_alu$1010.C[23] I0=$false I1=$abc$2225$n36
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1010.C[23] CO=$abc$2225$n121 I0=$false I1=$abc$2225$n35
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1010.C[2] CO=$auto$alumacc.cc:474:replace_alu$1010.C[3] I0=$false I1=$abc$2225$n13
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1010.C[3] CO=$auto$alumacc.cc:474:replace_alu$1010.C[4] I0=$false I1=$abc$2225$n12
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1010.C[4] CO=$auto$alumacc.cc:474:replace_alu$1010.C[5] I0=$false I1=$abc$2225$n60
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1010.C[5] CO=$auto$alumacc.cc:474:replace_alu$1010.C[6] I0=$false I1=$abc$2225$n59
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1010.C[6] CO=$auto$alumacc.cc:474:replace_alu$1010.C[7] I0=$false I1=$abc$2225$n58
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1010.C[7] CO=$auto$alumacc.cc:474:replace_alu$1010.C[8] I0=$false I1=$abc$2225$n57
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1010.C[8] CO=$auto$alumacc.cc:474:replace_alu$1010.C[9] I0=$false I1=$abc$2225$n56
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1010.C[9] CO=$auto$alumacc.cc:474:replace_alu$1010.C[10] I0=$false I1=$abc$2225$n55
.attr src "spi_slave_pulsegen.v:202|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=spi_slave_fifo_async0_bitcnt[0] I3=$false O=$abc$2225$n90
.attr src "spi_slave_pulsegen.v:467|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=spi_slave_fifo_async0_bitcnt[0] CO=$auto$alumacc.cc:474:replace_alu$1025.C[2] I0=$false I1=spi_slave_fifo_async0_bitcnt[1]
.attr src "spi_slave_pulsegen.v:467|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi_slave_fifo_async0_bitcnt[2] I3=$auto$alumacc.cc:474:replace_alu$1025.C[2] O=$abc$2225$n94
.attr src "spi_slave_pulsegen.v:467|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1025.C[2] CO=$auto$alumacc.cc:474:replace_alu$1025.C[3] I0=$false I1=spi_slave_fifo_async0_bitcnt[2]
.attr src "spi_slave_pulsegen.v:467|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi_slave_fifo_async0_bitcnt[3] I3=$auto$alumacc.cc:474:replace_alu$1025.C[3] O=$abc$2225$n96
.attr src "spi_slave_pulsegen.v:467|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=recv_to_plsgen0_pulsegen0_clk_cnt[0] I3=$false O=$add$spi_slave_pulsegen.v:209$96_Y[0]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=recv_to_plsgen0_pulsegen0_clk_cnt[10] I3=$auto$alumacc.cc:474:replace_alu$1034.C[10] O=$add$spi_slave_pulsegen.v:209$96_Y[10]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[10] CO=$auto$alumacc.cc:474:replace_alu$1034.C[11] I0=$false I1=recv_to_plsgen0_pulsegen0_clk_cnt[10]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=recv_to_plsgen0_pulsegen0_clk_cnt[11] I3=$auto$alumacc.cc:474:replace_alu$1034.C[11] O=$add$spi_slave_pulsegen.v:209$96_Y[11]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[11] CO=$auto$alumacc.cc:474:replace_alu$1034.C[12] I0=$false I1=recv_to_plsgen0_pulsegen0_clk_cnt[11]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=recv_to_plsgen0_pulsegen0_clk_cnt[12] I3=$auto$alumacc.cc:474:replace_alu$1034.C[12] O=$add$spi_slave_pulsegen.v:209$96_Y[12]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[12] CO=$auto$alumacc.cc:474:replace_alu$1034.C[13] I0=$false I1=recv_to_plsgen0_pulsegen0_clk_cnt[12]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=recv_to_plsgen0_pulsegen0_clk_cnt[13] I3=$auto$alumacc.cc:474:replace_alu$1034.C[13] O=$add$spi_slave_pulsegen.v:209$96_Y[13]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[13] CO=$auto$alumacc.cc:474:replace_alu$1034.C[14] I0=$false I1=recv_to_plsgen0_pulsegen0_clk_cnt[13]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=recv_to_plsgen0_pulsegen0_clk_cnt[14] I3=$auto$alumacc.cc:474:replace_alu$1034.C[14] O=$add$spi_slave_pulsegen.v:209$96_Y[14]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[14] CO=$auto$alumacc.cc:474:replace_alu$1034.C[15] I0=$false I1=recv_to_plsgen0_pulsegen0_clk_cnt[14]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=recv_to_plsgen0_pulsegen0_clk_cnt[15] I3=$auto$alumacc.cc:474:replace_alu$1034.C[15] O=$add$spi_slave_pulsegen.v:209$96_Y[15]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[15] CO=$auto$alumacc.cc:474:replace_alu$1034.C[16] I0=$false I1=recv_to_plsgen0_pulsegen0_clk_cnt[15]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=recv_to_plsgen0_pulsegen0_clk_cnt[16] I3=$auto$alumacc.cc:474:replace_alu$1034.C[16] O=$add$spi_slave_pulsegen.v:209$96_Y[16]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[16] CO=$auto$alumacc.cc:474:replace_alu$1034.C[17] I0=$false I1=recv_to_plsgen0_pulsegen0_clk_cnt[16]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=recv_to_plsgen0_pulsegen0_clk_cnt[17] I3=$auto$alumacc.cc:474:replace_alu$1034.C[17] O=$add$spi_slave_pulsegen.v:209$96_Y[17]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[17] CO=$auto$alumacc.cc:474:replace_alu$1034.C[18] I0=$false I1=recv_to_plsgen0_pulsegen0_clk_cnt[17]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=recv_to_plsgen0_pulsegen0_clk_cnt[18] I3=$auto$alumacc.cc:474:replace_alu$1034.C[18] O=$add$spi_slave_pulsegen.v:209$96_Y[18]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[18] CO=$auto$alumacc.cc:474:replace_alu$1034.C[19] I0=$false I1=recv_to_plsgen0_pulsegen0_clk_cnt[18]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=recv_to_plsgen0_pulsegen0_clk_cnt[19] I3=$auto$alumacc.cc:474:replace_alu$1034.C[19] O=$add$spi_slave_pulsegen.v:209$96_Y[19]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[19] CO=$auto$alumacc.cc:474:replace_alu$1034.C[20] I0=$false I1=recv_to_plsgen0_pulsegen0_clk_cnt[19]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=recv_to_plsgen0_pulsegen0_clk_cnt[0] CO=$auto$alumacc.cc:474:replace_alu$1034.C[2] I0=$false I1=recv_to_plsgen0_pulsegen0_clk_cnt[1]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=recv_to_plsgen0_pulsegen0_clk_cnt[20] I3=$auto$alumacc.cc:474:replace_alu$1034.C[20] O=$add$spi_slave_pulsegen.v:209$96_Y[20]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[20] CO=$auto$alumacc.cc:474:replace_alu$1034.C[21] I0=$false I1=recv_to_plsgen0_pulsegen0_clk_cnt[20]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=recv_to_plsgen0_pulsegen0_clk_cnt[21] I3=$auto$alumacc.cc:474:replace_alu$1034.C[21] O=$add$spi_slave_pulsegen.v:209$96_Y[21]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[21] CO=$auto$alumacc.cc:474:replace_alu$1034.C[22] I0=$false I1=recv_to_plsgen0_pulsegen0_clk_cnt[21]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=recv_to_plsgen0_pulsegen0_clk_cnt[22] I3=$auto$alumacc.cc:474:replace_alu$1034.C[22] O=$add$spi_slave_pulsegen.v:209$96_Y[22]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[22] CO=$auto$alumacc.cc:474:replace_alu$1034.C[23] I0=$false I1=recv_to_plsgen0_pulsegen0_clk_cnt[22]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=recv_to_plsgen0_pulsegen0_clk_cnt[23] I3=$auto$alumacc.cc:474:replace_alu$1034.C[23] O=$add$spi_slave_pulsegen.v:209$96_Y[23]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=recv_to_plsgen0_pulsegen0_clk_cnt[2] I3=$auto$alumacc.cc:474:replace_alu$1034.C[2] O=$add$spi_slave_pulsegen.v:209$96_Y[2]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[2] CO=$auto$alumacc.cc:474:replace_alu$1034.C[3] I0=$false I1=recv_to_plsgen0_pulsegen0_clk_cnt[2]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=recv_to_plsgen0_pulsegen0_clk_cnt[3] I3=$auto$alumacc.cc:474:replace_alu$1034.C[3] O=$add$spi_slave_pulsegen.v:209$96_Y[3]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[3] CO=$auto$alumacc.cc:474:replace_alu$1034.C[4] I0=$false I1=recv_to_plsgen0_pulsegen0_clk_cnt[3]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=recv_to_plsgen0_pulsegen0_clk_cnt[4] I3=$auto$alumacc.cc:474:replace_alu$1034.C[4] O=$add$spi_slave_pulsegen.v:209$96_Y[4]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[4] CO=$auto$alumacc.cc:474:replace_alu$1034.C[5] I0=$false I1=recv_to_plsgen0_pulsegen0_clk_cnt[4]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=recv_to_plsgen0_pulsegen0_clk_cnt[5] I3=$auto$alumacc.cc:474:replace_alu$1034.C[5] O=$add$spi_slave_pulsegen.v:209$96_Y[5]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[5] CO=$auto$alumacc.cc:474:replace_alu$1034.C[6] I0=$false I1=recv_to_plsgen0_pulsegen0_clk_cnt[5]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=recv_to_plsgen0_pulsegen0_clk_cnt[6] I3=$auto$alumacc.cc:474:replace_alu$1034.C[6] O=$add$spi_slave_pulsegen.v:209$96_Y[6]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[6] CO=$auto$alumacc.cc:474:replace_alu$1034.C[7] I0=$false I1=recv_to_plsgen0_pulsegen0_clk_cnt[6]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=recv_to_plsgen0_pulsegen0_clk_cnt[7] I3=$auto$alumacc.cc:474:replace_alu$1034.C[7] O=$add$spi_slave_pulsegen.v:209$96_Y[7]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[7] CO=$auto$alumacc.cc:474:replace_alu$1034.C[8] I0=$false I1=recv_to_plsgen0_pulsegen0_clk_cnt[7]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=recv_to_plsgen0_pulsegen0_clk_cnt[8] I3=$auto$alumacc.cc:474:replace_alu$1034.C[8] O=$add$spi_slave_pulsegen.v:209$96_Y[8]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[8] CO=$auto$alumacc.cc:474:replace_alu$1034.C[9] I0=$false I1=recv_to_plsgen0_pulsegen0_clk_cnt[8]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=recv_to_plsgen0_pulsegen0_clk_cnt[9] I3=$auto$alumacc.cc:474:replace_alu$1034.C[9] O=$add$spi_slave_pulsegen.v:209$96_Y[9]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[9] CO=$auto$alumacc.cc:474:replace_alu$1034.C[10] I0=$false I1=recv_to_plsgen0_pulsegen0_clk_cnt[9]
.attr src "spi_slave_pulsegen.v:209|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFF C=clock D=spi_slave_fifo_async0_b2[3] Q=spi_slave_fifo_async0_syncro1_staps[0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo_async0_syncro1_staps[1][3] Q=spi_slave_fifo_async0_syncro1_staps[2][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo_async0_syncro1_staps[0][3] Q=spi_slave_fifo_async0_syncro1_staps[1][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFN C=cs D=$true Q=spi_slave_fifo_async0_spi_start
.attr src "spi_slave_pulsegen.v:653|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFF C=sck D=$0\miso[0:0] Q=miso
.attr src "spi_slave_pulsegen.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sck D=spi_slave_fifo_async0_ocap[0] Q=spi_slave_fifo_async0_oreg[1] R=$abc$2225$n1
.attr src "spi_slave_pulsegen.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=$0\spi_slave_fifo_async0_oreg[7:0][2] Q=spi_slave_fifo_async0_oreg[2]
.attr src "spi_slave_pulsegen.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=$0\spi_slave_fifo_async0_oreg[7:0][3] Q=spi_slave_fifo_async0_oreg[3]
.attr src "spi_slave_pulsegen.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=$0\spi_slave_fifo_async0_oreg[7:0][4] Q=spi_slave_fifo_async0_oreg[4]
.attr src "spi_slave_pulsegen.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=$0\spi_slave_fifo_async0_oreg[7:0][5] Q=spi_slave_fifo_async0_oreg[5]
.attr src "spi_slave_pulsegen.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=$0\spi_slave_fifo_async0_oreg[7:0][6] Q=spi_slave_fifo_async0_oreg[6]
.attr src "spi_slave_pulsegen.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=$0\spi_slave_fifo_async0_oreg[7:0][7] Q=spi_slave_fifo_async0_oreg[7]
.attr src "spi_slave_pulsegen.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clock D=spi_slave_fifo_async0_syncro1_staps[2][3] E=$abc$2225$n69 Q=spi_slave_fifo_async0_gotit
.attr src "spi_slave_pulsegen.v:271|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$2225$n71 Q=spi_slave_fifo_async0_ocap[0]
.attr src "spi_slave_pulsegen.v:271|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$2225$n71 Q=spi_slave_fifo_async0_ocap[1]
.attr src "spi_slave_pulsegen.v:271|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$2225$n71 Q=spi_slave_fifo_async0_ocap[2]
.attr src "spi_slave_pulsegen.v:271|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$2225$n71 Q=spi_slave_fifo_async0_ocap[3]
.attr src "spi_slave_pulsegen.v:271|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$2225$n71 Q=spi_slave_fifo_async0_ocap[4]
.attr src "spi_slave_pulsegen.v:271|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$2225$n71 Q=spi_slave_fifo_async0_ocap[5]
.attr src "spi_slave_pulsegen.v:271|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$2225$n71 Q=spi_slave_fifo_async0_ocap[6]
.attr src "spi_slave_pulsegen.v:271|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$2225$n71 Q=spi_slave_fifo_async0_ocap[7]
.attr src "spi_slave_pulsegen.v:271|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clock D=$0\divisor1_div_mem[0:0] Q=divisor1_div_mem
.attr src "spi_slave_pulsegen.v:256|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$abc$2225$n119 Q=recv_to_plsgen0_pulsegen0_pulse_mem R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[0] Q=recv_to_plsgen0_pulsegen0_clk_cnt[0] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=divisor1_div_mem D=$abc$2225$n15 E=$abc$2225$n73 Q=recv_to_plsgen0_pulsegen0_clk_cnt[1] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[2] Q=recv_to_plsgen0_pulsegen0_clk_cnt[2] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[3] Q=recv_to_plsgen0_pulsegen0_clk_cnt[3] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[4] Q=recv_to_plsgen0_pulsegen0_clk_cnt[4] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[5] Q=recv_to_plsgen0_pulsegen0_clk_cnt[5] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[6] Q=recv_to_plsgen0_pulsegen0_clk_cnt[6] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[7] Q=recv_to_plsgen0_pulsegen0_clk_cnt[7] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[8] Q=recv_to_plsgen0_pulsegen0_clk_cnt[8] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[9] Q=recv_to_plsgen0_pulsegen0_clk_cnt[9] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[10] Q=recv_to_plsgen0_pulsegen0_clk_cnt[10] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[11] Q=recv_to_plsgen0_pulsegen0_clk_cnt[11] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[12] Q=recv_to_plsgen0_pulsegen0_clk_cnt[12] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[13] Q=recv_to_plsgen0_pulsegen0_clk_cnt[13] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[14] Q=recv_to_plsgen0_pulsegen0_clk_cnt[14] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[15] Q=recv_to_plsgen0_pulsegen0_clk_cnt[15] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[16] Q=recv_to_plsgen0_pulsegen0_clk_cnt[16] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[17] Q=recv_to_plsgen0_pulsegen0_clk_cnt[17] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[18] Q=recv_to_plsgen0_pulsegen0_clk_cnt[18] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[19] Q=recv_to_plsgen0_pulsegen0_clk_cnt[19] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[20] Q=recv_to_plsgen0_pulsegen0_clk_cnt[20] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[21] Q=recv_to_plsgen0_pulsegen0_clk_cnt[21] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[22] Q=recv_to_plsgen0_pulsegen0_clk_cnt[22] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=divisor1_div_mem D=$add$spi_slave_pulsegen.v:209$96_Y[23] Q=recv_to_plsgen0_pulsegen0_clk_cnt[23] R=$abc$2225$n4
.attr src "spi_slave_pulsegen.v:201|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFR C=sck D=$0\spi_slave_fifo_async0_bitcnt[3:0][0] Q=spi_slave_fifo_async0_bitcnt[0] R=cs
.attr src "spi_slave_pulsegen.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=sck D=$0\spi_slave_fifo_async0_bitcnt[3:0][1] E=spi_slave_fifo_async0_bitcnt[0] Q=spi_slave_fifo_async0_bitcnt[1] R=cs
.attr src "spi_slave_pulsegen.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=sck D=$0\spi_slave_fifo_async0_bitcnt[3:0][2] Q=spi_slave_fifo_async0_bitcnt[2] R=cs
.attr src "spi_slave_pulsegen.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sck D=$0\spi_slave_fifo_async0_bitcnt[3:0][3] Q=spi_slave_fifo_async0_bitcnt[3] R=cs
.attr src "spi_slave_pulsegen.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sck D=$0\spi_slave_fifo_async0_b2[3:0][3] Q=spi_slave_fifo_async0_b2[3] R=cs
.attr src "spi_slave_pulsegen.v:452|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.names divisor1_div_mem clk_pulse
1 1
.names $undef leds[0]
1 1
.names $undef leds[1]
1 1
.names $undef leds[2]
1 1
.names $undef leds[3]
1 1
.names $undef leds[4]
1 1
.names $undef leds[5]
1 1
.names $undef leds[6]
1 1
.names $undef leds[7]
1 1
.names recv_to_plsgen0_pulsegen0_pulse_mem out
1 1
.names $false spi_slave_fifo_async0_b2[0]
1 1
.names $false spi_slave_fifo_async0_b2[1]
1 1
.names $false spi_slave_fifo_async0_b2[2]
1 1
.names $false spi_slave_fifo_async0_b3[0]
1 1
.names $false spi_slave_fifo_async0_b3[1]
1 1
.names $false spi_slave_fifo_async0_b3[2]
1 1
.names spi_slave_fifo_async0_syncro1_staps[2][3] spi_slave_fifo_async0_b3[3]
1 1
.names $false spi_slave_fifo_async0_oreg[0]
1 1
.names $false spi_slave_fifo_async0_syncro1_staps[0][0]
1 1
.names $false spi_slave_fifo_async0_syncro1_staps[0][1]
1 1
.names $false spi_slave_fifo_async0_syncro1_staps[0][2]
1 1
.names $false spi_slave_fifo_async0_syncro1_staps[1][0]
1 1
.names $false spi_slave_fifo_async0_syncro1_staps[1][1]
1 1
.names $false spi_slave_fifo_async0_syncro1_staps[1][2]
1 1
.names $false spi_slave_fifo_async0_syncro1_staps[2][0]
1 1
.names $false spi_slave_fifo_async0_syncro1_staps[2][1]
1 1
.names $false spi_slave_fifo_async0_syncro1_staps[2][2]
1 1
.names cs spibus_csn
1 1
.end
