//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_86
.address_size 64

	// .globl	triton_mm               // -- Begin function triton_mm
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_mm
.visible .entry triton_mm(
	.param .u64 .ptr .global .align 1 triton_mm_param_0,
	.param .u64 .ptr .global .align 1 triton_mm_param_1,
	.param .u64 .ptr .global .align 1 triton_mm_param_2,
	.param .u64 .ptr .global .align 1 triton_mm_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b32 	%r<240>;
	.reg .b64 	%rd<32>;
	.loc	1 17 0                          // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:17:0
$L__func_begin0:
	.loc	1 17 0                          // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:17:0

// %bb.0:
	ld.param.u64 	%rd9, [triton_mm_param_2];
	ld.param.u64 	%rd19, [triton_mm_param_0];
	ld.param.u64 	%rd20, [triton_mm_param_1];
$L__tmp0:
	.loc	1 40 24                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:40:24
	mov.u32 	%r55, %ctaid.x;
	.loc	1 46 22                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:46:22
	mul.hi.s32 	%r56, %r55, 715827883;
	shr.u32 	%r57, %r56, 31;
	shr.s32 	%r58, %r56, 6;
	add.s32 	%r59, %r58, %r57;
	.loc	1 47 41                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:47:41
	shl.b32 	%r60, %r59, 3;
	.loc	1 47 30                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:47:30
	sub.s32 	%r61, 113, %r60;
	.loc	1 47 50                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:47:50
	min.s32 	%r62, %r61, 8;
	.loc	1 48 40                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:48:40
	rem.s32 	%r63, %r55, %r62;
	.loc	1 48 34                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:48:34
	add.s32 	%r64, %r63, %r60;
	.loc	1 49 19                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:49:19
	mul.lo.s32 	%r65, %r59, 384;
	sub.s32 	%r66, %r55, %r65;
	.loc	1 49 30                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:49:30
	div.s32 	%r67, %r66, %r62;
	.loc	1 51 17                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:51:17
	shl.b32 	%r1, %r64, 5;
	.loc	1 51 40                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:51:40
	mov.u32 	%r2, %tid.x;
	and.b32  	%r3, %r2, 8;
	and.b32  	%r4, %r2, 16;
	and.b32  	%r68, %r2, 32;
	bfe.u32 	%r69, %r2, 3, 4;
	and.b32  	%r5, %r2, 128;
	shr.u32 	%r70, %r5, 3;
	or.b32  	%r71, %r69, %r70;
	.loc	1 51 27                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:51:27
	or.b32  	%r72, %r1, %r71;
	.loc	1 52 17                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:52:17
	shl.b32 	%r6, %r67, 6;
	.loc	1 52 40                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:52:40
	shr.u32 	%r7, %r68, 2;
	shr.u32 	%r73, %r2, 2;
	and.b32  	%r8, %r73, 16;
	and.b32  	%r74, %r73, 39;
	or.b32  	%r75, %r7, %r74;
	or.b32  	%r76, %r75, %r8;
	shl.b32 	%r9, %r2, 2;
	and.b32  	%r77, %r9, 16;
	and.b32  	%r10, %r9, 28;
	.loc	1 52 27                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:52:27
	or.b32  	%r78, %r6, %r76;
	.loc	1 54 57                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:54:57
	mul.hi.s32 	%r79, %r72, -1851608123;
	add.s32 	%r80, %r79, %r72;
	shr.u32 	%r81, %r80, 31;
	shr.s32 	%r82, %r80, 11;
	add.s32 	%r83, %r82, %r81;
	mul.lo.s32 	%r84, %r83, 3600;
	sub.s32 	%r85, %r72, %r84;
	.loc	1 58 57                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:58:57
	mul.hi.s32 	%r86, %r78, 715827883;
	shr.u32 	%r87, %r86, 31;
	shr.u32 	%r88, %r86, 9;
	add.s32 	%r89, %r88, %r87;
	mul.lo.s32 	%r90, %r89, 3072;
	sub.s32 	%r91, %r78, %r90;
	.loc	1 67 30                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:67:30
	shl.b32 	%r92, %r2, 3;
	and.b32  	%r93, %r92, 24;
	.loc	1 71 30                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:71:30
	mul.lo.s32 	%r94, %r85, 3072;
	.loc	1 77 55                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:77:55
	mul.lo.s32 	%r95, %r91, 3072;
	.loc	1 71 25                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:71:25
	or.b32  	%r96, %r94, %r10;
	.loc	1 72 25                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:72:25
	cvt.s64.s32 	%rd21, %r96;
	.loc	1 72 20                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:72:20
	shr.u32 	%r97, %r68, 1;
	xor.b32  	%r98, %r10, %r97;
	shl.b32 	%r99, %r71, 5;
	or.b32  	%r100, %r99, %r98;
	mov.u32 	%r101, global_smem;
	add.s32 	%r102, %r101, 8192;
	add.s32 	%r36, %r102, %r100;
	.loc	1 64 26                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:64:26
	add.s64 	%rd10, %rd21, %rd19;
	mov.b32 	%r37, 4;
	.loc	1 72 20                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:72:20
	// begin inline asm
	cp.async.ca.shared.global [ %r36 + 0 ], [ %rd10 + 0 ], 0x4, %r37;
	// end inline asm
	cp.async.commit_group;
	.loc	1 77 50                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:77:50
	or.b32  	%r103, %r95, %r93;
	.loc	1 77 25                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:77:25
	cvt.s64.s32 	%rd22, %r103;
	.loc	1 77 20                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:77:20
	xor.b32  	%r104, %r93, %r4;
	shl.b32 	%r105, %r76, 5;
	or.b32  	%r106, %r105, %r104;
	add.s32 	%r38, %r101, %r106;
	.loc	1 64 26                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:64:26
	add.s64 	%rd11, %rd22, %rd20;
	mov.b32 	%r39, 8;
	.loc	1 77 20                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:77:20
	// begin inline asm
	cp.async.ca.shared.global [ %r38 + 0 ], [ %rd11 + 0 ], 0x8, %r39;
	// end inline asm
	cp.async.commit_group;
	.loc	1 72 25                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:72:25
	add.s64 	%rd12, %rd10, 32;
	.loc	1 72 20                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:72:20
	bar.sync 	0;
	add.s32 	%r107, %r101, %r100;
	add.s32 	%r40, %r107, 9216;
	// begin inline asm
	cp.async.ca.shared.global [ %r40 + 0 ], [ %rd12 + 0 ], 0x4, %r37;
	// end inline asm
	cp.async.commit_group;
	.loc	1 77 25                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:77:25
	add.s64 	%rd13, %rd11, 32;
	.loc	1 77 20                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:77:20
	add.s32 	%r42, %r38, 2048;
	// begin inline asm
	cp.async.ca.shared.global [ %r42 + 0 ], [ %rd13 + 0 ], 0x8, %r39;
	// end inline asm
	cp.async.commit_group;
	.loc	1 72 25                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:72:25
	add.s64 	%rd14, %rd10, 64;
	.loc	1 72 20                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:72:20
	bar.sync 	0;
	add.s32 	%r44, %r107, 10240;
	// begin inline asm
	cp.async.ca.shared.global [ %r44 + 0 ], [ %rd14 + 0 ], 0x4, %r37;
	// end inline asm
	cp.async.commit_group;
	.loc	1 77 25                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:77:25
	add.s64 	%rd15, %rd11, 64;
	.loc	1 77 20                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:77:20
	add.s32 	%r46, %r38, 4096;
	// begin inline asm
	cp.async.ca.shared.global [ %r46 + 0 ], [ %rd15 + 0 ], 0x8, %r39;
	// end inline asm
	cp.async.commit_group;
	.loc	1 72 25                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:72:25
	add.s64 	%rd16, %rd10, 96;
	.loc	1 72 20                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:72:20
	bar.sync 	0;
	add.s32 	%r48, %r107, 11264;
	// begin inline asm
	cp.async.ca.shared.global [ %r48 + 0 ], [ %rd16 + 0 ], 0x4, %r37;
	// end inline asm
	cp.async.commit_group;
	.loc	1 77 25                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:77:25
	add.s64 	%rd17, %rd11, 96;
	.loc	1 77 20                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:77:20
	add.s32 	%r50, %r38, 6144;
	// begin inline asm
	cp.async.ca.shared.global [ %r50 + 0 ], [ %rd17 + 0 ], 0x8, %r39;
	// end inline asm
	cp.async.commit_group;
	and.b32  	%r108, %r2, 7;
	and.b32  	%r109, %r2, 15;
	xor.b32  	%r110, %r77, %r4;
	or.b32  	%r111, %r70, %r109;
	shl.b32 	%r112, %r111, 5;
	or.b32  	%r113, %r112, %r110;
	.loc	1 64 26                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:64:26
	add.s32 	%r13, %r102, %r113;
	shl.b32 	%r114, %r3, 1;
	xor.b32  	%r115, %r77, %r114;
	or.b32  	%r116, %r7, %r108;
	or.b32  	%r117, %r116, %r8;
	shl.b32 	%r118, %r117, 5;
	or.b32  	%r14, %r118, %r115;
	or.b32  	%r15, %r14, 1024;
	add.s64 	%rd30, %rd11, 128;
	add.s64 	%rd29, %rd10, 128;
	mov.b32 	%r232, 0;
	mov.b32 	%r231, 3;
	mov.b32 	%r230, -1;
	mov.b64 	%rd31, 0;
	mov.u32 	%r233, %r232;
	mov.u32 	%r234, %r232;
	mov.u32 	%r235, %r232;
	mov.u32 	%r236, %r232;
	mov.u32 	%r237, %r232;
	mov.u32 	%r238, %r232;
	mov.u32 	%r239, %r232;
$L__BB0_1:                              // =>This Inner Loop Header: Depth=1
	setp.lt.u64 	%p1, %rd31, 92;
	add.s32 	%r162, %r230, 1;
	setp.lt.s32 	%p2, %r162, 4;
	selp.b32 	%r230, %r162, 0, %p2;
	.loc	1 72 20                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:72:20
	cp.async.wait_group 6;
	bar.sync 	0;
	shl.b32 	%r163, %r230, 10;
	add.s32 	%r123, %r13, %r163;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r138, %r139, %r140, %r141}, [%r123];
	// end inline asm
	.loc	1 77 20                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:77:20
	shl.b32 	%r164, %r230, 11;
	add.s32 	%r166, %r101, %r164;
	add.s32 	%r126, %r166, %r14;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x2.shared.b16 {%r124, %r125}, [%r126];
	// end inline asm
	add.s32 	%r129, %r166, %r15;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x2.shared.b16 {%r127, %r128}, [%r129];
	// end inline asm
	.loc	1 78 25                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:78:25
	// begin inline asm
	mma.sync.aligned.m16n8k32.row.col.satfinite.s32.s8.s8.s32 { %r232, %r233, %r234, %r235 }, { %r138, %r139, %r140, %r141 }, { %r124, %r125 }, { %r232, %r233, %r234, %r235 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k32.row.col.satfinite.s32.s8.s8.s32 { %r236, %r237, %r238, %r239 }, { %r138, %r139, %r140, %r141 }, { %r127, %r128 }, { %r236, %r237, %r238, %r239 };
	// end inline asm
	.loc	1 64 26                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:64:26
	add.s32 	%r167, %r231, 1;
	setp.lt.s32 	%p3, %r167, 4;
	selp.b32 	%r231, %r167, 0, %p3;
	.loc	1 72 20                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:72:20
	shl.b32 	%r168, %r231, 10;
	bar.sync 	0;
	add.s32 	%r158, %r36, %r168;
	selp.b32 	%r159, 4, 0, %p1;
	// begin inline asm
	cp.async.ca.shared.global [ %r158 + 0 ], [ %rd29 + 0 ], 0x4, %r159;
	// end inline asm
	cp.async.commit_group;
	.loc	1 77 20                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:77:20
	shl.b32 	%r169, %r231, 11;
	add.s32 	%r160, %r38, %r169;
	selp.b32 	%r161, 8, 0, %p1;
	// begin inline asm
	cp.async.ca.shared.global [ %r160 + 0 ], [ %rd30 + 0 ], 0x8, %r161;
	// end inline asm
	cp.async.commit_group;
	.loc	1 64 26                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:64:26
	add.s64 	%rd31, %rd31, 1;
	add.s64 	%rd30, %rd30, 32;
	add.s64 	%rd29, %rd29, 32;
	setp.ne.s64 	%p4, %rd31, 96;
	@%p4 bra 	$L__BB0_1;
// %bb.2:
	.loc	1 52 40                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:52:40
	shl.b32 	%r190, %r3, 2;
	or.b32  	%r191, %r10, %r190;
	.loc	1 52 27                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:52:27
	or.b32  	%r192, %r6, %r191;
	.loc	1 51 40                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:51:40
	bfe.u32 	%r193, %r2, 4, 4;
	.loc	1 51 27                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:51:27
	or.b32  	%r194, %r193, %r1;
	or.b32  	%r195, %r194, 16;
	.loc	1 64 26                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:64:26
	cp.async.wait_group 0;
	bar.sync 	0;
	.loc	1 85 20                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:85:20
	setp.lt.s32 	%p11, %r194, 3600;
	setp.lt.s32 	%p12, %r195, 3600;
	.loc	1 85 34                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:85:34
	setp.lt.s32 	%p13, %r192, 3072;
	.loc	1 85 26                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:85:26
	and.pred  	%p9, %p11, %p13;
	and.pred  	%p10, %p12, %p13;
	.loc	1 88 26                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:88:26
	mad.lo.s32 	%r196, %r194, 3072, %r192;
	.loc	1 88 21                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:88:21
	add.s32 	%r197, %r196, 49152;
	.loc	1 89 25                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:89:25
	mul.wide.s32 	%rd27, %r196, 4;
	add.s64 	%rd25, %rd9, %rd27;
	mul.wide.s32 	%rd28, %r197, 4;
	add.s64 	%rd26, %rd9, %rd28;
	.loc	1 89 67                         // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:89:67
	shl.b32 	%r198, %r2, 1;
	and.b32  	%r199, %r198, 6;
	shl.b32 	%r200, %r2, 4;
	and.b32  	%r201, %r200, 192;
	or.b32  	%r202, %r201, %r199;
	shl.b32 	%r203, %r4, 4;
	or.b32  	%r204, %r202, %r203;
	shl.b32 	%r205, %r5, 3;
	or.b32  	%r206, %r204, %r205;
	or.b32  	%r207, %r8, %r7;
	or.b32  	%r208, %r207, %r206;
	and.b32  	%r209, %r9, 1020;
	shr.u32 	%r210, %r206, 2;
	and.b32  	%r211, %r210, 508;
	add.s32 	%r213, %r101, %r211;
	shl.b32 	%r214, %r208, 2;
	add.s32 	%r170, %r213, %r214;
	mov.pred 	%p5, -1;
	// begin inline asm
	@%p5 st.shared.v2.b32 [ %r170 + 0 ], { %r232, %r233 };
	// end inline asm
	or.b32  	%r215, %r206, 512;
	shr.u32 	%r216, %r215, 2;
	and.b32  	%r217, %r216, 496;
	add.s32 	%r218, %r101, %r217;
	add.s32 	%r219, %r218, %r214;
	add.s32 	%r173, %r219, 2048;
	// begin inline asm
	@%p5 st.shared.v2.b32 [ %r173 + 0 ], { %r234, %r235 };
	// end inline asm
	add.s32 	%r176, %r170, 128;
	// begin inline asm
	@%p5 st.shared.v2.b32 [ %r176 + 0 ], { %r236, %r237 };
	// end inline asm
	add.s32 	%r179, %r219, 2176;
	// begin inline asm
	@%p5 st.shared.v2.b32 [ %r179 + 0 ], { %r238, %r239 };
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r220, %r9, 2;
	and.b32  	%r221, %r220, 240;
	add.s32 	%r222, %r101, %r221;
	shl.b32 	%r223, %r209, 2;
	add.s32 	%r224, %r222, %r223;
	or.b32  	%r225, %r209, 1024;
	shr.u32 	%r226, %r225, 2;
	and.b32  	%r227, %r226, 496;
	add.s32 	%r228, %r101, %r227;
	add.s32 	%r229, %r228, %r223;
	ld.shared.v4.u32 	{%r186, %r187, %r188, %r189}, [%r229+4096];
	ld.shared.v4.u32 	{%r182, %r183, %r184, %r185}, [%r224];
	// begin inline asm
	@%p9 st.global.v4.b32 [ %rd25 + 0 ], { %r182, %r183, %r184, %r185 };
	// end inline asm
	// begin inline asm
	@%p10 st.global.v4.b32 [ %rd26 + 0 ], { %r186, %r187, %r188, %r189 };
	// end inline asm
	.loc	1 89 4                          // cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py:89:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "/tmp/torchinductor_root/pn/cpnrr3rxm7qpczchcgjv5v3rcibvs4ra7nl4wlc7pzbfsdpzual4.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 104                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x61 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 112
.b8 110
.b8 114
.b8 114
.b8 51
.b8 114
.b8 120
.b8 109
.b8 55
.b8 113
.b8 112
.b8 99
.b8 122
.b8 99
.b8 104
.b8 99
.b8 103
.b8 106
.b8 118
.b8 53
.b8 118
.b8 51
.b8 114
.b8 99
.b8 105
.b8 98
.b8 118
.b8 115
.b8 52
.b8 114
.b8 97
.b8 55
.b8 110
.b8 108
.b8 52
.b8 119
.b8 108
.b8 99
.b8 55
.b8 112
.b8 122
.b8 98
.b8 102
.b8 115
.b8 100
.b8 112
.b8 122
.b8 117
.b8 97
.b8 108
.b8 52
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 47                                  // DW_AT_comp_dir
.b8 116
.b8 109
.b8 112
.b8 47
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 105
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 114
.b8 111
.b8 111
.b8 116
.b8 47
.b8 112
.b8 110
.b8 0
	}
	.section	.debug_macinfo	{	}
