$comment
	File created using the following command:
		vcd file EncoderDemo.msim.vcd -direction
$end
$date
	Thu Dec 16 00:18:56 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module encoderdemo_vhd_vec_tst $end
$var wire 1 ! EL $end
$var wire 1 " InPort_0 $end
$var wire 1 # InPort_1 $end
$var wire 1 $ InPort_2 $end
$var wire 1 % InPort_3 $end
$var wire 1 & InPort_4 $end
$var wire 1 ' InPort_5 $end
$var wire 1 ( InPort_6 $end
$var wire 1 ) InPort_7 $end
$var wire 1 * OutPort_0 $end
$var wire 1 + OutPort_1 $end
$var wire 1 , OutPort_2 $end
$var wire 1 - pin_name1 $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var wire 1 1 devoe $end
$var wire 1 2 devclrn $end
$var wire 1 3 devpor $end
$var wire 1 4 ww_devoe $end
$var wire 1 5 ww_devclrn $end
$var wire 1 6 ww_devpor $end
$var wire 1 7 ww_pin_name1 $end
$var wire 1 8 ww_EL $end
$var wire 1 9 ww_InPort_0 $end
$var wire 1 : ww_InPort_1 $end
$var wire 1 ; ww_InPort_2 $end
$var wire 1 < ww_InPort_3 $end
$var wire 1 = ww_InPort_4 $end
$var wire 1 > ww_InPort_5 $end
$var wire 1 ? ww_InPort_6 $end
$var wire 1 @ ww_InPort_7 $end
$var wire 1 A ww_OutPort_0 $end
$var wire 1 B ww_OutPort_1 $end
$var wire 1 C ww_OutPort_2 $end
$var wire 1 D \pin_name1~output_o\ $end
$var wire 1 E \OutPort_0~output_o\ $end
$var wire 1 F \OutPort_1~output_o\ $end
$var wire 1 G \OutPort_2~output_o\ $end
$var wire 1 H \InPort_1~input_o\ $end
$var wire 1 I \InPort_3~input_o\ $end
$var wire 1 J \InPort_5~input_o\ $end
$var wire 1 K \InPort_7~input_o\ $end
$var wire 1 L \inst|inst4~0_combout\ $end
$var wire 1 M \InPort_0~input_o\ $end
$var wire 1 N \InPort_2~input_o\ $end
$var wire 1 O \InPort_4~input_o\ $end
$var wire 1 P \InPort_6~input_o\ $end
$var wire 1 Q \inst|inst5~0_combout\ $end
$var wire 1 R \EL~input_o\ $end
$var wire 1 S \inst|inst6~combout\ $end
$var wire 1 T \inst|inst~0_combout\ $end
$var wire 1 U \inst|inst3~0_combout\ $end
$var wire 1 V \inst|ALT_INV_inst6~combout\ $end
$var wire 1 W \inst|ALT_INV_inst5~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
1-
0.
1/
x0
11
12
13
14
15
16
17
18
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
1D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
1Q
1R
0S
0T
0U
1V
0W
$end
#40000
0!
08
0R
#80000
1"
19
1M
0Q
1T
1U
1W
1S
0V
1F
1E
1G
1B
1A
1C
1+
1*
0D
1,
07
0-
#120000
0"
1#
09
1:
1H
0M
1Q
1L
0W
0G
0C
0,
#160000
1"
19
1M
0Q
1W
1G
1C
1,
#200000
0"
0#
1$
09
0:
1;
1N
0H
0M
0L
0U
0F
0B
0+
#240000
1"
19
1M
1U
1F
1B
1+
#280000
0"
1#
09
1:
1H
0M
1L
#320000
1"
19
1M
#360000
0"
0#
0$
1%
09
0:
0;
1<
1I
0N
0H
0M
0U
1Q
0W
0F
0G
0B
0C
0+
0,
#400000
1"
19
1M
0Q
1U
1W
1F
1G
1B
1C
1+
1,
#440000
0"
1#
09
1:
1H
0M
1Q
0W
0G
0C
0,
#480000
1"
19
1M
0Q
1W
1G
1C
1,
#520000
0"
0#
1$
09
0:
1;
1N
0H
0M
0U
0F
0B
0+
#560000
1"
0$
19
0;
0N
1M
1U
1F
1B
1+
#600000
0"
1$
1#
09
1;
1:
1H
1N
0M
#640000
1"
19
1M
#680000
0"
0$
0#
0%
09
0;
0:
0<
0I
0H
0N
0M
1Q
0U
0L
0T
0W
0S
1V
0E
0F
0G
0A
0B
0C
0*
0+
1D
0,
17
1-
#1000000
