# Part 1 for School Project on Building a SingleCycle CPU for MIPS (ISA: ChARIS)

# Modules Schema

```
project
|
+---- Modules
|       └─── Control
|       |       |   Control.vhd
|       |
|       └─── DataPath
|               |   Datapath.vhd
|
```
