/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.36
Hash     : 7f61936
Date     : Apr 17 2024
Type     : Engineering
Log Time   : Wed Apr 17 11:54:46 2024 GMT

[ 16:54:46 ] Analysis has started
[ 16:54:46 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/FIFO36K_synch_primitive_inst/run_1/synth_1_1/analysis/FIFO36K_synch_primitive_inst_analyzer.cmd
[ 16:54:47 ] Duration: 201 ms. Max utilization: 43 MB
[ 16:54:47 ] Synthesize has started
[ 16:54:47 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/yosys -s FIFO36K_synch_primitive_inst.ys -l FIFO36K_synch_primitive_inst_synth.log
[ 16:54:48 ] Duration: 935 ms. Max utilization: 57 MB
[ 16:54:48 ] Packing has started
[ 16:54:48 ] Analysis has started
[ 16:54:48 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/FIFO36K_synch_primitive_inst/run_1/synth_1_1/synthesis/fabric_FIFO36K_synch_primitive_inst_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/FIFO36K_synch_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/fabric_FIFO36K_synch_primitive_inst_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report FIFO36K_synch_primitive_inst_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top FIFO36K_synch_primitive_inst --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/FIFO36K_synch_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/fabric_FIFO36K_synch_primitive_inst_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/FIFO36K_synch_primitive_inst/run_1/synth_1_1/impl_1_1_1/placement/fabric_FIFO36K_synch_primitive_inst_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2719/FIFO36K_synch_primitive_inst/FIFO36K_synch_primitive_inst/run_1/synth_1_1/impl_1_1_1/routing/fabric_FIFO36K_synch_primitive_inst_post_synth.route --pack
[ 16:54:48 ] Duration: 155 ms. Max utilization: 220 MB
