git clone --depth 1 --no-tags https://github.com/nisargshah95/Comp-Arch-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46507714
git clone --depth 1 --no-tags https://github.com/Freshield/LEARNING_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46592311
git clone --depth 1 --no-tags https://github.com/Vishrantt/IITB_Risc_multi_cycle_git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46620635
git clone --depth 1 --no-tags https://github.com/open-design/max10_hdmi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42018975
git clone --depth 1 --no-tags https://github.com/xiangyuzhang/LabB_midi_sampler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40367815
git clone --depth 1 --no-tags https://github.com/bastianschweinsteiger/pipelined-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42571777
git clone --depth 1 --no-tags https://github.com/omvr/IProyectoLabDigitalesIIS2015-TEC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40686132
git clone --depth 1 --no-tags https://github.com/meggers/ece554.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42138236
git clone --depth 1 --no-tags https://github.com/robozu93/Proyecto_Corto_I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42146191
git clone --depth 1 --no-tags https://github.com/yupferris/hello-everyweeks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45365961
git clone --depth 1 --no-tags https://github.com/mirokuratczyk/frogger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47230625
git clone --depth 1 --no-tags https://github.com/nshlapo/CompArchFinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47287379
git clone --depth 1 --no-tags https://github.com/eugenelet/ARCfpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47017033
git clone --depth 1 --no-tags https://github.com/stubbs28/cs3220_project4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46898687
git clone --depth 1 --no-tags https://github.com/TJFS/Lab-5-Simon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46779084
git clone --depth 1 --no-tags https://github.com/mhoangy/processor_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46804359
git clone --depth 1 --no-tags https://github.com/wyu0725/DAQ_CARD_SRAM-Ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46485691
git clone --depth 1 --no-tags https://github.com/JKN0/deep-protoboard-debouncer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46177124
git clone --depth 1 --no-tags https://github.com/amlannayak/rsa_578.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45635553
git clone --depth 1 --no-tags https://github.com/sockol/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46182330
git clone --depth 1 --no-tags https://github.com/zjuzpz/Design-of-VLSI-Circuits-and-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46210595
git clone --depth 1 --no-tags https://github.com/ChrisKenyon/Single-Cycle-MIPS-Datapath-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47430907
git clone --depth 1 --no-tags https://github.com/yzh162/Digital-Design-Using-FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46387116
git clone --depth 1 --no-tags https://github.com/esteariaslopez/IproyectoCorto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41428741
git clone --depth 1 --no-tags https://github.com/iancanada/FPGAStateMachineOneAlways.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42069615
git clone --depth 1 --no-tags https://github.com/sanchet2/Space-Crusaders-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44682776
git clone --depth 1 --no-tags https://github.com/vemulpt2/NES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45517693
git clone --depth 1 --no-tags https://github.com/wallge/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45506647
git clone --depth 1 --no-tags https://github.com/3bb/hamming_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45543048
git clone --depth 1 --no-tags https://github.com/mon95/4-byte-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44479566
git clone --depth 1 --no-tags https://github.com/jadelsbach/rca110.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39966738
git clone --depth 1 --no-tags https://github.com/sujyao/two-switch-mode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39922046
git clone --depth 1 --no-tags https://github.com/lasur2/Trial-Verilog-HDL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40204774
git clone --depth 1 --no-tags https://github.com/MAK0HUB/flash_prog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39501229
git clone --depth 1 --no-tags https://github.com/xshangyong/ps2_model_recieving.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39571669
git clone --depth 1 --no-tags https://github.com/ErnestoARC/XILINX_Spartan3AN-StarterKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39745997
git clone --depth 1 --no-tags https://github.com/hosoe/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40108824
git clone --depth 1 --no-tags https://github.com/xiangyuzhang/MINIsampler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39982089
git clone --depth 1 --no-tags https://github.com/duttondj/DigitalDesignI-P2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39979741
git clone --depth 1 --no-tags https://github.com/duttondj/DigitalDesignI-P3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39979907
git clone --depth 1 --no-tags https://github.com/kevintownsend/ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40624390
git clone --depth 1 --no-tags https://github.com/anands-repo/fenome.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40792104
git clone --depth 1 --no-tags https://github.com/dragutinv/Robotics-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42600576
git clone --depth 1 --no-tags https://github.com/robozu93/Proyecto_Corto_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42146048
git clone --depth 1 --no-tags https://github.com/wyu0725/2MSPS-DAQ_CARD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42585582
git clone --depth 1 --no-tags https://github.com/kailevy/CompArchFA15.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42366033
git clone --depth 1 --no-tags https://github.com/luiskike13/Servo_Proy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45575126
git clone --depth 1 --no-tags https://github.com/Grupo8ITCR2015/Ecualizador-de-Audio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44233927
git clone --depth 1 --no-tags https://github.com/jeremysalwen/combinatorial_aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44389528
git clone --depth 1 --no-tags https://github.com/iamlkj/4-bit-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45635486
git clone --depth 1 --no-tags https://github.com/marcburke/trial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45576660
git clone --depth 1 --no-tags https://github.com/manashmandal/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43693843
git clone --depth 1 --no-tags https://github.com/jose1209/Digitales_Grupo_2_Proyecto_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42959851
git clone --depth 1 --no-tags https://github.com/xiangyuzhang/deob_pro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42953331
git clone --depth 1 --no-tags https://github.com/dschlai2/551-token-based-router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44276288
git clone --depth 1 --no-tags https://github.com/vncentwu/VeRPG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47146185
git clone --depth 1 --no-tags https://github.com/mgohde/MiniMicroII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47037127
git clone --depth 1 --no-tags https://github.com/youaregreathk/CS-M152A-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46846641
git clone --depth 1 --no-tags https://github.com/yuanhaowang/Industrium.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46890818
git clone --depth 1 --no-tags https://github.com/jhorng/ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46720136
git clone --depth 1 --no-tags https://github.com/KorayGocmen/Small-Useful-Verilog-Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46579268
git clone --depth 1 --no-tags https://github.com/jldyer4/csc205prg4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47511499
git clone --depth 1 --no-tags https://github.com/okebz/tempDatabase.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47485222
git clone --depth 1 --no-tags https://github.com/kj22594/EECE-3324-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47430034
git clone --depth 1 --no-tags https://github.com/YuzhongHuang/CompArch-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43788698
git clone --depth 1 --no-tags https://github.com/riverever/verilogTestSuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42434302
git clone --depth 1 --no-tags https://github.com/joshtm00/Verificaci-n-de-Circuitos-Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42061259
git clone --depth 1 --no-tags https://github.com/skalldri/mips-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42414927
git clone --depth 1 --no-tags https://github.com/Tagussan/random-seq-gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42355685
git clone --depth 1 --no-tags https://github.com/MOHAMEDISMAIL10/assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44774876
git clone --depth 1 --no-tags https://github.com/amermelao/mlib_devel_roberto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44822871
git clone --depth 1 --no-tags https://github.com/kirIn0305/divider_const.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/44583577
git clone --depth 1 --no-tags https://github.com/anyuexiu/Verilog_Basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45291722
git clone --depth 1 --no-tags https://github.com/natsutan/nromgen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45079862
git clone --depth 1 --no-tags https://github.com/ray1005/gittest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45166028
git clone --depth 1 --no-tags https://github.com/tnat93/31-x-8-ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43507790
git clone --depth 1 --no-tags https://github.com/phuston/CompArchLab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43720582
git clone --depth 1 --no-tags https://github.com/cloudiwind/Oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46023076
git clone --depth 1 --no-tags https://github.com/J-Holliday/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46016085
git clone --depth 1 --no-tags https://github.com/gjmunozl/Control-de-motores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/45812270
git clone --depth 1 --no-tags https://github.com/nmpandafish6/Verilog-Basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46100050
git clone --depth 1 --no-tags https://github.com/lavrinovu4/hydrangea.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46242731
git clone --depth 1 --no-tags https://github.com/selpmaSedoc/code_samples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46246751
git clone --depth 1 --no-tags https://github.com/KatJHuang/SoloMaster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/46306922
git clone --depth 1 --no-tags https://github.com/open-design/max10_adc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42018844
git clone --depth 1 --no-tags https://github.com/goltango/ArqComp_ej10_TP1_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/41687191
git clone --depth 1 --no-tags https://github.com/HackLinux/MIPSinVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42567312
git clone --depth 1 --no-tags https://github.com/fengyanhua/smartfusion2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42627396
git clone --depth 1 --no-tags https://github.com/fluxtalk/Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42202466
git clone --depth 1 --no-tags https://github.com/tugrulyatagan/RISC-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40050570
git clone --depth 1 --no-tags https://github.com/hwstar/Timestamper-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/43264243
git clone --depth 1 --no-tags https://github.com/HeTpro/Verilog2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/40157501
git clone --depth 1 --no-tags https://github.com/ueokande/async_benchmark_circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/42427860
git clone --depth 1 --no-tags https://github.com/pConst/basic_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47992542
git clone --depth 1 --no-tags https://github.com/mntmn/amiga2000-gfxcard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51669578
git clone --depth 1 --no-tags https://github.com/FPGAwars/apio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51361989
git clone --depth 1 --no-tags https://github.com/FPGAwars/icezum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52031088
git clone --depth 1 --no-tags https://github.com/ridecore/ridecore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54949500
git clone --depth 1 --no-tags https://github.com/FPGAwars/FPGA-peripherals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47573604
git clone --depth 1 --no-tags https://github.com/zhanghai/archexp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54038225
