<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: chips/p9/procedures/xml/error_info/p9_sbe_check_master_stop15_errors.xml $ -->
<!--                                                                        -->
<!-- IBM CONFIDENTIAL                                                       -->
<!--                                                                        -->
<!-- EKB Project                                                            -->
<!--                                                                        -->
<!-- COPYRIGHT 2015,2016                                                    -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- The source code for this program is not published or otherwise         -->
<!-- divested of its trade secrets, irrespective of what has been           -->
<!-- deposited with the U.S. Copyright Office.                              -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<hwpErrors>
  <!-- ******************************************************************** -->
  <hwpError>
    <sbeError/>
    <rc>RC_CHECK_MASTER_STOP15_PENDING</rc>
    <description>
      Procedure: p9_sbe_check_master_stop15
      Indicates the targeted core is in a valid pending entering either a STOP
      11 or STOP1.  This return code would be used by the caller (SBE control
      loop) to determine whether to continue polling for a completed transition.

       Note: STOP 11 and STOP 15 are equivalent for POWER9.
    </description>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <sbeError/>
    <rc>RC_CHECK_MASTER_STOP15_INVALID_REQUEST_LEVEL</rc>
    <description>
      Procedure: p9_sbe_check_master_stop15
      Indicates the requested stop level was invalid..
    </description>
    <ffdc>REQUESTED_LEVEL</ffdc>
  </hwpError>
 <!-- ******************************************************************** -->
  <hwpError>
    <sbeError/>
    <rc>RC_CHECK_MASTER_STOP15_INVALID_ACTUAL_LEVEL</rc>
    <description>
      Procedure: p9_sbe_check_master_stop15
      Indicates the actual stop level was invalid..
    </description>
    <ffdc>ACTUAL_LEVEL</ffdc>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <sbeError/>
    <rc>RC_CHECK_MASTER_STOP15_INVALID_STATE</rc>
    <description>
      Procedure: p9_sbe_check_master_stop15
      Indicates the targeted core is no longer pending entering a STOP state
      but the achieved level is not appropriate.
    </description>
    <ffdc>STOP_HISTORY</ffdc>
  </hwpError>
  <!-- ******************************************************************** -->
</hwpErrors>
