--Intializing Entity, takes raw binary inputs from switches and stores them in a shift register to
--be used in later entities
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_unsigned.all;
		
entity initialize is
	port(clk, begin1, dash, dot, end1 : in std_logic;
		  intial_inputs : out std_logic_vector(3 downto 0));
 end initialize;

 architecture inputs of initialize is
 signal Pholder: std_logic_vector(3 downto 0);
 begin
 --Takes inputs from 4 designated switches and stores inputs in a shift register
 P1: process(clk)
 begin
   if(clk'event and clk='1') then  
	   Pholder(3) <= begin1;Pholder(2) <= dash;Pholder(1) <= dot;Pholder(0) <= end1;
	end if;
--Holding variables for switch inputs
 end process P1;
  --Shift register values are transferred to internal signal (intial_inputs)
 intial_inputs <= Pholder;
 
 end inputs;

