\hypertarget{skl_8hh_source}{}\doxysection{skl.\+hh}
\label{skl_8hh_source}\index{skl.hh@{skl.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#pragma once}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00003 \textcolor{preprocessor}{\#include <intel\_priv.hh>}}
\DoxyCodeLine{00004 \textcolor{keyword}{namespace }optkit::intel::skl\{}
\DoxyCodeLine{00005     \textcolor{keyword}{enum} skl : uint64\_t \{}
\DoxyCodeLine{00006         UNHALTED\_CORE\_CYCLES = 0x3c, \textcolor{comment}{// Count core clock cycles whenever the clock signal on the specific core is running (not halted)}}
\DoxyCodeLine{00007         UNHALTED\_REFERENCE\_CYCLES = 0x0300, \textcolor{comment}{// Unhalted reference cycles}}
\DoxyCodeLine{00008         INSTRUCTION\_RETIRED = 0xc0, \textcolor{comment}{// Number of instructions at retirement}}
\DoxyCodeLine{00009         INSTRUCTIONS\_RETIRED = 0xc0, \textcolor{comment}{// This is an alias for INSTRUCTION\_RETIRED}}
\DoxyCodeLine{00010         BRANCH\_INSTRUCTIONS\_RETIRED = 0xc4, \textcolor{comment}{// Count branch instructions at retirement. Specifically}}
\DoxyCodeLine{00011         MISPREDICTED\_BRANCH\_RETIRED = 0xc5, \textcolor{comment}{// Count mispredicted branch instructions at retirement. Specifically}}
\DoxyCodeLine{00012         BACLEARS = 0xe6, \textcolor{comment}{// Branch re-\/steered}}
\DoxyCodeLine{00013         BACLEARS\_\_MASK\_\_SKL\_BACLEARS\_\_ANY = 0x0100, \textcolor{comment}{// Number of front-\/end re-\/steers due to BPU misprediction}}
\DoxyCodeLine{00014         BR\_INST\_RETIRED = 0xc4, \textcolor{comment}{// Branch instructions retired (Precise Event)}}
\DoxyCodeLine{00015         BR\_INST\_RETIRED\_\_MASK\_\_SKL\_BR\_INST\_RETIRED\_\_CONDITIONAL = 0x100, \textcolor{comment}{// Counts all taken and not taken macro conditional branch instructions}}
\DoxyCodeLine{00016         BR\_INST\_RETIRED\_\_MASK\_\_SKL\_BR\_INST\_RETIRED\_\_COND = 0x100, \textcolor{comment}{// Counts all taken and not taken macro conditional branch instructions}}
\DoxyCodeLine{00017         BR\_INST\_RETIRED\_\_MASK\_\_SKL\_BR\_INST\_RETIRED\_\_NEAR\_CALL = 0x200, \textcolor{comment}{// Counts all macro direct and indirect near calls}}
\DoxyCodeLine{00018         BR\_INST\_RETIRED\_\_MASK\_\_SKL\_BR\_INST\_RETIRED\_\_ALL\_BRANCHES = 0x0, \textcolor{comment}{// Counts all taken and not taken macro branches including far branches (architectural event)}}
\DoxyCodeLine{00019         BR\_INST\_RETIRED\_\_MASK\_\_SKL\_BR\_INST\_RETIRED\_\_NEAR\_RETURN = 0x800, \textcolor{comment}{// Counts the number of near ret instructions retired}}
\DoxyCodeLine{00020         BR\_INST\_RETIRED\_\_MASK\_\_SKL\_BR\_INST\_RETIRED\_\_NOT\_TAKEN = 0x1000, \textcolor{comment}{// Counts all not taken macro branch instructions retired}}
\DoxyCodeLine{00021         BR\_INST\_RETIRED\_\_MASK\_\_SKL\_BR\_INST\_RETIRED\_\_NEAR\_TAKEN = 0x2000, \textcolor{comment}{// Counts the number of near branch taken instructions retired}}
\DoxyCodeLine{00022         BR\_INST\_RETIRED\_\_MASK\_\_SKL\_BR\_INST\_RETIRED\_\_FAR\_BRANCH = 0x4000, \textcolor{comment}{// Counts the number of far branch instructions retired}}
\DoxyCodeLine{00023         BR\_MISP\_RETIRED = 0xc5, \textcolor{comment}{// Mispredicted retired branches (Precise Event)}}
\DoxyCodeLine{00024         BR\_MISP\_RETIRED\_\_MASK\_\_SKL\_BR\_MISP\_RETIRED\_\_CONDITIONAL = 0x100, \textcolor{comment}{// All mispredicted macro conditional branch instructions}}
\DoxyCodeLine{00025         BR\_MISP\_RETIRED\_\_MASK\_\_SKL\_BR\_MISP\_RETIRED\_\_COND = 0x100, \textcolor{comment}{// All mispredicted macro conditional branch instructions}}
\DoxyCodeLine{00026         BR\_MISP\_RETIRED\_\_MASK\_\_SKL\_BR\_MISP\_RETIRED\_\_ALL\_BRANCHES = 0x0, \textcolor{comment}{// All mispredicted macro branches (architectural event)}}
\DoxyCodeLine{00027         BR\_MISP\_RETIRED\_\_MASK\_\_SKL\_BR\_MISP\_RETIRED\_\_NEAR\_TAKEN = 0x2000, \textcolor{comment}{// Number of near branch instructions retired that were mispredicted and taken}}
\DoxyCodeLine{00028         BR\_MISP\_RETIRED\_\_MASK\_\_SKL\_BR\_MISP\_RETIRED\_\_NEAR\_CALL = 0x200, \textcolor{comment}{// Counts both taken and not taken retired mispredicted direct and indirect near calls}}
\DoxyCodeLine{00029         BR\_MISP\_RETIRED\_\_MASK\_\_SKL\_BR\_MISP\_RETIRED\_\_RET = 0x0800ull, \textcolor{comment}{// This event counts the number of mispredicted ret instructions retired.}}
\DoxyCodeLine{00030         BR\_MISP\_RETIRED\_\_MASK\_\_SKL\_BR\_MISP\_RETIRED\_\_NEAR\_RETURN = 0x0800ull, \textcolor{comment}{// This event counts the number of mispredicted ret instructions retired.}}
\DoxyCodeLine{00031         BR\_MISP\_EXEC = 0x89, \textcolor{comment}{// Speculative mispredicted branches}}
\DoxyCodeLine{00032         BR\_MISP\_EXEC\_\_MASK\_\_SKL\_BR\_MISP\_EXEC\_\_INDIRECT = 0xe400, \textcolor{comment}{// Speculative mispredicted indirect branches}}
\DoxyCodeLine{00033         BR\_MISP\_EXEC\_\_MASK\_\_SKL\_BR\_MISP\_EXEC\_\_ALL\_BRANCHES = 0xff00, \textcolor{comment}{// Speculative and retired mispredicted macro conditional branches}}
\DoxyCodeLine{00034         CPU\_CLK\_THREAD\_UNHALTED = 0x3c, \textcolor{comment}{// Count core clock cycles whenever the clock signal on the specific core is running (not halted)}}
\DoxyCodeLine{00035         CPU\_CLK\_THREAD\_UNHALTED\_\_MASK\_\_SKL\_CPU\_CLK\_THREAD\_UNHALTED\_\_REF\_XCLK = 0x100, \textcolor{comment}{// Count Xclk pulses (100Mhz) when the core is unhalted}}
\DoxyCodeLine{00036         CPU\_CLK\_THREAD\_UNHALTED\_\_MASK\_\_SKL\_CPU\_CLK\_THREAD\_UNHALTED\_\_REF\_XCLK\_ANY = 0x100 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Count Xclk pulses (100Mhz) when the at least one thread on the physical core is unhalted}}
\DoxyCodeLine{00037         CPU\_CLK\_THREAD\_UNHALTED\_\_MASK\_\_SKL\_CPU\_CLK\_THREAD\_UNHALTED\_\_REF\_P = 0x100, \textcolor{comment}{// Cycles when the core is unhalted (count at 100 Mhz)}}
\DoxyCodeLine{00038         CPU\_CLK\_THREAD\_UNHALTED\_\_MASK\_\_SKL\_CPU\_CLK\_THREAD\_UNHALTED\_\_THREAD\_P = 0x000, \textcolor{comment}{// Cycles when thread is not halted}}
\DoxyCodeLine{00039         CPU\_CLK\_THREAD\_UNHALTED\_\_MASK\_\_SKL\_CPU\_CLK\_THREAD\_UNHALTED\_\_ONE\_THREAD\_ACTIVE = 0x200, \textcolor{comment}{// Counts Xclk (100Mhz) pulses when this thread is unhalted and the other thread is halted}}
\DoxyCodeLine{00040         CPU\_CLK\_THREAD\_UNHALTED\_\_MASK\_\_SKL\_CPU\_CLK\_THREAD\_UNHALTED\_\_RING0\_TRANS = 0x000 | INTEL\_X86\_MOD\_EDGE | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Counts when the current privilege level transitions from ring 1}}
\DoxyCodeLine{00041         CPU\_CLK\_UNHALTED = 0x3c, \textcolor{comment}{// Count core clock cycles whenever the clock signal on the specific core is running (not halted)}}
\DoxyCodeLine{00042         CYCLE\_ACTIVITY = 0xa3, \textcolor{comment}{// Stalled cycles}}
\DoxyCodeLine{00043         CYCLE\_ACTIVITY\_\_MASK\_\_SKL\_CYCLE\_ACTIVITY\_\_CYCLES\_L2\_MISS = 0x0100 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with pending L2 miss demand loads outstanding}}
\DoxyCodeLine{00044         CYCLE\_ACTIVITY\_\_MASK\_\_SKL\_CYCLE\_ACTIVITY\_\_CYCLES\_L2\_PENDING = 0x0100 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with pending L2 miss demand loads outstanding}}
\DoxyCodeLine{00045         CYCLE\_ACTIVITY\_\_MASK\_\_SKL\_CYCLE\_ACTIVITY\_\_CYCLES\_L3\_MISS = 0x0200 | (0x2 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with L3 cache miss demand loads outstanding}}
\DoxyCodeLine{00046         CYCLE\_ACTIVITY\_\_MASK\_\_SKL\_CYCLE\_ACTIVITY\_\_CYCLES\_LDM\_PENDING = 0x0200 | (0x2 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with L3 cache miss demand loads outstanding}}
\DoxyCodeLine{00047         CYCLE\_ACTIVITY\_\_MASK\_\_SKL\_CYCLE\_ACTIVITY\_\_CYCLES\_L1D\_MISS = 0x0800 | (0x8 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with pending L1D load cache misses}}
\DoxyCodeLine{00048         CYCLE\_ACTIVITY\_\_MASK\_\_SKL\_CYCLE\_ACTIVITY\_\_CYCLES\_L1D\_PENDING = 0x0800 | (0x8 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with pending L1D load cache misses}}
\DoxyCodeLine{00049         CYCLE\_ACTIVITY\_\_MASK\_\_SKL\_CYCLE\_ACTIVITY\_\_CYCLES\_MEM\_ANY = 0x1000 | (0x10 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles when memory subsystem has at least one outstanding load}}
\DoxyCodeLine{00050         CYCLE\_ACTIVITY\_\_MASK\_\_SKL\_CYCLE\_ACTIVITY\_\_STALLS\_L1D\_MISS = 0x0c00 | (0xc << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Execution stalls while at least one L1D demand load cache miss is outstanding}}
\DoxyCodeLine{00051         CYCLE\_ACTIVITY\_\_MASK\_\_SKL\_CYCLE\_ACTIVITY\_\_STALLS\_L2\_MISS = 0x0500 | (0x5 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Execution stalls while at least one L2 demand load is outstanding}}
\DoxyCodeLine{00052         CYCLE\_ACTIVITY\_\_MASK\_\_SKL\_CYCLE\_ACTIVITY\_\_STALLS\_L3\_MISS = 0x0600 | (0x6 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Execution stalls while at least one L3 demand load is outstanding}}
\DoxyCodeLine{00053         CYCLE\_ACTIVITY\_\_MASK\_\_SKL\_CYCLE\_ACTIVITY\_\_STALLS\_MEM\_ANY = 0x1400 | (20 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Execution stalls while at least one demand load is outstanding in the memory subsystem}}
\DoxyCodeLine{00054         CYCLE\_ACTIVITY\_\_MASK\_\_SKL\_CYCLE\_ACTIVITY\_\_STALLS\_TOTAL = 0x0400 | (0x4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Total execution stalls in cycles}}
\DoxyCodeLine{00055         DTLB\_LOAD\_MISSES = 0x8, \textcolor{comment}{// Data TLB load misses}}
\DoxyCodeLine{00056         DTLB\_LOAD\_MISSES\_\_MASK\_\_SKL\_DTLB\_LOAD\_MISSES\_\_MISS\_CAUSES\_A\_WALK = 0x100, \textcolor{comment}{// Misses in all DTLB levels that cause page walks}}
\DoxyCodeLine{00057         DTLB\_LOAD\_MISSES\_\_MASK\_\_SKL\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED = 0xe00, \textcolor{comment}{// Number of misses in all TLB levels causing a page walk of any page size that completes}}
\DoxyCodeLine{00058         DTLB\_LOAD\_MISSES\_\_MASK\_\_SKL\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED\_4K = 0x200, \textcolor{comment}{// Number of misses in all TLB levels causing a page walk of 4KB page size that completes}}
\DoxyCodeLine{00059         DTLB\_LOAD\_MISSES\_\_MASK\_\_SKL\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED\_2M\_4M = 0x400, \textcolor{comment}{// Number of misses in all TLB levels causing a page walk of 2MB/4MB page size that completes}}
\DoxyCodeLine{00060         DTLB\_LOAD\_MISSES\_\_MASK\_\_SKL\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED\_1G = 0x800, \textcolor{comment}{// Number of misses in all TLB levels causing a page walk of 1GB page size that completes}}
\DoxyCodeLine{00061         DTLB\_LOAD\_MISSES\_\_MASK\_\_SKL\_DTLB\_LOAD\_MISSES\_\_WALK\_ACTIVE = 0x1000 | (0x1 <<  INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with at least one hardware walker active for a load}}
\DoxyCodeLine{00062         DTLB\_LOAD\_MISSES\_\_MASK\_\_SKL\_DTLB\_LOAD\_MISSES\_\_WALK\_DURATION = 0x1000, \textcolor{comment}{// Cycles when hardware page walker is busy with page walks}}
\DoxyCodeLine{00063         DTLB\_LOAD\_MISSES\_\_MASK\_\_SKL\_DTLB\_LOAD\_MISSES\_\_WALK\_PENDING = 0x1000, \textcolor{comment}{// Cycles when hardware page walker is busy with page walks}}
\DoxyCodeLine{00064         DTLB\_LOAD\_MISSES\_\_MASK\_\_SKL\_DTLB\_LOAD\_MISSES\_\_STLB\_HIT = 0x2000, \textcolor{comment}{// Number of cache load STLB hits. No page walk}}
\DoxyCodeLine{00065         DTLB\_STORE\_MISSES = 0x49, \textcolor{comment}{// Data TLB store misses}}
\DoxyCodeLine{00066         DTLB\_STORE\_MISSES\_\_MASK\_\_SKL\_DTLB\_LOAD\_MISSES\_\_MISS\_CAUSES\_A\_WALK = 0x100, \textcolor{comment}{// Misses in all DTLB levels that cause page walks}}
\DoxyCodeLine{00067         DTLB\_STORE\_MISSES\_\_MASK\_\_SKL\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED = 0xe00, \textcolor{comment}{// Number of misses in all TLB levels causing a page walk of any page size that completes}}
\DoxyCodeLine{00068         DTLB\_STORE\_MISSES\_\_MASK\_\_SKL\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED\_4K = 0x200, \textcolor{comment}{// Number of misses in all TLB levels causing a page walk of 4KB page size that completes}}
\DoxyCodeLine{00069         DTLB\_STORE\_MISSES\_\_MASK\_\_SKL\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED\_2M\_4M = 0x400, \textcolor{comment}{// Number of misses in all TLB levels causing a page walk of 2MB/4MB page size that completes}}
\DoxyCodeLine{00070         DTLB\_STORE\_MISSES\_\_MASK\_\_SKL\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED\_1G = 0x800, \textcolor{comment}{// Number of misses in all TLB levels causing a page walk of 1GB page size that completes}}
\DoxyCodeLine{00071         DTLB\_STORE\_MISSES\_\_MASK\_\_SKL\_DTLB\_LOAD\_MISSES\_\_WALK\_ACTIVE = 0x1000 | (0x1 <<  INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with at least one hardware walker active for a load}}
\DoxyCodeLine{00072         DTLB\_STORE\_MISSES\_\_MASK\_\_SKL\_DTLB\_LOAD\_MISSES\_\_WALK\_DURATION = 0x1000, \textcolor{comment}{// Cycles when hardware page walker is busy with page walks}}
\DoxyCodeLine{00073         DTLB\_STORE\_MISSES\_\_MASK\_\_SKL\_DTLB\_LOAD\_MISSES\_\_WALK\_PENDING = 0x1000, \textcolor{comment}{// Cycles when hardware page walker is busy with page walks}}
\DoxyCodeLine{00074         DTLB\_STORE\_MISSES\_\_MASK\_\_SKL\_DTLB\_LOAD\_MISSES\_\_STLB\_HIT = 0x2000, \textcolor{comment}{// Number of cache load STLB hits. No page walk}}
\DoxyCodeLine{00075         FP\_ASSIST = 0xca, \textcolor{comment}{// X87 floating-\/point assists}}
\DoxyCodeLine{00076         FP\_ASSIST\_\_MASK\_\_SKL\_FP\_ASSIST\_\_ANY = 0x1e00 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with any input/output SEE or FP assists}}
\DoxyCodeLine{00077         HLE\_RETIRED = 0xc8, \textcolor{comment}{// HLE execution (Precise Event)}}
\DoxyCodeLine{00078         HLE\_RETIRED\_\_MASK\_\_SKL\_HLE\_RETIRED\_\_START = 0x100, \textcolor{comment}{// Number of times an HLE execution started}}
\DoxyCodeLine{00079         HLE\_RETIRED\_\_MASK\_\_SKL\_HLE\_RETIRED\_\_COMMIT = 0x200, \textcolor{comment}{// Number of times an HLE execution successfully committed}}
\DoxyCodeLine{00080         HLE\_RETIRED\_\_MASK\_\_SKL\_HLE\_RETIRED\_\_ABORTED = 0x400, \textcolor{comment}{// Number of times an HLE execution aborted due to any reasons (multiple categories may count as one) (Precise Event)}}
\DoxyCodeLine{00081         HLE\_RETIRED\_\_MASK\_\_SKL\_HLE\_RETIRED\_\_ABORTED\_MEM = 0x800, \textcolor{comment}{// Number of times an HLE execution aborted due to various memory events}}
\DoxyCodeLine{00082         HLE\_RETIRED\_\_MASK\_\_SKL\_HLE\_RETIRED\_\_ABORTED\_TMR = 0x1000, \textcolor{comment}{// Number of times an HLE execution aborted due to hardware timer expiration}}
\DoxyCodeLine{00083         HLE\_RETIRED\_\_MASK\_\_SKL\_HLE\_RETIRED\_\_ABORTED\_UNFRIENDLY = 0x2000, \textcolor{comment}{// Number of times an HLE execution aborted due to HLE-\/unfriendly instructions and certain events such as AD-\/assists}}
\DoxyCodeLine{00084         HLE\_RETIRED\_\_MASK\_\_SKL\_HLE\_RETIRED\_\_ABORTED\_MEMTYPE = 0x4000, \textcolor{comment}{// Number of times an HLE execution aborted due to incompatible memory type}}
\DoxyCodeLine{00085         HLE\_RETIRED\_\_MASK\_\_SKL\_HLE\_RETIRED\_\_ABORTED\_EVENTS = 0x8000, \textcolor{comment}{// Number of times an HLE execution aborted due to none of the other 4 reasons (e.g.}}
\DoxyCodeLine{00086         ICACHE\_16B = 0x80, \textcolor{comment}{// Instruction Cache}}
\DoxyCodeLine{00087         ICACHE\_16B\_\_MASK\_\_SKL\_ICACHE\_16B\_\_IFDATA\_STALL = 0x400, \textcolor{comment}{// Cycles where a code fetch is stalled due to L1 instruction cache miss}}
\DoxyCodeLine{00088         ICACHE\_64B = 0x83, \textcolor{comment}{// Instruction Cache}}
\DoxyCodeLine{00089         ICACHE\_64B\_\_MASK\_\_SKL\_ICACHE\_64B\_\_IFTAG\_HIT = 0x100, \textcolor{comment}{// Number of instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-\/byte cache-\/line granularity}}
\DoxyCodeLine{00090         ICACHE\_64B\_\_MASK\_\_SKL\_ICACHE\_64B\_\_IFTAG\_MISS = 0x200, \textcolor{comment}{// Number of instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-\/byte cache-\/line granularity}}
\DoxyCodeLine{00091         ICACHE\_64B\_\_MASK\_\_SKL\_ICACHE\_64B\_\_IFTAG\_STALL = 0x400, \textcolor{comment}{// Cycles where a code fetch is stalled due to L1 instruction cache tag miss}}
\DoxyCodeLine{00092         IDQ = 0x79, \textcolor{comment}{// IDQ operations}}
\DoxyCodeLine{00093         IDQ\_\_MASK\_\_SKL\_IDQ\_\_MITE\_UOPS = 0x400, \textcolor{comment}{// Number of uops delivered to Instruction Decode Queue (IDQ) from MITE path}}
\DoxyCodeLine{00094         IDQ\_\_MASK\_\_SKL\_IDQ\_\_DSB\_UOPS = 0x800, \textcolor{comment}{// Number of uops delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path}}
\DoxyCodeLine{00095         IDQ\_\_MASK\_\_SKL\_IDQ\_\_MS\_DSB\_UOPS = 0x1000, \textcolor{comment}{// Uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy}}
\DoxyCodeLine{00096         IDQ\_\_MASK\_\_SKL\_IDQ\_\_MS\_MITE\_UOPS = 0x2000, \textcolor{comment}{// Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy}}
\DoxyCodeLine{00097         IDQ\_\_MASK\_\_SKL\_IDQ\_\_MS\_UOPS = 0x3000, \textcolor{comment}{// Number of Uops were delivered into Instruction Decode Queue (IDQ) from MS}}
\DoxyCodeLine{00098         IDQ\_\_MASK\_\_SKL\_IDQ\_\_MS\_UOPS\_CYCLES = 0x3000 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles that Uops were delivered into Instruction Decode Queue (IDQ) when MS\_Busy}}
\DoxyCodeLine{00099         IDQ\_\_MASK\_\_SKL\_IDQ\_\_MS\_SWITCHES = 0x3000 | INTEL\_X86\_MOD\_EDGE | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer}}
\DoxyCodeLine{00100         IDQ\_\_MASK\_\_SKL\_IDQ\_\_MITE\_UOPS\_CYCLES = 0x400 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path}}
\DoxyCodeLine{00101         IDQ\_\_MASK\_\_SKL\_IDQ\_\_DSB\_UOPS\_CYCLES = 0x800 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path}}
\DoxyCodeLine{00102         IDQ\_\_MASK\_\_SKL\_IDQ\_\_MS\_DSB\_UOPS\_CYCLES = 0x1000 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy}}
\DoxyCodeLine{00103         IDQ\_\_MASK\_\_SKL\_IDQ\_\_MS\_DSB\_OCCUR = 0x1000 | INTEL\_X86\_MOD\_EDGE | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequencer (MS) is busy}}
\DoxyCodeLine{00104         IDQ\_\_MASK\_\_SKL\_IDQ\_\_ALL\_DSB\_CYCLES\_4\_UOPS = 0x1800 | (4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles Decode Stream Buffer (DSB) is delivering 4 Uops}}
\DoxyCodeLine{00105         IDQ\_\_MASK\_\_SKL\_IDQ\_\_ALL\_DSB\_CYCLES\_ANY\_UOPS = 0x1800 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles Decode Stream Buffer (DSB) is delivering any Uop}}
\DoxyCodeLine{00106         IDQ\_\_MASK\_\_SKL\_IDQ\_\_ALL\_MITE\_CYCLES\_4\_UOPS = 0x2400 | (4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles MITE is delivering 4 Uops}}
\DoxyCodeLine{00107         IDQ\_\_MASK\_\_SKL\_IDQ\_\_ALL\_MITE\_CYCLES\_ANY\_UOPS = 0x2400 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles MITE is delivering any Uop}}
\DoxyCodeLine{00108         IDQ\_\_MASK\_\_SKL\_IDQ\_\_ALL\_MITE\_UOPS = 0x3c00, \textcolor{comment}{// Number of uops delivered to Instruction Decode Queue (IDQ) from any path}}
\DoxyCodeLine{00109         IDQ\_UOPS\_NOT\_DELIVERED = 0x9c, \textcolor{comment}{// Uops not delivered}}
\DoxyCodeLine{00110         IDQ\_UOPS\_NOT\_DELIVERED\_\_MASK\_\_SKL\_IDQ\_UOPS\_NOT\_DELIVERED\_\_CORE = 0x100, \textcolor{comment}{// Count number of non-\/delivered uops to Resource Allocation Table (RAT)}}
\DoxyCodeLine{00111         IDQ\_UOPS\_NOT\_DELIVERED\_\_MASK\_\_SKL\_IDQ\_UOPS\_NOT\_DELIVERED\_\_CYCLES\_0\_UOPS\_DELIV\_CORE = 0x100 | (4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of uops not delivered to Resource Allocation Table (RAT) per thread when backend is not stalled}}
\DoxyCodeLine{00112         IDQ\_UOPS\_NOT\_DELIVERED\_\_MASK\_\_SKL\_IDQ\_UOPS\_NOT\_DELIVERED\_\_CYCLES\_FE\_WAS\_OK = 0x100 | INTEL\_X86\_MOD\_INV | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Count cycles front-\/end (FE) delivered 4 uops or Resource Allocation Table (RAT) was stalling front-\/end}}
\DoxyCodeLine{00113         IDQ\_UOPS\_NOT\_DELIVERED\_\_MASK\_\_SKL\_IDQ\_UOPS\_NOT\_DELIVERED\_\_CYCLES\_LE\_1\_UOPS\_DELIV\_CORE = 0x100 | (3 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Count cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend is not stalled}}
\DoxyCodeLine{00114         IDQ\_UOPS\_NOT\_DELIVERED\_\_MASK\_\_SKL\_IDQ\_UOPS\_NOT\_DELIVERED\_\_CYCLES\_LE\_2\_UOPS\_DELIV\_CORE = 0x100 | (2 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Count cycles with less than 2 uops delivered by the front-\/end}}
\DoxyCodeLine{00115         IDQ\_UOPS\_NOT\_DELIVERED\_\_MASK\_\_SKL\_IDQ\_UOPS\_NOT\_DELIVERED\_\_CYCLES\_LE\_3\_UOPS\_DELIV\_CORE = 0x100 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Count cycles with less then 3 uops delivered by the front-\/end}}
\DoxyCodeLine{00116         INST\_RETIRED = 0xc0, \textcolor{comment}{// Number of instructions retired (Precise Event)}}
\DoxyCodeLine{00117         INST\_RETIRED\_\_MASK\_\_SKL\_INST\_RETIRED\_\_ANY\_P = 0x000, \textcolor{comment}{// Number of instructions retired. General Counter -\/ architectural event}}
\DoxyCodeLine{00118         INST\_RETIRED\_\_MASK\_\_SKL\_INST\_RETIRED\_\_ALL = 0x100, \textcolor{comment}{// Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution (Precise Event)}}
\DoxyCodeLine{00119         INST\_RETIRED\_\_MASK\_\_SKL\_INST\_RETIRED\_\_TOTAL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (10 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles using always true condition}}
\DoxyCodeLine{00120         INST\_RETIRED\_\_MASK\_\_SKL\_INST\_RETIRED\_\_PREC\_DIST = 0x100, \textcolor{comment}{// Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution (Precise event)}}
\DoxyCodeLine{00121         INT\_MISC = 0xd, \textcolor{comment}{// Miscellaneous interruptions}}
\DoxyCodeLine{00122         INT\_MISC\_\_MASK\_\_SKL\_INT\_MISC\_\_RECOVERY\_CYCLES = 0x100, \textcolor{comment}{// Cycles waiting for the checkpoints in Resource Allocation Table (RAT) to be recovered after Nuke due to all other cases except JEClear (e.g. whenever a ucode assist is needed like SSE exception}}
\DoxyCodeLine{00123         INT\_MISC\_\_MASK\_\_SKL\_INT\_MISC\_\_RECOVERY\_CYCLES\_ANY = 0x100 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Core cycles the allocator was stalled due to recovery from earlier clear event for any thread running on the physical core (e.g. misprediction or memory nuke)}}
\DoxyCodeLine{00124         INT\_MISC\_\_MASK\_\_SKL\_INT\_MISC\_\_RECOVERY\_STALLS\_COUNT = 0x100 | INTEL\_X86\_MOD\_EDGE | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of occurrences waiting for Machine Clears}}
\DoxyCodeLine{00125         INT\_MISC\_\_MASK\_\_SKL\_INT\_MISC\_\_CLEAR\_RESTEER\_CYCLES = 0x8000, \textcolor{comment}{// Number of cycles the issue-\/stage is waiting for front-\/end to fetch from resteered path following branch misprediction or machine clear events}}
\DoxyCodeLine{00126         ITLB = 0xae, \textcolor{comment}{// Instruction TLB}}
\DoxyCodeLine{00127         ITLB\_\_MASK\_\_SKL\_ITLB\_\_ITLB\_FLUSH = 0x100, \textcolor{comment}{// Flushing of the Instruction TLB (ITLB) pages independent of page size}}
\DoxyCodeLine{00128         ITLB\_MISSES = 0x85, \textcolor{comment}{// Instruction TLB misses}}
\DoxyCodeLine{00129         ITLB\_MISSES\_\_MASK\_\_SKL\_ITLB\_MISSES\_\_MISS\_CAUSES\_A\_WALK = 0x100, \textcolor{comment}{// Misses in all DTLB levels that cause page walks}}
\DoxyCodeLine{00130         ITLB\_MISSES\_\_MASK\_\_SKL\_ITLB\_MISSES\_\_WALK\_COMPLETED = 0xe00, \textcolor{comment}{// Number of misses in all TLB levels causing a page walk of any page size that completes}}
\DoxyCodeLine{00131         ITLB\_MISSES\_\_MASK\_\_SKL\_ITLB\_MISSES\_\_WALK\_COMPLETED\_4K = 0x200, \textcolor{comment}{// Number of misses in all TLB levels causing a page walk of 4KB page size that completes}}
\DoxyCodeLine{00132         ITLB\_MISSES\_\_MASK\_\_SKL\_ITLB\_MISSES\_\_WALK\_COMPLETED\_2M\_4M = 0x400, \textcolor{comment}{// Number of misses in all TLB levels causing a page walk of 2MB/4MB page size that completes}}
\DoxyCodeLine{00133         ITLB\_MISSES\_\_MASK\_\_SKL\_ITLB\_MISSES\_\_WALK\_COMPLETED\_1G = 0x800, \textcolor{comment}{// Number of misses in all TLB levels causing a page walk of 1GB page size that completes}}
\DoxyCodeLine{00134         ITLB\_MISSES\_\_MASK\_\_SKL\_ITLB\_MISSES\_\_WALK\_DURATION = 0x1000, \textcolor{comment}{// Cycles when PMH is busy with page walks}}
\DoxyCodeLine{00135         ITLB\_MISSES\_\_MASK\_\_SKL\_ITLB\_MISSES\_\_WALK\_PENDING = 0x1000, \textcolor{comment}{// Cycles when PMH is busy with page walks}}
\DoxyCodeLine{00136         ITLB\_MISSES\_\_MASK\_\_SKL\_ITLB\_MISSES\_\_WALK\_ACTIVE = 0x1000 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles when at least one page walker is busy with a page walk request. EPT page walks are excluded}}
\DoxyCodeLine{00137         ITLB\_MISSES\_\_MASK\_\_SKL\_ITLB\_MISSES\_\_STLB\_HIT = 0x2000, \textcolor{comment}{// Number of cache load STLB hits. No page walk}}
\DoxyCodeLine{00138         L1D = 0x51, \textcolor{comment}{// L1D cache}}
\DoxyCodeLine{00139         L1D\_\_MASK\_\_SKL\_L1D\_\_REPLACEMENT = 0x100, \textcolor{comment}{// L1D Data line replacements}}
\DoxyCodeLine{00140         L1D\_PEND\_MISS = 0x48, \textcolor{comment}{// L1D pending misses}}
\DoxyCodeLine{00141         L1D\_PEND\_MISS\_\_MASK\_\_SKL\_L1D\_PEND\_MISS\_\_PENDING = 0x100, \textcolor{comment}{// L1D misses outstanding duration in core cycles}}
\DoxyCodeLine{00142         L1D\_PEND\_MISS\_\_MASK\_\_SKL\_L1D\_PEND\_MISS\_\_FB\_FULL = 0x200, \textcolor{comment}{// Number of times a request needed a fill buffer (FB) entry but there was no entry available for it. That is the FB unavailability was dominant reason for blocking the request. A request includes cacheable/uncacheable demands load}}
\DoxyCodeLine{00143         L1D\_PEND\_MISS\_\_MASK\_\_SKL\_L1D\_PEND\_MISS\_\_PENDING\_CYCLES = 0x100 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with L1D misses outstanding}}
\DoxyCodeLine{00144         L1D\_PEND\_MISS\_\_MASK\_\_SKL\_L1D\_PEND\_MISS\_\_PENDING\_CYCLES\_ANY = 0x100 | (1 << INTEL\_X86\_CMASK\_BIT) | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Cycles with L1D load misses outstanding from any thread}}
\DoxyCodeLine{00145         L1D\_PEND\_MISS\_\_MASK\_\_SKL\_L1D\_PEND\_MISS\_\_OCCURRENCES = 0x100 | INTEL\_X86\_MOD\_EDGE | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number L1D miss outstanding}}
\DoxyCodeLine{00146         L1D\_PEND\_MISS\_\_MASK\_\_SKL\_L1D\_PEND\_MISS\_\_EDGE = 0x100 | INTEL\_X86\_MOD\_EDGE | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number L1D miss outstanding}}
\DoxyCodeLine{00147         L2\_LINES\_IN = 0xf1, \textcolor{comment}{// L2 lines allocated}}
\DoxyCodeLine{00148         L2\_LINES\_IN\_\_MASK\_\_SKL\_L2\_LINES\_IN\_\_ALL = 0x1f00, \textcolor{comment}{// L2 cache lines filling L2}}
\DoxyCodeLine{00149         L2\_LINES\_IN\_\_MASK\_\_SKL\_L2\_LINES\_IN\_\_ANY = 0x1f00, \textcolor{comment}{// L2 cache lines filling L2}}
\DoxyCodeLine{00150         L2\_LINES\_OUT = 0xf2, \textcolor{comment}{// L2 lines evicted}}
\DoxyCodeLine{00151         L2\_LINES\_OUT\_\_MASK\_\_SKL\_L2\_LINES\_OUT\_\_NON\_SILENT = 0x200, \textcolor{comment}{// Counts the number of lines that are evicted by L2 cache when triggered by an L2 cache fill. Those lines can be either in modified state or clean state. Modified lines may either be written back to L3 or directly written to memory and not allocated in L3.  Clean lines may either be allocated in L3 or dropped}}
\DoxyCodeLine{00152         L2\_LINES\_OUT\_\_MASK\_\_SKL\_L2\_LINES\_OUT\_\_USELESS\_HWPREF = 0x400, \textcolor{comment}{// Counts the number of lines that have been hardware prefetched but not used and now evicted by L2 cache}}
\DoxyCodeLine{00153         L2\_LINES\_OUT\_\_MASK\_\_SKL\_L2\_LINES\_OUT\_\_USELESS\_HWPF = 0x400, \textcolor{comment}{// Counts the number of lines that have been hardware prefetched but not used and now evicted by L2 cache}}
\DoxyCodeLine{00154         L2\_LINES\_OUT\_\_MASK\_\_SKL\_L2\_LINES\_OUT\_\_SILENT = 0x100, \textcolor{comment}{// Counts the number of lines that are silently dropped by L2 cache when triggered by an L2 cache fill. These lines are typically in Shared state. This is a per-\/core event.}}
\DoxyCodeLine{00155         L2\_RQSTS = 0x24, \textcolor{comment}{// L2 requests}}
\DoxyCodeLine{00156         L2\_RQSTS\_\_MASK\_\_SKL\_L2\_RQSTS\_\_DEMAND\_DATA\_RD\_MISS = 0x2100, \textcolor{comment}{// Demand Data Read requests that miss L2 cache}}
\DoxyCodeLine{00157         L2\_RQSTS\_\_MASK\_\_SKL\_L2\_RQSTS\_\_DEMAND\_DATA\_RD\_HIT = 0xc100, \textcolor{comment}{// Demand Data Read requests}}
\DoxyCodeLine{00158         L2\_RQSTS\_\_MASK\_\_SKL\_L2\_RQSTS\_\_DEMAND\_RFO\_MISS = 0x2200, \textcolor{comment}{// RFO requests that miss L2 cache}}
\DoxyCodeLine{00159         L2\_RQSTS\_\_MASK\_\_SKL\_L2\_RQSTS\_\_RFO\_MISS = 0x2200, \textcolor{comment}{// RFO requests that miss L2 cache}}
\DoxyCodeLine{00160         L2\_RQSTS\_\_MASK\_\_SKL\_L2\_RQSTS\_\_DEMAND\_RFO\_HIT = 0xc200, \textcolor{comment}{// RFO requests that hit L2 cache}}
\DoxyCodeLine{00161         L2\_RQSTS\_\_MASK\_\_SKL\_L2\_RQSTS\_\_RFO\_HIT = 0x4200, \textcolor{comment}{// RFO requests that hit L2 cache}}
\DoxyCodeLine{00162         L2\_RQSTS\_\_MASK\_\_SKL\_L2\_RQSTS\_\_CODE\_RD\_MISS = 0x2400, \textcolor{comment}{// L2 cache misses when fetching instructions}}
\DoxyCodeLine{00163         L2\_RQSTS\_\_MASK\_\_SKL\_L2\_RQSTS\_\_ALL\_DEMAND\_MISS = 0x2700, \textcolor{comment}{// All demand requests that miss the L2 cache}}
\DoxyCodeLine{00164         L2\_RQSTS\_\_MASK\_\_SKL\_L2\_RQSTS\_\_CODE\_RD\_HIT = 0xc400, \textcolor{comment}{// L2 cache hits when fetching instructions}}
\DoxyCodeLine{00165         L2\_RQSTS\_\_MASK\_\_SKL\_L2\_RQSTS\_\_MISS = 0x3f00, \textcolor{comment}{// All requests that miss the L2 cache}}
\DoxyCodeLine{00166         L2\_RQSTS\_\_MASK\_\_SKL\_L2\_RQSTS\_\_PF\_MISS = 0x3800, \textcolor{comment}{// Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that miss L2 cache}}
\DoxyCodeLine{00167         L2\_RQSTS\_\_MASK\_\_SKL\_L2\_RQSTS\_\_PF\_HIT = 0xd800, \textcolor{comment}{// Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that hit L2 cache}}
\DoxyCodeLine{00168         L2\_RQSTS\_\_MASK\_\_SKL\_L2\_RQSTS\_\_ALL\_DEMAND\_DATA\_RD = 0xe100, \textcolor{comment}{// Any data read request to L2 cache}}
\DoxyCodeLine{00169         L2\_RQSTS\_\_MASK\_\_SKL\_L2\_RQSTS\_\_ALL\_RFO = 0xe200, \textcolor{comment}{// Any data RFO request to L2 cache}}
\DoxyCodeLine{00170         L2\_RQSTS\_\_MASK\_\_SKL\_L2\_RQSTS\_\_ALL\_CODE\_RD = 0xe400, \textcolor{comment}{// Any code read request to L2 cache}}
\DoxyCodeLine{00171         L2\_RQSTS\_\_MASK\_\_SKL\_L2\_RQSTS\_\_ALL\_DEMAND\_REFERENCES = 0xe700, \textcolor{comment}{// All demand requests to L2 cache}}
\DoxyCodeLine{00172         L2\_RQSTS\_\_MASK\_\_SKL\_L2\_RQSTS\_\_ALL\_PF = 0xf800, \textcolor{comment}{// Any L2 HW prefetch request to L2 cache}}
\DoxyCodeLine{00173         L2\_RQSTS\_\_MASK\_\_SKL\_L2\_RQSTS\_\_REFERENCES = 0xff00, \textcolor{comment}{// All requests to L2 cache}}
\DoxyCodeLine{00174         L2\_TRANS = 0xf0, \textcolor{comment}{// L2 transactions}}
\DoxyCodeLine{00175         L2\_TRANS\_\_MASK\_\_SKL\_L2\_TRANS\_\_L2\_WB = 0x4000, \textcolor{comment}{// L2 writebacks that access L2 cache}}
\DoxyCodeLine{00176         LD\_BLOCKS = 0x3, \textcolor{comment}{// Blocking loads}}
\DoxyCodeLine{00177         LD\_BLOCKS\_\_MASK\_\_SKL\_LD\_BLOCKS\_\_STORE\_FORWARD = 0x200, \textcolor{comment}{// Counts the number of loads blocked by overlapping with store buffer entries that cannot be forwarded}}
\DoxyCodeLine{00178         LD\_BLOCKS\_\_MASK\_\_SKL\_LD\_BLOCKS\_\_NO\_SR = 0x800, \textcolor{comment}{// number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use}}
\DoxyCodeLine{00179         LD\_BLOCKS\_PARTIAL = 0x7, \textcolor{comment}{// Partial load blocks}}
\DoxyCodeLine{00180         LD\_BLOCKS\_PARTIAL\_\_MASK\_\_SKL\_LD\_BLOCKS\_PARTIAL\_\_ADDRESS\_ALIAS = 0x100, \textcolor{comment}{// False dependencies in MOB due to partial compare on address}}
\DoxyCodeLine{00181         LOAD\_HIT\_PRE = 0x4c, \textcolor{comment}{// Load dispatches}}
\DoxyCodeLine{00182         LOAD\_HIT\_PRE\_\_MASK\_\_SKL\_LOAD\_HIT\_PRE\_\_SW\_PF = 0x100, \textcolor{comment}{// Demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch}}
\DoxyCodeLine{00183         LOCK\_CYCLES = 0x63, \textcolor{comment}{// Locked cycles in L1D and L2}}
\DoxyCodeLine{00184         LOCK\_CYCLES\_\_MASK\_\_SKL\_LOCK\_CYCLES\_\_CACHE\_LOCK\_DURATION = 0x200, \textcolor{comment}{// cycles that the L1D is locked}}
\DoxyCodeLine{00185         LONGEST\_LAT\_CACHE = 0x2e, \textcolor{comment}{// L3 cache}}
\DoxyCodeLine{00186         LONGEST\_LAT\_CACHE\_\_MASK\_\_SKL\_LONGEST\_LAT\_CACHE\_\_MISS = 0x4100, \textcolor{comment}{// Core-\/originated cacheable demand requests missed LLC -\/ architectural event}}
\DoxyCodeLine{00187         LONGEST\_LAT\_CACHE\_\_MASK\_\_SKL\_LONGEST\_LAT\_CACHE\_\_REFERENCE = 0x4f00, \textcolor{comment}{// Core-\/originated cacheable demand requests that refer to LLC -\/ architectural event}}
\DoxyCodeLine{00188         MACHINE\_CLEARS = 0xc3, \textcolor{comment}{// Machine clear asserted}}
\DoxyCodeLine{00189         MACHINE\_CLEARS\_\_MASK\_\_SKL\_MACHINE\_CLEARS\_\_COUNT = 0x100| (1 << INTEL\_X86\_CMASK\_BIT) | (1 << INTEL\_X86\_EDGE\_BIT), \textcolor{comment}{// Number of machine clears (Nukes) of any type}}
\DoxyCodeLine{00190         MACHINE\_CLEARS\_\_MASK\_\_SKL\_MACHINE\_CLEARS\_\_MEMORY\_ORDERING = 0x200, \textcolor{comment}{// Number of Memory Ordering Machine Clears detected}}
\DoxyCodeLine{00191         MACHINE\_CLEARS\_\_MASK\_\_SKL\_MACHINE\_CLEARS\_\_SMC = 0x400, \textcolor{comment}{// Number of Self-\/modifying code (SMC) Machine Clears detected}}
\DoxyCodeLine{00192         MEM\_LOAD\_L3\_HIT\_RETIRED = 0xd2, \textcolor{comment}{// L3 hit load uops retired (Precise Event)}}
\DoxyCodeLine{00193         MEM\_LOAD\_L3\_HIT\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_HIT\_RETIRED\_\_XSNP\_MISS = 0x100, \textcolor{comment}{// Retired load uops which data sources were L3 hit and cross-\/core snoop missed in on-\/pkg core cache}}
\DoxyCodeLine{00194         MEM\_LOAD\_L3\_HIT\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_HIT\_RETIRED\_\_XSNP\_HIT = 0x200, \textcolor{comment}{// Retired load uops which data sources were L3 and cross-\/core snoop hits in on-\/pkg core cache}}
\DoxyCodeLine{00195         MEM\_LOAD\_L3\_HIT\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_HIT\_RETIRED\_\_XSNP\_HITM = 0x400, \textcolor{comment}{// Load had HitM Response from a core on same socket (shared L3). (Non PEBS}}
\DoxyCodeLine{00196         MEM\_LOAD\_L3\_HIT\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_HIT\_RETIRED\_\_XSNP\_NONE = 0x800, \textcolor{comment}{// Retired load uops which data sources were hits in L3 without snoops required}}
\DoxyCodeLine{00197         MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED = 0xd2, \textcolor{comment}{// L3 hit load uops retired (Precise Event)}}
\DoxyCodeLine{00198         MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_HIT\_RETIRED\_\_XSNP\_MISS = 0x100, \textcolor{comment}{// Retired load uops which data sources were L3 hit and cross-\/core snoop missed in on-\/pkg core cache}}
\DoxyCodeLine{00199         MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_HIT\_RETIRED\_\_XSNP\_HIT = 0x200, \textcolor{comment}{// Retired load uops which data sources were L3 and cross-\/core snoop hits in on-\/pkg core cache}}
\DoxyCodeLine{00200         MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_HIT\_RETIRED\_\_XSNP\_HITM = 0x400, \textcolor{comment}{// Load had HitM Response from a core on same socket (shared L3). (Non PEBS}}
\DoxyCodeLine{00201         MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_HIT\_RETIRED\_\_XSNP\_NONE = 0x800, \textcolor{comment}{// Retired load uops which data sources were hits in L3 without snoops required}}
\DoxyCodeLine{00202         MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED = 0xd2, \textcolor{comment}{// L3 hit load uops retired (Precise Event)}}
\DoxyCodeLine{00203         MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_HIT\_RETIRED\_\_XSNP\_MISS = 0x100, \textcolor{comment}{// Retired load uops which data sources were L3 hit and cross-\/core snoop missed in on-\/pkg core cache}}
\DoxyCodeLine{00204         MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_HIT\_RETIRED\_\_XSNP\_HIT = 0x200, \textcolor{comment}{// Retired load uops which data sources were L3 and cross-\/core snoop hits in on-\/pkg core cache}}
\DoxyCodeLine{00205         MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_HIT\_RETIRED\_\_XSNP\_HITM = 0x400, \textcolor{comment}{// Load had HitM Response from a core on same socket (shared L3). (Non PEBS}}
\DoxyCodeLine{00206         MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_HIT\_RETIRED\_\_XSNP\_NONE = 0x800, \textcolor{comment}{// Retired load uops which data sources were hits in L3 without snoops required}}
\DoxyCodeLine{00207         MEM\_LOAD\_L3\_MISS\_RETIRED = 0xd3, \textcolor{comment}{// L3 miss load uops retired (Precise Event)}}
\DoxyCodeLine{00208         MEM\_LOAD\_L3\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_LOCAL\_DRAM = 0x100, \textcolor{comment}{// Retired load instructions which data sources missed L3 but serviced from local dram}}
\DoxyCodeLine{00209         MEM\_LOAD\_L3\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_DRAM = 0x200, \textcolor{comment}{// Retired load instructions which data sources missed L3 but serviced from remote dram}}
\DoxyCodeLine{00210         MEM\_LOAD\_L3\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_HITM = 0x400, \textcolor{comment}{// Retired load instructions whose data sources was remote HITM}}
\DoxyCodeLine{00211         MEM\_LOAD\_L3\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_FWD = 0x800, \textcolor{comment}{// Retired load instructions whose data sources was forwarded from a remote cache}}
\DoxyCodeLine{00212         MEM\_LOAD\_L3\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_DRAM = 0x200, \textcolor{comment}{// Retired load instructions which data sources missed L3 but serviced from remote dram}}
\DoxyCodeLine{00213         MEM\_LOAD\_L3\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_HITM = 0x400, \textcolor{comment}{// Retired load instructions whose data sources was remote HITM}}
\DoxyCodeLine{00214         MEM\_LOAD\_L3\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_FWD = 0x800, \textcolor{comment}{// Retired load instructions whose data sources was forwarded from a remote cache}}
\DoxyCodeLine{00215         MEM\_LOAD\_L3\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_PMM = 0x1000, \textcolor{comment}{// Retired load instructions with remote persistent memory as the data source which missed all caches}}
\DoxyCodeLine{00216         MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED = 0xd3, \textcolor{comment}{// L3 miss load uops retired (Precise Event)}}
\DoxyCodeLine{00217         MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_LOCAL\_DRAM = 0x100, \textcolor{comment}{// Retired load instructions which data sources missed L3 but serviced from local dram}}
\DoxyCodeLine{00218         MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_DRAM = 0x200, \textcolor{comment}{// Retired load instructions which data sources missed L3 but serviced from remote dram}}
\DoxyCodeLine{00219         MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_HITM = 0x400, \textcolor{comment}{// Retired load instructions whose data sources was remote HITM}}
\DoxyCodeLine{00220         MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_FWD = 0x800, \textcolor{comment}{// Retired load instructions whose data sources was forwarded from a remote cache}}
\DoxyCodeLine{00221         MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_DRAM = 0x200, \textcolor{comment}{// Retired load instructions which data sources missed L3 but serviced from remote dram}}
\DoxyCodeLine{00222         MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_HITM = 0x400, \textcolor{comment}{// Retired load instructions whose data sources was remote HITM}}
\DoxyCodeLine{00223         MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_FWD = 0x800, \textcolor{comment}{// Retired load instructions whose data sources was forwarded from a remote cache}}
\DoxyCodeLine{00224         MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_PMM = 0x1000, \textcolor{comment}{// Retired load instructions with remote persistent memory as the data source which missed all caches}}
\DoxyCodeLine{00225         MEM\_LOAD\_UOPS\_LLC\_MISS\_RETIRED = 0xd3, \textcolor{comment}{// L3 miss load uops retired (Precise Event)}}
\DoxyCodeLine{00226         MEM\_LOAD\_UOPS\_LLC\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_LOCAL\_DRAM = 0x100, \textcolor{comment}{// Retired load instructions which data sources missed L3 but serviced from local dram}}
\DoxyCodeLine{00227         MEM\_LOAD\_UOPS\_LLC\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_DRAM = 0x200, \textcolor{comment}{// Retired load instructions which data sources missed L3 but serviced from remote dram}}
\DoxyCodeLine{00228         MEM\_LOAD\_UOPS\_LLC\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_HITM = 0x400, \textcolor{comment}{// Retired load instructions whose data sources was remote HITM}}
\DoxyCodeLine{00229         MEM\_LOAD\_UOPS\_LLC\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_FWD = 0x800, \textcolor{comment}{// Retired load instructions whose data sources was forwarded from a remote cache}}
\DoxyCodeLine{00230         MEM\_LOAD\_UOPS\_LLC\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_DRAM = 0x200, \textcolor{comment}{// Retired load instructions which data sources missed L3 but serviced from remote dram}}
\DoxyCodeLine{00231         MEM\_LOAD\_UOPS\_LLC\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_HITM = 0x400, \textcolor{comment}{// Retired load instructions whose data sources was remote HITM}}
\DoxyCodeLine{00232         MEM\_LOAD\_UOPS\_LLC\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_FWD = 0x800, \textcolor{comment}{// Retired load instructions whose data sources was forwarded from a remote cache}}
\DoxyCodeLine{00233         MEM\_LOAD\_UOPS\_LLC\_MISS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_L3\_MISS\_RETIRED\_\_REMOTE\_PMM = 0x1000, \textcolor{comment}{// Retired load instructions with remote persistent memory as the data source which missed all caches}}
\DoxyCodeLine{00234         MEM\_LOAD\_RETIRED = 0xd1, \textcolor{comment}{// Retired load uops (Precise Event)}}
\DoxyCodeLine{00235         MEM\_LOAD\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_RETIRED\_\_L1\_HIT = 0x100, \textcolor{comment}{// Retired load uops with L1 cache hits as data source}}
\DoxyCodeLine{00236         MEM\_LOAD\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_RETIRED\_\_L2\_HIT = 0x200, \textcolor{comment}{// Retired load uops with L2 cache hits as data source}}
\DoxyCodeLine{00237         MEM\_LOAD\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_RETIRED\_\_L3\_HIT = 0x400, \textcolor{comment}{// Retired load uops with L3 cache hits as data source}}
\DoxyCodeLine{00238         MEM\_LOAD\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_RETIRED\_\_L1\_MISS = 0x800, \textcolor{comment}{// Retired load uops which missed the L1D}}
\DoxyCodeLine{00239         MEM\_LOAD\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_RETIRED\_\_L2\_MISS = 0x1000, \textcolor{comment}{// Retired load uops which missed the L2. Unknown data source excluded}}
\DoxyCodeLine{00240         MEM\_LOAD\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_RETIRED\_\_L3\_MISS = 0x2000, \textcolor{comment}{// Retired load uops which missed the L3}}
\DoxyCodeLine{00241         MEM\_LOAD\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_RETIRED\_\_HIT\_LFB = 0x4000, \textcolor{comment}{// Retired load uops which missed L1 but hit line fill buffer (LFB)}}
\DoxyCodeLine{00242         MEM\_LOAD\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_RETIRED\_\_FB\_HIT = 0x4000, \textcolor{comment}{// Retired load uops which missed L1 but hit line fill buffer (LFB)}}
\DoxyCodeLine{00243         MEM\_LOAD\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_RETIRED\_\_LOCAL\_PMM = 0x8000, \textcolor{comment}{// Retired load instructions with local persistent memory as the data source where the request missed all the caches}}
\DoxyCodeLine{00244         MEM\_LOAD\_UOPS\_RETIRED = 0xd1, \textcolor{comment}{// Retired load uops (Precise Event)}}
\DoxyCodeLine{00245         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_RETIRED\_\_L1\_HIT = 0x100, \textcolor{comment}{// Retired load uops with L1 cache hits as data source}}
\DoxyCodeLine{00246         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_RETIRED\_\_L2\_HIT = 0x200, \textcolor{comment}{// Retired load uops with L2 cache hits as data source}}
\DoxyCodeLine{00247         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_RETIRED\_\_L3\_HIT = 0x400, \textcolor{comment}{// Retired load uops with L3 cache hits as data source}}
\DoxyCodeLine{00248         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_RETIRED\_\_L1\_MISS = 0x800, \textcolor{comment}{// Retired load uops which missed the L1D}}
\DoxyCodeLine{00249         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_RETIRED\_\_L2\_MISS = 0x1000, \textcolor{comment}{// Retired load uops which missed the L2. Unknown data source excluded}}
\DoxyCodeLine{00250         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_RETIRED\_\_L3\_MISS = 0x2000, \textcolor{comment}{// Retired load uops which missed the L3}}
\DoxyCodeLine{00251         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_RETIRED\_\_HIT\_LFB = 0x4000, \textcolor{comment}{// Retired load uops which missed L1 but hit line fill buffer (LFB)}}
\DoxyCodeLine{00252         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_RETIRED\_\_FB\_HIT = 0x4000, \textcolor{comment}{// Retired load uops which missed L1 but hit line fill buffer (LFB)}}
\DoxyCodeLine{00253         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_RETIRED\_\_LOCAL\_PMM = 0x8000, \textcolor{comment}{// Retired load instructions with local persistent memory as the data source where the request missed all the caches}}
\DoxyCodeLine{00254         MEM\_TRANS\_RETIRED = 0xcd, \textcolor{comment}{// Memory transactions retired (Precise Event)}}
\DoxyCodeLine{00255         MEM\_TRANS\_RETIRED\_\_MASK\_\_SKL\_MEM\_TRANS\_RETIRED\_\_LOAD\_LATENCY = 0x100, \textcolor{comment}{// Memory load instructions retired above programmed clocks}}
\DoxyCodeLine{00256         MEM\_TRANS\_RETIRED\_\_MASK\_\_SKL\_MEM\_TRANS\_RETIRED\_\_LATENCY\_ABOVE\_THRESHOLD = 0x100, \textcolor{comment}{// Memory load instructions retired above programmed clocks}}
\DoxyCodeLine{00257         MEM\_INST\_RETIRED = 0xd0, \textcolor{comment}{// Memory instructions retired (Precise Event)}}
\DoxyCodeLine{00258         MEM\_INST\_RETIRED\_\_MASK\_\_SKL\_MEM\_INST\_RETIRED\_\_STLB\_MISS\_LOADS = 0x1100, \textcolor{comment}{// Load uops with true STLB miss retired to architected path}}
\DoxyCodeLine{00259         MEM\_INST\_RETIRED\_\_MASK\_\_SKL\_MEM\_INST\_RETIRED\_\_STLB\_MISS\_STORES = 0x1200, \textcolor{comment}{// Store uops with true STLB miss retired to architected path}}
\DoxyCodeLine{00260         MEM\_INST\_RETIRED\_\_MASK\_\_SKL\_MEM\_INST\_RETIRED\_\_LOCK\_LOADS = 0x2100, \textcolor{comment}{// Load uops with locked access retired}}
\DoxyCodeLine{00261         MEM\_INST\_RETIRED\_\_MASK\_\_SKL\_MEM\_INST\_RETIRED\_\_SPLIT\_LOADS = 0x4100, \textcolor{comment}{// Line-\/splitted load uops retired}}
\DoxyCodeLine{00262         MEM\_INST\_RETIRED\_\_MASK\_\_SKL\_MEM\_INST\_RETIRED\_\_SPLIT\_STORES = 0x4200, \textcolor{comment}{// Line-\/splitted store uops retired}}
\DoxyCodeLine{00263         MEM\_INST\_RETIRED\_\_MASK\_\_SKL\_MEM\_INST\_RETIRED\_\_ALL\_LOADS = 0x8100, \textcolor{comment}{// All load uops retired}}
\DoxyCodeLine{00264         MEM\_INST\_RETIRED\_\_MASK\_\_SKL\_MEM\_INST\_RETIRED\_\_ALL\_STORES = 0x8200, \textcolor{comment}{// All store uops retired}}
\DoxyCodeLine{00265         MEM\_INST\_RETIRED\_\_MASK\_\_SKL\_MEM\_INST\_RETIRED\_\_ANY = 0x8300, \textcolor{comment}{// All retired memory instructions}}
\DoxyCodeLine{00266         MEM\_UOPS\_RETIRED = 0xd0, \textcolor{comment}{// Memory instructions retired (Precise Event)}}
\DoxyCodeLine{00267         MEM\_UOPS\_RETIRED\_\_MASK\_\_SKL\_MEM\_INST\_RETIRED\_\_STLB\_MISS\_LOADS = 0x1100, \textcolor{comment}{// Load uops with true STLB miss retired to architected path}}
\DoxyCodeLine{00268         MEM\_UOPS\_RETIRED\_\_MASK\_\_SKL\_MEM\_INST\_RETIRED\_\_STLB\_MISS\_STORES = 0x1200, \textcolor{comment}{// Store uops with true STLB miss retired to architected path}}
\DoxyCodeLine{00269         MEM\_UOPS\_RETIRED\_\_MASK\_\_SKL\_MEM\_INST\_RETIRED\_\_LOCK\_LOADS = 0x2100, \textcolor{comment}{// Load uops with locked access retired}}
\DoxyCodeLine{00270         MEM\_UOPS\_RETIRED\_\_MASK\_\_SKL\_MEM\_INST\_RETIRED\_\_SPLIT\_LOADS = 0x4100, \textcolor{comment}{// Line-\/splitted load uops retired}}
\DoxyCodeLine{00271         MEM\_UOPS\_RETIRED\_\_MASK\_\_SKL\_MEM\_INST\_RETIRED\_\_SPLIT\_STORES = 0x4200, \textcolor{comment}{// Line-\/splitted store uops retired}}
\DoxyCodeLine{00272         MEM\_UOPS\_RETIRED\_\_MASK\_\_SKL\_MEM\_INST\_RETIRED\_\_ALL\_LOADS = 0x8100, \textcolor{comment}{// All load uops retired}}
\DoxyCodeLine{00273         MEM\_UOPS\_RETIRED\_\_MASK\_\_SKL\_MEM\_INST\_RETIRED\_\_ALL\_STORES = 0x8200, \textcolor{comment}{// All store uops retired}}
\DoxyCodeLine{00274         MEM\_UOPS\_RETIRED\_\_MASK\_\_SKL\_MEM\_INST\_RETIRED\_\_ANY = 0x8300, \textcolor{comment}{// All retired memory instructions}}
\DoxyCodeLine{00275         MISALIGN\_MEM\_REF = 0x5, \textcolor{comment}{// Misaligned memory references}}
\DoxyCodeLine{00276         MISALIGN\_MEM\_REF\_\_MASK\_\_SKL\_MISALIGN\_MEM\_REF\_\_LOADS = 0x100, \textcolor{comment}{// Speculative cache-\/line split load uops dispatched to the L1D}}
\DoxyCodeLine{00277         MISALIGN\_MEM\_REF\_\_MASK\_\_SKL\_MISALIGN\_MEM\_REF\_\_STORES = 0x200, \textcolor{comment}{// Speculative cache-\/line split store-\/address uops dispatched to L1D}}
\DoxyCodeLine{00278         MOVE\_ELIMINATION = 0x58, \textcolor{comment}{// Move Elimination}}
\DoxyCodeLine{00279         MOVE\_ELIMINATION\_\_MASK\_\_SKL\_MOVE\_ELIMINATION\_\_INT\_ELIMINATED = 0x100, \textcolor{comment}{// Number of integer Move Elimination candidate uops that were eliminated}}
\DoxyCodeLine{00280         MOVE\_ELIMINATION\_\_MASK\_\_SKL\_MOVE\_ELIMINATION\_\_SIMD\_ELIMINATED = 0x200, \textcolor{comment}{// Number of SIMD Move Elimination candidate uops that were eliminated}}
\DoxyCodeLine{00281         MOVE\_ELIMINATION\_\_MASK\_\_SKL\_MOVE\_ELIMINATION\_\_INT\_NOT\_ELIMINATED = 0x400, \textcolor{comment}{// Number of integer Move Elimination candidate uops that were not eliminated}}
\DoxyCodeLine{00282         MOVE\_ELIMINATION\_\_MASK\_\_SKL\_MOVE\_ELIMINATION\_\_SIMD\_NOT\_ELIMINATED = 0x800, \textcolor{comment}{// Number of SIMD Move Elimination candidate uops that were not eliminated}}
\DoxyCodeLine{00283         OFFCORE\_REQUESTS = 0xb0, \textcolor{comment}{// Demand Data Read requests sent to uncore}}
\DoxyCodeLine{00284         OFFCORE\_REQUESTS\_\_MASK\_\_SKL\_OFFCORE\_REQUESTS\_\_DEMAND\_DATA\_RD = 0x100, \textcolor{comment}{// Demand data read requests sent to uncore (use with HT off only)}}
\DoxyCodeLine{00285         OFFCORE\_REQUESTS\_\_MASK\_\_SKL\_OFFCORE\_REQUESTS\_\_DEMAND\_CODE\_RD = 0x200, \textcolor{comment}{// Demand code read requests sent to uncore (use with HT off only)}}
\DoxyCodeLine{00286         OFFCORE\_REQUESTS\_\_MASK\_\_SKL\_OFFCORE\_REQUESTS\_\_DEMAND\_RFO = 0x400, \textcolor{comment}{// Demand RFOs requests sent to uncore (use with HT off only)}}
\DoxyCodeLine{00287         OFFCORE\_REQUESTS\_\_MASK\_\_SKL\_OFFCORE\_REQUESTS\_\_ALL\_DATA\_RD = 0x800, \textcolor{comment}{// Data read requests sent to uncore (use with HT off only)}}
\DoxyCodeLine{00288         OFFCORE\_REQUESTS\_\_MASK\_\_SKL\_OFFCORE\_REQUESTS\_\_ALL\_REQUESTS = 0x8000, \textcolor{comment}{// Number of memory transactions that reached the superqueue (SQ)}}
\DoxyCodeLine{00289         OFFCORE\_REQUESTS\_\_MASK\_\_SKL\_OFFCORE\_REQUESTS\_\_L3\_MISS\_DEMAND\_DATA\_RD = 0x1000, \textcolor{comment}{// Number of demand data read requests which missed the L3 cache}}
\DoxyCodeLine{00290         OTHER\_ASSISTS = 0xc1, \textcolor{comment}{// Software assist}}
\DoxyCodeLine{00291         OTHER\_ASSISTS\_\_MASK\_\_SKL\_OTHER\_ASSISTS\_\_ANY = 0x3f00, \textcolor{comment}{// Number of times a microcode assist is invoked by HW other than FP-\/assist. Examples include AD (page Access Dirty) and AVX* related assists}}
\DoxyCodeLine{00292         RESOURCE\_STALLS = 0xa2, \textcolor{comment}{// Cycles Allocation is stalled due to Resource Related reason}}
\DoxyCodeLine{00293         RESOURCE\_STALLS\_\_MASK\_\_SKL\_RESOURCE\_STALLS\_\_ANY = 0x100, \textcolor{comment}{// Cycles Allocation is stalled due to Resource Related reason}}
\DoxyCodeLine{00294         RESOURCE\_STALLS\_\_MASK\_\_SKL\_RESOURCE\_STALLS\_\_ALL = 0x100, \textcolor{comment}{// Cycles Allocation is stalled due to Resource Related reason}}
\DoxyCodeLine{00295         RESOURCE\_STALLS\_\_MASK\_\_SKL\_RESOURCE\_STALLS\_\_RS = 0x400, \textcolor{comment}{// Stall cycles caused by absence of eligible entries in Reservation Station (RS)}}
\DoxyCodeLine{00296         RESOURCE\_STALLS\_\_MASK\_\_SKL\_RESOURCE\_STALLS\_\_SB = 0x800, \textcolor{comment}{// Cycles Allocator is stalled due to Store Buffer full (not including draining from synch)}}
\DoxyCodeLine{00297         RESOURCE\_STALLS\_\_MASK\_\_SKL\_RESOURCE\_STALLS\_\_ROB = 0x1000, \textcolor{comment}{// ROB full stall cycles}}
\DoxyCodeLine{00298         ROB\_MISC\_EVENTS = 0xcc, \textcolor{comment}{// ROB miscellaneous events}}
\DoxyCodeLine{00299         ROB\_MISC\_EVENTS\_\_MASK\_\_SKL\_ROB\_MISC\_EVENTS\_\_LBR\_INSERTS = 0x2000, \textcolor{comment}{// Count each time an new Last Branch Record (LBR) is inserted}}
\DoxyCodeLine{00300         ROB\_MISC\_EVENTS\_\_MASK\_\_SKL\_ROB\_MISC\_EVENTS\_\_PAUSE\_INST = 0x4000, \textcolor{comment}{// Count number of retired PAUSE instructions (that do not end up with a VMEXIT to the VMM; TSX aborted instructions may be counted). This event is not supported on first SKL and KBL processors}}
\DoxyCodeLine{00301         RS\_EVENTS = 0x5e, \textcolor{comment}{// Reservation Station}}
\DoxyCodeLine{00302         RS\_EVENTS\_\_MASK\_\_SKL\_RS\_EVENTS\_\_EMPTY\_CYCLES = 0x100, \textcolor{comment}{// Cycles the Reservation Station (RS) is empty for this thread}}
\DoxyCodeLine{00303         RS\_EVENTS\_\_MASK\_\_SKL\_RS\_EVENTS\_\_EMPTY\_END = 0x100 | INTEL\_X86\_MOD\_INV |  (1 << INTEL\_X86\_CMASK\_BIT) | INTEL\_X86\_MOD\_EDGE, \textcolor{comment}{// Number of times the reservation station (RS) was empty}}
\DoxyCodeLine{00304         RTM\_RETIRED = 0xc9, \textcolor{comment}{// Restricted Transaction Memory execution (Precise Event)}}
\DoxyCodeLine{00305         RTM\_RETIRED\_\_MASK\_\_SKL\_RTM\_RETIRED\_\_START = 0x100, \textcolor{comment}{// Number of times an RTM execution started}}
\DoxyCodeLine{00306         RTM\_RETIRED\_\_MASK\_\_SKL\_RTM\_RETIRED\_\_COMMIT = 0x200, \textcolor{comment}{// Number of times an RTM execution successfully committed}}
\DoxyCodeLine{00307         RTM\_RETIRED\_\_MASK\_\_SKL\_RTM\_RETIRED\_\_ABORTED = 0x400, \textcolor{comment}{// Number of times an RTM execution aborted due to any reasons (multiple categories may count as one) (Precise Event)}}
\DoxyCodeLine{00308         RTM\_RETIRED\_\_MASK\_\_SKL\_RTM\_RETIRED\_\_ABORTED\_MEM = 0x800, \textcolor{comment}{// Number of times an RTM execution aborted due to various memory events}}
\DoxyCodeLine{00309         RTM\_RETIRED\_\_MASK\_\_SKL\_RTM\_RETIRED\_\_ABORTED\_TMR = 0x1000, \textcolor{comment}{// Number of times an RTM execution aborted due to uncommon conditions}}
\DoxyCodeLine{00310         RTM\_RETIRED\_\_MASK\_\_SKL\_RTM\_RETIRED\_\_ABORTED\_UNFRIENDLY = 0x2000, \textcolor{comment}{// Number of times an RTM execution aborted due to RTM-\/unfriendly instructions}}
\DoxyCodeLine{00311         RTM\_RETIRED\_\_MASK\_\_SKL\_RTM\_RETIRED\_\_ABORTED\_MEMTYPE = 0x4000, \textcolor{comment}{// Number of times an RTM execution aborted due to incompatible memory type}}
\DoxyCodeLine{00312         RTM\_RETIRED\_\_MASK\_\_SKL\_RTM\_RETIRED\_\_ABORTED\_EVENTS = 0x8000, \textcolor{comment}{// Number of times an RTM execution aborted due to none of the other 4 reasons (e.g.}}
\DoxyCodeLine{00313         TLB\_FLUSH = 0xbd, \textcolor{comment}{// TLB flushes}}
\DoxyCodeLine{00314         TLB\_FLUSH\_\_MASK\_\_SKL\_TLB\_FLUSH\_\_DTLB\_THREAD = 0x100, \textcolor{comment}{// Count number of DTLB flushes of thread-\/specific entries}}
\DoxyCodeLine{00315         TLB\_FLUSH\_\_MASK\_\_SKL\_TLB\_FLUSH\_\_STLB\_ANY = 0x2000, \textcolor{comment}{// Count number of any STLB flushes}}
\DoxyCodeLine{00316         UOPS\_EXECUTED = 0xb1, \textcolor{comment}{// Uops executed}}
\DoxyCodeLine{00317         UOPS\_EXECUTED\_\_MASK\_\_SKL\_UOPS\_EXECUTED\_\_THREAD = 0x100, \textcolor{comment}{// Number of uops executed per thread in each cycle}}
\DoxyCodeLine{00318         UOPS\_EXECUTED\_\_MASK\_\_SKL\_UOPS\_EXECUTED\_\_THREAD\_CYCLES\_GE\_1 = 0x100 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles with at least 1 uop is executed per thread}}
\DoxyCodeLine{00319         UOPS\_EXECUTED\_\_MASK\_\_SKL\_UOPS\_EXECUTED\_\_THREAD\_CYCLES\_GE\_2 = 0x100 | (0x2 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles with at least 2 uops are executed per thread}}
\DoxyCodeLine{00320         UOPS\_EXECUTED\_\_MASK\_\_SKL\_UOPS\_EXECUTED\_\_THREAD\_CYCLES\_GE\_3 = 0x100 | (0x3 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles with at least 3 uops are executed per thread}}
\DoxyCodeLine{00321         UOPS\_EXECUTED\_\_MASK\_\_SKL\_UOPS\_EXECUTED\_\_THREAD\_CYCLES\_GE\_4 = 0x100 | (0x4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles with at least 4 uops are executed per thread}}
\DoxyCodeLine{00322         UOPS\_EXECUTED\_\_MASK\_\_SKL\_UOPS\_EXECUTED\_\_CORE = 0x200, \textcolor{comment}{// Number of uops executed from any thread in each cycle}}
\DoxyCodeLine{00323         UOPS\_EXECUTED\_\_MASK\_\_SKL\_UOPS\_EXECUTED\_\_CORE\_CYCLES\_GE\_1 = 0x200 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles with at least 1 uop is executed for any thread}}
\DoxyCodeLine{00324         UOPS\_EXECUTED\_\_MASK\_\_SKL\_UOPS\_EXECUTED\_\_CORE\_CYCLES\_GE\_2 = 0x200 | (0x2 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles with at least 2 uops are executed for any thread}}
\DoxyCodeLine{00325         UOPS\_EXECUTED\_\_MASK\_\_SKL\_UOPS\_EXECUTED\_\_CORE\_CYCLES\_GE\_3 = 0x200 | (0x3 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles with at least 3 uops are executed for any thread}}
\DoxyCodeLine{00326         UOPS\_EXECUTED\_\_MASK\_\_SKL\_UOPS\_EXECUTED\_\_CORE\_CYCLES\_GE\_4 = 0x200 | (0x4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles with at least 4 uops are executed for any thread}}
\DoxyCodeLine{00327         UOPS\_EXECUTED\_\_MASK\_\_SKL\_UOPS\_EXECUTED\_\_STALL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles with no uops executed by thread}}
\DoxyCodeLine{00328         UOPS\_EXECUTED\_\_MASK\_\_SKL\_UOPS\_EXECUTED\_\_CORE\_CYCLES\_NONE = 0x200 | INTEL\_X86\_MOD\_INV | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles with no uops executed from any thread}}
\DoxyCodeLine{00329         UOPS\_EXECUTED\_\_MASK\_\_SKL\_UOPS\_EXECUTED\_\_X87 = 0x1000, \textcolor{comment}{// Number of x87 uops executed per thread}}
\DoxyCodeLine{00330         LSD = 0xa8, \textcolor{comment}{// Loop stream detector}}
\DoxyCodeLine{00331         LSD\_\_MASK\_\_SKL\_LSD\_\_UOPS = 0x100, \textcolor{comment}{// Number of uops delivered by the Loop Stream Detector (LSD)}}
\DoxyCodeLine{00332         LSD\_\_MASK\_\_SKL\_LSD\_\_CYCLES\_4\_UOPS = 0x100| (0x4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles the LSD delivered 4 uops which did not come from the decoder}}
\DoxyCodeLine{00333         LSD\_\_MASK\_\_SKL\_LSD\_\_CYCLES\_ACTIVE = 0x100| (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles the LSD delivered uops which did not come from the decoder}}
\DoxyCodeLine{00334         UOPS\_DISPATCHED\_PORT = 0xa1, \textcolor{comment}{// Uops dispatched to specific ports}}
\DoxyCodeLine{00335         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_0 = 0x100, \textcolor{comment}{// Cycles which a Uop is executed on port 0}}
\DoxyCodeLine{00336         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_1 = 0x200, \textcolor{comment}{// Cycles which a Uop is executed on port 1}}
\DoxyCodeLine{00337         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_2 = 0x400, \textcolor{comment}{// Cycles which a Uop is executed on port 2}}
\DoxyCodeLine{00338         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_3 = 0x800, \textcolor{comment}{// Cycles which a Uop is executed on port 3}}
\DoxyCodeLine{00339         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_4 = 0x1000, \textcolor{comment}{// Cycles which a Uop is executed on port 4}}
\DoxyCodeLine{00340         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_5 = 0x2000, \textcolor{comment}{// Cycles which a Uop is executed on port 5}}
\DoxyCodeLine{00341         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_6 = 0x4000, \textcolor{comment}{// Cycles which a Uop is executed on port 6}}
\DoxyCodeLine{00342         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_7 = 0x8000, \textcolor{comment}{// Cycles which a Uop is executed on port 7}}
\DoxyCodeLine{00343         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_0\_CORE = 0x100 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00344         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_1\_CORE = 0x200 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00345         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_2\_CORE = 0x400 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00346         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_3\_CORE = 0x800 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00347         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_4\_CORE = 0x1000 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00348         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_5\_CORE = 0x2000 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00349         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_6\_CORE = 0x4000 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00350         UOPS\_DISPATCHED\_PORT\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_7\_CORE = 0x8000 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00351         UOPS\_DISPATCHED = 0xa1, \textcolor{comment}{// Uops dispatched to specific ports}}
\DoxyCodeLine{00352         UOPS\_DISPATCHED\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_0 = 0x100, \textcolor{comment}{// Cycles which a Uop is executed on port 0}}
\DoxyCodeLine{00353         UOPS\_DISPATCHED\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_1 = 0x200, \textcolor{comment}{// Cycles which a Uop is executed on port 1}}
\DoxyCodeLine{00354         UOPS\_DISPATCHED\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_2 = 0x400, \textcolor{comment}{// Cycles which a Uop is executed on port 2}}
\DoxyCodeLine{00355         UOPS\_DISPATCHED\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_3 = 0x800, \textcolor{comment}{// Cycles which a Uop is executed on port 3}}
\DoxyCodeLine{00356         UOPS\_DISPATCHED\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_4 = 0x1000, \textcolor{comment}{// Cycles which a Uop is executed on port 4}}
\DoxyCodeLine{00357         UOPS\_DISPATCHED\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_5 = 0x2000, \textcolor{comment}{// Cycles which a Uop is executed on port 5}}
\DoxyCodeLine{00358         UOPS\_DISPATCHED\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_6 = 0x4000, \textcolor{comment}{// Cycles which a Uop is executed on port 6}}
\DoxyCodeLine{00359         UOPS\_DISPATCHED\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_7 = 0x8000, \textcolor{comment}{// Cycles which a Uop is executed on port 7}}
\DoxyCodeLine{00360         UOPS\_DISPATCHED\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_0\_CORE = 0x100 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00361         UOPS\_DISPATCHED\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_1\_CORE = 0x200 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00362         UOPS\_DISPATCHED\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_2\_CORE = 0x400 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00363         UOPS\_DISPATCHED\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_3\_CORE = 0x800 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00364         UOPS\_DISPATCHED\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_4\_CORE = 0x1000 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00365         UOPS\_DISPATCHED\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_5\_CORE = 0x2000 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00366         UOPS\_DISPATCHED\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_6\_CORE = 0x4000 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00367         UOPS\_DISPATCHED\_\_MASK\_\_SKL\_UOPS\_DISPATCHED\_PORT\_\_PORT\_7\_CORE = 0x8000 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00368         UOPS\_ISSUED = 0xe, \textcolor{comment}{// Uops issued}}
\DoxyCodeLine{00369         UOPS\_ISSUED\_\_MASK\_\_SKL\_UOPS\_ISSUED\_\_ANY = 0x100, \textcolor{comment}{// Number of Uops issued by the Resource Allocation Table (RAT) to the Reservation Station (RS)}}
\DoxyCodeLine{00370         UOPS\_ISSUED\_\_MASK\_\_SKL\_UOPS\_ISSUED\_\_ALL = 0x100, \textcolor{comment}{// Number of Uops issued by the Resource Allocation Table (RAT) to the Reservation Station (RS)}}
\DoxyCodeLine{00371         UOPS\_ISSUED\_\_MASK\_\_SKL\_UOPS\_ISSUED\_\_VECTOR\_WIDTH\_MISMATCH = 0x200, \textcolor{comment}{// Number of blend uops issued by the Resource Allocation table (RAT) to the Reservation Station (RS) in order to preserve upper bits of vector registers}}
\DoxyCodeLine{00372         UOPS\_ISSUED\_\_MASK\_\_SKL\_UOPS\_ISSUED\_\_FLAGS\_MERGE = 0x1000, \textcolor{comment}{// Number of flags-\/merge uops being allocated. Such uops adds delay}}
\DoxyCodeLine{00373         UOPS\_ISSUED\_\_MASK\_\_SKL\_UOPS\_ISSUED\_\_SLOW\_LEA = 0x2000, \textcolor{comment}{// Number of slow LEA or similar uops allocated. Such uop has 3 sources regardless if result of LEA instruction or not}}
\DoxyCodeLine{00374         UOPS\_ISSUED\_\_MASK\_\_SKL\_UOPS\_ISSUED\_\_SINGLE\_MUL = 0x4000, \textcolor{comment}{// Number of Multiply packed/scalar single precision uops allocated}}
\DoxyCodeLine{00375         UOPS\_ISSUED\_\_MASK\_\_SKL\_UOPS\_ISSUED\_\_STALL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Counts the number of cycles no uops issued by this thread}}
\DoxyCodeLine{00376         UOPS\_ISSUED\_\_MASK\_\_SKL\_UOPS\_ISSUED\_\_CORE\_STALL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_ANY | INTEL\_X86\_MOD\_INV | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Counts the number of cycles no uops issued on this core}}
\DoxyCodeLine{00377         ARITH = 0x14, \textcolor{comment}{// Arithmetic uop}}
\DoxyCodeLine{00378         ARITH\_\_MASK\_\_SKL\_ARITH\_\_DIVIDER\_ACTIVE = 0x100 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles when divider is busy executing divide or square root operations on integers or floating-\/points}}
\DoxyCodeLine{00379         ARITH\_\_MASK\_\_SKL\_ARITH\_\_FPU\_DIV\_ACTIVE = 0x100 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles when divider is busy executing divide or square root operations on integers or floating-\/points}}
\DoxyCodeLine{00380         UOPS\_RETIRED = 0xc2, \textcolor{comment}{// Uops retired (Precise Event)}}
\DoxyCodeLine{00381         UOPS\_RETIRED\_\_MASK\_\_SKL\_UOPS\_RETIRED\_\_ALL = 0x100, \textcolor{comment}{// All uops that actually retired}}
\DoxyCodeLine{00382         UOPS\_RETIRED\_\_MASK\_\_SKL\_UOPS\_RETIRED\_\_ANY = 0x100, \textcolor{comment}{// All uops that actually retired}}
\DoxyCodeLine{00383         UOPS\_RETIRED\_\_MASK\_\_SKL\_UOPS\_RETIRED\_\_RETIRE\_SLOTS = 0x200, \textcolor{comment}{// number of retirement slots used non PEBS}}
\DoxyCodeLine{00384         UOPS\_RETIRED\_\_MASK\_\_SKL\_UOPS\_RETIRED\_\_STALL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles no executable uops retired (Precise Event)}}
\DoxyCodeLine{00385         UOPS\_RETIRED\_\_MASK\_\_SKL\_UOPS\_RETIRED\_\_TOTAL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (10 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles using always true condition applied to PEBS uops retired event}}
\DoxyCodeLine{00386         UOPS\_RETIRED\_\_MASK\_\_SKL\_UOPS\_RETIRED\_\_CORE\_STALL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles no executable uops retired on core (Precise Event)}}
\DoxyCodeLine{00387         UOPS\_RETIRED\_\_MASK\_\_SKL\_UOPS\_RETIRED\_\_STALL\_OCCURRENCES = 0x100 | INTEL\_X86\_MOD\_INV | INTEL\_X86\_MOD\_EDGE| (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of transitions from stalled to unstalled execution (Precise Event)}}
\DoxyCodeLine{00388         TX\_MEM = 0x54, \textcolor{comment}{// Transactional memory aborts}}
\DoxyCodeLine{00389         TX\_MEM\_\_MASK\_\_SKL\_TX\_MEM\_\_ABORT\_CONFLICT = 0x100, \textcolor{comment}{// Number of times a transactional abort was signaled due to data conflict on a transactionally accessed address}}
\DoxyCodeLine{00390         TX\_MEM\_\_MASK\_\_SKL\_TX\_MEM\_\_ABORT\_CAPACITY = 0x200, \textcolor{comment}{// Number of times a transactional abort was signaled due to data capacity limitation}}
\DoxyCodeLine{00391         TX\_MEM\_\_MASK\_\_SKL\_TX\_MEM\_\_ABORT\_HLE\_STORE\_TO\_ELIDED\_LOCK = 0x400, \textcolor{comment}{// Number of times a HLE transactional execution aborted due to a non xrelease prefixed instruction writing to an elided lock in the elision buffer}}
\DoxyCodeLine{00392         TX\_MEM\_\_MASK\_\_SKL\_TX\_MEM\_\_ABORT\_HLE\_ELISION\_BUFFER\_NOT\_EMPTY = 0x800, \textcolor{comment}{// Number of times a HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-\/zero}}
\DoxyCodeLine{00393         TX\_MEM\_\_MASK\_\_SKL\_TX\_MEM\_\_ABORT\_HLE\_ELISION\_BUFFER\_MISMATCH = 0x1000, \textcolor{comment}{// Number of times a HLE transaction execution aborted due to xrelease lock not satisfying the address and value requirements in the elision buffer}}
\DoxyCodeLine{00394         TX\_MEM\_\_MASK\_\_SKL\_TX\_MEM\_\_ABORT\_HLE\_ELISION\_BUFFER\_UNSUPPORTED\_ALIGNMENT = 0x2000, \textcolor{comment}{// Number of times a HLE transaction execution aborted due to an unsupported read alignment from the elision buffer}}
\DoxyCodeLine{00395         TX\_MEM\_\_MASK\_\_SKL\_TX\_MEM\_\_ABORT\_HLE\_ELISION\_BUFFER\_FULL = 0x4000, \textcolor{comment}{// Number of times a HLE clock could not be elided due to ElisionBufferAvailable being zero}}
\DoxyCodeLine{00396         TX\_EXEC = 0x5d, \textcolor{comment}{// Transactional execution}}
\DoxyCodeLine{00397         TX\_EXEC\_\_MASK\_\_SKL\_TX\_EXEC\_\_MISC1 = 0x100, \textcolor{comment}{// Number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution}}
\DoxyCodeLine{00398         TX\_EXEC\_\_MASK\_\_SKL\_TX\_EXEC\_\_MISC2 = 0x200, \textcolor{comment}{// Number of times a class of instructions that may cause a transactional abort was executed inside a transactional region}}
\DoxyCodeLine{00399         TX\_EXEC\_\_MASK\_\_SKL\_TX\_EXEC\_\_MISC3 = 0x400, \textcolor{comment}{// Number of times an instruction execution caused the supported nest count to be exceeded}}
\DoxyCodeLine{00400         TX\_EXEC\_\_MASK\_\_SKL\_TX\_EXEC\_\_MISC4 = 0x800, \textcolor{comment}{// Number of times an instruction a xbegin instruction was executed inside HLE transactional region}}
\DoxyCodeLine{00401         TX\_EXEC\_\_MASK\_\_SKL\_TX\_EXEC\_\_MISC5 = 0x1000, \textcolor{comment}{// Number of times an instruction with HLE xacquire prefix was executed inside a RTM transactional region}}
\DoxyCodeLine{00402         OFFCORE\_REQUESTS\_OUTSTANDING = 0x60, \textcolor{comment}{// Outstanding offcore requests}}
\DoxyCodeLine{00403         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SKL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_ALL\_DATA\_RD\_CYCLES = 0x800 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with cacheable data read transactions in the superQ (use with HT off only)}}
\DoxyCodeLine{00404         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SKL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_CODE\_RD\_CYCLES = 0x200 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with demand code reads transactions in the superQ (use with HT off only)}}
\DoxyCodeLine{00405         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SKL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_CYCLES\_WITH\_DEMAND\_CODE\_RD = 0x200 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with demand code reads transactions in the superQ (use with HT off only)}}
\DoxyCodeLine{00406         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SKL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_DATA\_RD\_CYCLES = 0x100 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with demand data read transactions in the superQ (use with HT off only)}}
\DoxyCodeLine{00407         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SKL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_CYCLES\_WITH\_DEMAND\_DATA\_RD = 0x100 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with demand data read transactions in the superQ (use with HT off only)}}
\DoxyCodeLine{00408         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SKL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_ALL\_DATA\_RD = 0x800, \textcolor{comment}{// Cacheable data read transactions in the superQ every cycle (use with HT off only)}}
\DoxyCodeLine{00409         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SKL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_CODE\_RD = 0x200, \textcolor{comment}{// Code read transactions in the superQ every cycle (use with HT off only)}}
\DoxyCodeLine{00410         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SKL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_DATA\_RD = 0x100, \textcolor{comment}{// Demand data read transactions in the superQ every cycle (use with HT off only)}}
\DoxyCodeLine{00411         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SKL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_DATA\_RD\_GE\_6 = 0x100 | (6 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with at lesat 6 offcore outstanding demand data read requests in the uncore queue}}
\DoxyCodeLine{00412         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SKL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_RFO = 0x400, \textcolor{comment}{// Outstanding RFO (store) transactions in the superQ every cycle (use with HT off only)}}
\DoxyCodeLine{00413         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SKL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_RFO\_CYCLES = 0x400 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with outstanding RFO (store) transactions in the superQ (use with HT off only)}}
\DoxyCodeLine{00414         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SKL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_CYCLES\_WITH\_DEMAND\_RFO = 0x400 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with outstanding RFO (store) transactions in the superQ (use with HT off only)}}
\DoxyCodeLine{00415         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SKL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_L3\_MISS\_DEMAND\_DATA\_RD = 0x1000, \textcolor{comment}{// Number of offcore outstanding demand data read requests missing the L3 cache every cycle}}
\DoxyCodeLine{00416         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SKL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_L3\_MISS\_DEMAND\_DATA\_RD\_GE\_6 = 0x1000 | (0x6 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles in which at least 6 demand data read requests missing the L3}}
\DoxyCodeLine{00417         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_SKL\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_CYCLES\_WITH\_L3\_MISS\_DEMAND\_DATA\_RD = 0x1000 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with at least 1 Demand Data Read requests who miss L3 cache in the superQ}}
\DoxyCodeLine{00418         ILD\_STALL = 0x87, \textcolor{comment}{// Instruction Length Decoder stalls}}
\DoxyCodeLine{00419         ILD\_STALL\_\_MASK\_\_SKL\_ILD\_STALL\_\_LCP = 0x100, \textcolor{comment}{// Stall caused by changing prefix length of the instruction}}
\DoxyCodeLine{00420         DSB2MITE\_SWITCHES = 0xab, \textcolor{comment}{// Number of DSB to MITE switches}}
\DoxyCodeLine{00421         DSB2MITE\_SWITCHES\_\_MASK\_\_SKL\_DSB2MITE\_SWITCHES\_\_PENALTY\_CYCLES = 0x0200, \textcolor{comment}{// Number of DSB to MITE switch true penalty cycles}}
\DoxyCodeLine{00422         EPT = 0x4f, \textcolor{comment}{// Extended page table}}
\DoxyCodeLine{00423         EPT\_\_MASK\_\_SKL\_EPT\_\_WALK\_DURATION = 0x1000, \textcolor{comment}{// Cycles for an extended page table walk of any type}}
\DoxyCodeLine{00424         EPT\_\_MASK\_\_SKL\_EPT\_\_WALK\_PENDING = 0x1000, \textcolor{comment}{// Cycles for an extended page table walk of any type}}
\DoxyCodeLine{00425         FP\_ARITH = 0xc7, \textcolor{comment}{// Floating-\/point instructions retired}}
\DoxyCodeLine{00426         FP\_ARITH\_\_MASK\_\_SKL\_FP\_ARITH\_\_SCALAR\_DOUBLE = 0x0100, \textcolor{comment}{// Number of scalar double precision floating-\/point arithmetic instructions (multiply by 1 to get flops)}}
\DoxyCodeLine{00427         FP\_ARITH\_\_MASK\_\_SKL\_FP\_ARITH\_\_SCALAR\_SINGLE = 0x0200, \textcolor{comment}{// Number of scalar single precision floating-\/point arithmetic instructions (multiply by 1 to get flops)}}
\DoxyCodeLine{00428         FP\_ARITH\_\_MASK\_\_SKL\_FP\_ARITH\_\_128B\_PACKED\_DOUBLE = 0x0400, \textcolor{comment}{// Number of scalar 128-\/bit packed double precision floating-\/point arithmetic instructions (multiply by 2 to get flops)}}
\DoxyCodeLine{00429         FP\_ARITH\_\_MASK\_\_SKL\_FP\_ARITH\_\_128B\_PACKED\_SINGLE = 0x0800, \textcolor{comment}{// Number of scalar 128-\/bit packed single precision floating-\/point arithmetic instructions (multiply by 4 to get flops)}}
\DoxyCodeLine{00430         FP\_ARITH\_\_MASK\_\_SKL\_FP\_ARITH\_\_256B\_PACKED\_DOUBLE = 0x1000, \textcolor{comment}{// Number of scalar 256-\/bit packed double precision floating-\/point arithmetic instructions (multiply by 4 to get flops)}}
\DoxyCodeLine{00431         FP\_ARITH\_\_MASK\_\_SKL\_FP\_ARITH\_\_256B\_PACKED\_SINGLE = 0x2000, \textcolor{comment}{// Number of scalar 256-\/bit packed single precision floating-\/point arithmetic instructions (multiply by 8 to get flops)}}
\DoxyCodeLine{00432         FP\_ARITH\_\_MASK\_\_SKL\_FP\_ARITH\_\_512B\_PACKED\_DOUBLE = 0x4000, \textcolor{comment}{// Number of scalar 512-\/bit packed double precision floating-\/point arithmetic instructions (multiply by 8 to get flops)}}
\DoxyCodeLine{00433         FP\_ARITH\_\_MASK\_\_SKL\_FP\_ARITH\_\_512B\_PACKED\_SINGLE = 0x8000, \textcolor{comment}{// Number of scalar 512-\/bit packed single precision floating-\/point arithmetic instructions (multiply by 16 to get flops)}}
\DoxyCodeLine{00434         FP\_ARITH\_INST\_RETIRED = 0xc7, \textcolor{comment}{// Floating-\/point instructions retired}}
\DoxyCodeLine{00435         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_SKL\_FP\_ARITH\_\_SCALAR\_DOUBLE = 0x0100, \textcolor{comment}{// Number of scalar double precision floating-\/point arithmetic instructions (multiply by 1 to get flops)}}
\DoxyCodeLine{00436         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_SKL\_FP\_ARITH\_\_SCALAR\_SINGLE = 0x0200, \textcolor{comment}{// Number of scalar single precision floating-\/point arithmetic instructions (multiply by 1 to get flops)}}
\DoxyCodeLine{00437         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_SKL\_FP\_ARITH\_\_128B\_PACKED\_DOUBLE = 0x0400, \textcolor{comment}{// Number of scalar 128-\/bit packed double precision floating-\/point arithmetic instructions (multiply by 2 to get flops)}}
\DoxyCodeLine{00438         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_SKL\_FP\_ARITH\_\_128B\_PACKED\_SINGLE = 0x0800, \textcolor{comment}{// Number of scalar 128-\/bit packed single precision floating-\/point arithmetic instructions (multiply by 4 to get flops)}}
\DoxyCodeLine{00439         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_SKL\_FP\_ARITH\_\_256B\_PACKED\_DOUBLE = 0x1000, \textcolor{comment}{// Number of scalar 256-\/bit packed double precision floating-\/point arithmetic instructions (multiply by 4 to get flops)}}
\DoxyCodeLine{00440         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_SKL\_FP\_ARITH\_\_256B\_PACKED\_SINGLE = 0x2000, \textcolor{comment}{// Number of scalar 256-\/bit packed single precision floating-\/point arithmetic instructions (multiply by 8 to get flops)}}
\DoxyCodeLine{00441         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_SKL\_FP\_ARITH\_\_512B\_PACKED\_DOUBLE = 0x4000, \textcolor{comment}{// Number of scalar 512-\/bit packed double precision floating-\/point arithmetic instructions (multiply by 8 to get flops)}}
\DoxyCodeLine{00442         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_SKL\_FP\_ARITH\_\_512B\_PACKED\_SINGLE = 0x8000, \textcolor{comment}{// Number of scalar 512-\/bit packed single precision floating-\/point arithmetic instructions (multiply by 16 to get flops)}}
\DoxyCodeLine{00443         EXE\_ACTIVITY = 0xa6, \textcolor{comment}{// Execution activity}}
\DoxyCodeLine{00444         EXE\_ACTIVITY\_\_MASK\_\_SKL\_EXE\_ACTIVITY\_\_1\_PORTS\_UTIL = 0x0200, \textcolor{comment}{// Cycles with 1 uop executing across all ports and Reservation Station is not empty}}
\DoxyCodeLine{00445         EXE\_ACTIVITY\_\_MASK\_\_SKL\_EXE\_ACTIVITY\_\_2\_PORTS\_UTIL = 0x0400, \textcolor{comment}{// Cycles with 2 uops executing across all ports and Reservation Station is not empty}}
\DoxyCodeLine{00446         EXE\_ACTIVITY\_\_MASK\_\_SKL\_EXE\_ACTIVITY\_\_3\_PORTS\_UTIL = 0x0800, \textcolor{comment}{// Cycles with 3 uops executing across all ports and Reservation Station is not empty}}
\DoxyCodeLine{00447         EXE\_ACTIVITY\_\_MASK\_\_SKL\_EXE\_ACTIVITY\_\_4\_PORTS\_UTIL = 0x1000, \textcolor{comment}{// Cycles with 4 uops executing across all ports and Reservation Station is not empty}}
\DoxyCodeLine{00448         EXE\_ACTIVITY\_\_MASK\_\_SKL\_EXE\_ACTIVITY\_\_BOUND\_ON\_STORES = 0x4000, \textcolor{comment}{// Cycles where the store buffer is full and no outstanding load}}
\DoxyCodeLine{00449         EXE\_ACTIVITY\_\_MASK\_\_SKL\_EXE\_ACTIVITY\_\_EXE\_BOUND\_0\_PORTS = 0x0100, \textcolor{comment}{// Cycles where no uop is executed and the Reservation Station was not empty}}
\DoxyCodeLine{00450         FRONTEND\_RETIRED = 0x1c6, \textcolor{comment}{// Precise Front-\/End activity}}
\DoxyCodeLine{00451         FRONTEND\_RETIRED\_\_MASK\_\_SKL\_FRONTEND\_RETIRED\_\_DSB\_MISS = 0x11 << 8, \textcolor{comment}{// Retired instructions experiencing a critical decode stream buffer (DSB) miss. A critical DSB miss can cause stalls in the backend}}
\DoxyCodeLine{00452         FRONTEND\_RETIRED\_\_MASK\_\_SKL\_FRONTEND\_RETIRED\_\_ANY\_DSB\_MISS = 0x1 << 8, \textcolor{comment}{// Retired Instructions experiencing a decode stream buffer (DSB) miss.}}
\DoxyCodeLine{00453         FRONTEND\_RETIRED\_\_MASK\_\_SKL\_FRONTEND\_RETIRED\_\_ITLB\_MISS = 0x14 << 8, \textcolor{comment}{// Retired instructions experiencing ITLB true miss}}
\DoxyCodeLine{00454         FRONTEND\_RETIRED\_\_MASK\_\_SKL\_FRONTEND\_RETIRED\_\_L1I\_MISS = 0x12 << 8, \textcolor{comment}{// Retired instructions experiencing L1I cache true miss}}
\DoxyCodeLine{00455         FRONTEND\_RETIRED\_\_MASK\_\_SKL\_FRONTEND\_RETIRED\_\_L2\_MISS = 0x13 << 8, \textcolor{comment}{// Retired instructions experiencing instruction L2 cache true miss}}
\DoxyCodeLine{00456         FRONTEND\_RETIRED\_\_MASK\_\_SKL\_FRONTEND\_RETIRED\_\_STLB\_MISS = 0x15 << 8, \textcolor{comment}{// Retired instructions experiencing STLB (2nd level TLB) true miss}}
\DoxyCodeLine{00457         FRONTEND\_RETIRED\_\_MASK\_\_SKL\_FRONTEND\_RETIRED\_\_IDQ\_4\_BUBBLES = (4 << 20 | 0x6) << 8, \textcolor{comment}{// Retired instructions after an interval where the front-\/end did not deliver any uops (4 bubbles) for a period determined by the fe\_thres modifier and which was not interrupted by a back-\/end stall}}
\DoxyCodeLine{00458         FRONTEND\_RETIRED\_\_MASK\_\_SKL\_FRONTEND\_RETIRED\_\_IDQ\_3\_BUBBLES = (3 << 20 | 0x6) << 8, \textcolor{comment}{// Counts instructions retired after an interval where the front-\/end did not deliver more than 1 uop (3 bubbles) for a period determined by the fe\_thres modifier and which was not interrupted by a back-\/end stall}}
\DoxyCodeLine{00459         FRONTEND\_RETIRED\_\_MASK\_\_SKL\_FRONTEND\_RETIRED\_\_IDQ\_2\_BUBBLES = (2 << 20 | 0x6) << 8, \textcolor{comment}{// Counts instructions retired after an interval where the front-\/end did not deliver more than 2 uops (2 bubbles) for a period determined by the fe\_thres modifier and which was not interrupted by a back-\/end stall}}
\DoxyCodeLine{00460         FRONTEND\_RETIRED\_\_MASK\_\_SKL\_FRONTEND\_RETIRED\_\_IDQ\_1\_BUBBLE = (1 << 20 | 0x6) << 8, \textcolor{comment}{// Counts instructions retired after an interval where the front-\/end did not deliver more than 3 uops (1 bubble) for a period determined by the fe\_thres modifier and which was not interrupted by a back-\/end stall}}
\DoxyCodeLine{00461         HW\_INTERRUPTS = 0xcb, \textcolor{comment}{// Number of hardware interrupts received by the processor}}
\DoxyCodeLine{00462         HW\_INTERRUPTS\_\_MASK\_\_SKL\_HW\_INTERRUPTS\_\_RECEIVED = 0x100, \textcolor{comment}{// Number of hardware interrupts received by the processor}}
\DoxyCodeLine{00463         SQ\_MISC = 0xf4, \textcolor{comment}{// SuperQueue miscellaneous}}
\DoxyCodeLine{00464         SQ\_MISC\_\_MASK\_\_SKL\_SQ\_MISC\_\_SPLIT\_LOCK = 0x1000, \textcolor{comment}{// Number of split locks in the super queue (SQ)}}
\DoxyCodeLine{00465         MEM\_LOAD\_MISC\_RETIRED = 0xd4, \textcolor{comment}{// Load retired miscellaneous}}
\DoxyCodeLine{00466         MEM\_LOAD\_MISC\_RETIRED\_\_MASK\_\_SKL\_MEM\_LOAD\_MISC\_RETIRED\_\_UC = 0x400, \textcolor{comment}{// Number of uncached load retired}}
\DoxyCodeLine{00467         IDI\_MISC = 0xfe, \textcolor{comment}{// Miscellaneous}}
\DoxyCodeLine{00468         IDI\_MISC\_\_MASK\_\_SKL\_IDI\_MISC\_\_WB\_UPGRADE = 0x200, \textcolor{comment}{// Counts number of cache lines that are allocated and written back to L3 with the intention that they are more likely to be reused shortly}}
\DoxyCodeLine{00469         IDI\_MISC\_\_MASK\_\_SKL\_IDI\_MISC\_\_WB\_DOWNGRADE = 0x400, \textcolor{comment}{// Counts number of cache lines that are dropped and not written back to L3 as they are deemed to be less likely to be reused shortly}}
\DoxyCodeLine{00470         IDI\_MISC\_\_MASK\_\_SKL\_IDI\_MISC\_\_WB\_UPGRADE = 0x200, \textcolor{comment}{// Counts number of cache lines that are allocated and written back to L3 with the intention that they are more likely to be reused shortly}}
\DoxyCodeLine{00471         IDI\_MISC\_\_MASK\_\_SKL\_IDI\_MISC\_\_WB\_DOWNGRADE = 0x400, \textcolor{comment}{// Counts number of cache lines that are dropped and not written back to L3 as they are deemed to be less likely to be reused shortly}}
\DoxyCodeLine{00472         CORE\_POWER = 0x28, \textcolor{comment}{// Power power cycles}}
\DoxyCodeLine{00473         CORE\_POWER\_\_MASK\_\_SKL\_CORE\_POWER\_\_LVL0\_TURBO\_LICENSE = 0x700, \textcolor{comment}{// Number of core cycles where the core was running in a manner where Turbo may be clipped to the Non-\/AVX turbo schedule.}}
\DoxyCodeLine{00474         CORE\_POWER\_\_MASK\_\_SKL\_CORE\_POWER\_\_LVL1\_TURBO\_LICENSE = 0x1800, \textcolor{comment}{// Number of core cycles where the core was running in a manner where Turbo may be clipped to the AVX2 turbo schedule.}}
\DoxyCodeLine{00475         CORE\_POWER\_\_MASK\_\_SKL\_CORE\_POWER\_\_LVL2\_TURBO\_LICENSE = 0x2000, \textcolor{comment}{// Number of core cycles where the core was running in a manner where Turbo may be clipped to the AVX512 turbo schedule.}}
\DoxyCodeLine{00476         CORE\_POWER\_\_MASK\_\_SKL\_CORE\_POWER\_\_THROTTLE = 0x4000, \textcolor{comment}{// Number of core cycles where the core was throttled due to a pending power level request.}}
\DoxyCodeLine{00477         CORE\_POWER\_\_MASK\_\_SKL\_CORE\_POWER\_\_LVL0\_TURBO\_LICENSE = 0x700, \textcolor{comment}{// Number of core cycles where the core was running in a manner where Turbo may be clipped to the Non-\/AVX turbo schedule.}}
\DoxyCodeLine{00478         CORE\_POWER\_\_MASK\_\_SKL\_CORE\_POWER\_\_LVL1\_TURBO\_LICENSE = 0x1800, \textcolor{comment}{// Number of core cycles where the core was running in a manner where Turbo may be clipped to the AVX2 turbo schedule.}}
\DoxyCodeLine{00479         CORE\_POWER\_\_MASK\_\_SKL\_CORE\_POWER\_\_LVL2\_TURBO\_LICENSE = 0x2000, \textcolor{comment}{// Number of core cycles where the core was running in a manner where Turbo may be clipped to the AVX512 turbo schedule.}}
\DoxyCodeLine{00480         CORE\_POWER\_\_MASK\_\_SKL\_CORE\_POWER\_\_THROTTLE = 0x4000, \textcolor{comment}{// Number of core cycles where the core was throttled due to a pending power level request.}}
\DoxyCodeLine{00481         SW\_PREFETCH = 0x32, \textcolor{comment}{// Software prefetches}}
\DoxyCodeLine{00482         SW\_PREFETCH\_\_MASK\_\_SKL\_SW\_PREFETCH\_\_NTA = 0x100, \textcolor{comment}{// Number of prefetch.nta instructions executed}}
\DoxyCodeLine{00483         SW\_PREFETCH\_\_MASK\_\_SKL\_SW\_PREFETCH\_\_T0 = 0x200, \textcolor{comment}{// Number of prefetch.t0 instructions executed}}
\DoxyCodeLine{00484         SW\_PREFETCH\_\_MASK\_\_SKL\_SW\_PREFETCH\_\_T1\_T2 = 0x400, \textcolor{comment}{// Number prefetch.t1 or prefetch.t2 instructions executed}}
\DoxyCodeLine{00485         SW\_PREFETCH\_\_MASK\_\_SKL\_SW\_PREFETCH\_\_PREFETCHW = 0x800, \textcolor{comment}{// Number prefetch.w instructions executed}}
\DoxyCodeLine{00486         SW\_PREFETCH\_ACCESS = 0x32, \textcolor{comment}{// Software prefetches}}
\DoxyCodeLine{00487         SW\_PREFETCH\_ACCESS\_\_MASK\_\_SKL\_SW\_PREFETCH\_\_NTA = 0x100, \textcolor{comment}{// Number of prefetch.nta instructions executed}}
\DoxyCodeLine{00488         SW\_PREFETCH\_ACCESS\_\_MASK\_\_SKL\_SW\_PREFETCH\_\_T0 = 0x200, \textcolor{comment}{// Number of prefetch.t0 instructions executed}}
\DoxyCodeLine{00489         SW\_PREFETCH\_ACCESS\_\_MASK\_\_SKL\_SW\_PREFETCH\_\_T1\_T2 = 0x400, \textcolor{comment}{// Number prefetch.t1 or prefetch.t2 instructions executed}}
\DoxyCodeLine{00490         SW\_PREFETCH\_ACCESS\_\_MASK\_\_SKL\_SW\_PREFETCH\_\_PREFETCHW = 0x800, \textcolor{comment}{// Number prefetch.w instructions executed}}
\DoxyCodeLine{00491         CORE\_SNOOP\_RESPONSE = 0xef, \textcolor{comment}{// Aggregated core snoops}}
\DoxyCodeLine{00492         CORE\_SNOOP\_RESPONSE\_\_MASK\_\_SKL\_CORE\_SNOOP\_RESPONSE\_\_RSP\_IHITI = 0x100, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00493         CORE\_SNOOP\_RESPONSE\_\_MASK\_\_SKL\_CORE\_SNOOP\_RESPONSE\_\_RSP\_IHITFSE = 0x200, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00494         CORE\_SNOOP\_RESPONSE\_\_MASK\_\_SKL\_CORE\_SNOOP\_RESPONSE\_\_RSP\_SHITFSE = 0x400, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00495         CORE\_SNOOP\_RESPONSE\_\_MASK\_\_SKL\_CORE\_SNOOP\_RESPONSE\_\_RSP\_SFWDM = 0x800, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00496         CORE\_SNOOP\_RESPONSE\_\_MASK\_\_SKL\_CORE\_SNOOP\_RESPONSE\_\_RSP\_IFWDM = 0x1000, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00497         CORE\_SNOOP\_RESPONSE\_\_MASK\_\_SKL\_CORE\_SNOOP\_RESPONSE\_\_RSP\_IFWDFE = 0x2000, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00498         CORE\_SNOOP\_RESPONSE\_\_MASK\_\_SKL\_CORE\_SNOOP\_RESPONSE\_\_RSP\_SFWDFE = 0x4000, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00499         PARTIAL\_RAT\_STALLS = 0x59, \textcolor{comment}{// RAT stalls}}
\DoxyCodeLine{00500         PARTIAL\_RAT\_STALLS\_\_MASK\_\_SKL\_PARTIAL\_RAT\_STALLS\_\_SCOREBOARD = 0x100, \textcolor{comment}{// Count core cycles where the pipeline is stalled due to serialization operations}}
\DoxyCodeLine{00501         OFFCORE\_REQUESTS\_BUFFER = 0xb2, \textcolor{comment}{// Offcore requests buffer}}
\DoxyCodeLine{00502         OFFCORE\_REQUESTS\_BUFFER\_\_MASK\_\_SKL\_OFFCORE\_REQUESTS\_BUFFER\_\_SQ\_FULL = 0x100, \textcolor{comment}{// Number of requests for which the offcore buffer (SQ) is full}}
\DoxyCodeLine{00503         OFFCORE\_RESPONSE\_0 = 0x1b7, \textcolor{comment}{// Offcore response event (must provide at least one request type and either any\_response or any combination of supplier + snoop)}}
\DoxyCodeLine{00504         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_DMND\_DATA\_RD = 1ULL << (0 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches}}
\DoxyCodeLine{00505         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_DMND\_RFO = 1ULL << (1 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetches}}
\DoxyCodeLine{00506         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_DMND\_CODE\_RD = 1ULL << (2 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches}}
\DoxyCodeLine{00507         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_PF\_L2\_DATA\_RD = 1ULL << (4 + 8), \textcolor{comment}{// Request: number of data prefetch requests to L2}}
\DoxyCodeLine{00508         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_PF\_L2\_RFO = 1ULL << (5 + 8), \textcolor{comment}{// Request: number of RFO prefetch requests to L2}}
\DoxyCodeLine{00509         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_PF\_L3\_DATA\_RD = 1ULL << (7 + 8), \textcolor{comment}{// Request: number of data prefetch requests for loads that end up in L3}}
\DoxyCodeLine{00510         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_PF\_L3\_RFO = 1ULL << (8 + 8), \textcolor{comment}{// Request: number of RFO prefetch requests that end up in L3}}
\DoxyCodeLine{00511         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_PF\_L1D\_AND\_SW = 1ULL << (10 + 8), \textcolor{comment}{// Request: number of L1 data cache hardware prefetch requests and software prefetch requests}}
\DoxyCodeLine{00512         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_PF\_L2\_DATA\_RD = 1ULL << (4 + 8), \textcolor{comment}{// Request: number of data prefetch requests to L2}}
\DoxyCodeLine{00513         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_PF\_L2\_RFO = 1ULL << (5 + 8), \textcolor{comment}{// Request: number of RFO prefetch requests to L2}}
\DoxyCodeLine{00514         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_PF\_L3\_DATA\_RD = 1ULL << (7 + 8), \textcolor{comment}{// Request: number of data prefetch requests for loads that end up in L3}}
\DoxyCodeLine{00515         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_PF\_L3\_RFO = 1ULL << (8 + 8), \textcolor{comment}{// Request: number of RFO prefetch requests that end up in L3}}
\DoxyCodeLine{00516         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_PF\_L1D\_AND\_SW = 1ULL << (10 + 8), \textcolor{comment}{// Request: number of L1 data cache hardware prefetch requests and software prefetch requests}}
\DoxyCodeLine{00517         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_OTHER = 1ULL << (15+8), \textcolor{comment}{// Request: counts one of the following transaction types}}
\DoxyCodeLine{00518         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_REQUEST = 0x1800700, \textcolor{comment}{// Request: combination of all request umasks}}
\DoxyCodeLine{00519         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_REQUEST = 0x85b700, \textcolor{comment}{// Request: combination of all request umasks}}
\DoxyCodeLine{00520         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_DATA\_RD = 0x1049100, \textcolor{comment}{// Request: combination of DMND\_DATA\_RD | PF\_L2\_DATA\_RD | PF\_L3\_DATA\_RD | PF\_L1D\_AND\_SW}}
\DoxyCodeLine{00521         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_DATA = 0x105b300, \textcolor{comment}{// Request: combination of ANY\_DATA\_RD | PF\_L2\_RFO | PF\_L3\_RFO | DMND\_RFO}}
\DoxyCodeLine{00522         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_DATA\_PF = 0x1049000, \textcolor{comment}{// Request: combination of PF\_L2\_DATA\_RD | PF\_L3\_DATA\_RD | PF\_L1D\_AND\_SW}}
\DoxyCodeLine{00523         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_RFO = 0x1012200, \textcolor{comment}{// Request: combination of DMND\_RFO | PF\_L2\_RFO | PF\_L3\_RFO}}
\DoxyCodeLine{00524         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_REQUEST = 0x85b700, \textcolor{comment}{// Request: combination of all request umasks}}
\DoxyCodeLine{00525         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_DATA\_RD = 0x1049100, \textcolor{comment}{// Request: combination of DMND\_DATA\_RD | PF\_L2\_DATA\_RD | PF\_L3\_DATA\_RD | PF\_L1D\_AND\_SW}}
\DoxyCodeLine{00526         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_DATA = 0x105b300, \textcolor{comment}{// Request: combination of ANY\_DATA\_RD | PF\_L2\_RFO | PF\_L3\_RFO | DMND\_RFO}}
\DoxyCodeLine{00527         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_DATA\_PF = 0x1049000, \textcolor{comment}{// Request: combination of PF\_L2\_DATA\_RD | PF\_L3\_DATA\_RD | PF\_L1D\_AND\_SW}}
\DoxyCodeLine{00528         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_RFO = 0x1012200, \textcolor{comment}{// Request: combination of DMND\_RFO | PF\_L2\_RFO | PF\_L3\_RFO}}
\DoxyCodeLine{00529         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_RESPONSE = 1ULL << (16+8), \textcolor{comment}{// Response: count any response type}}
\DoxyCodeLine{00530         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_SUPPLIER\_NONE = 1ULL << (17+8), \textcolor{comment}{// Supplier: counts number of times supplier information is not available}}
\DoxyCodeLine{00531         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_NO\_SUPP = 1ULL << (17+8), \textcolor{comment}{// Supplier: counts number of times supplier information is not available}}
\DoxyCodeLine{00532         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_HITM = 1ULL << (18+8), \textcolor{comment}{// Supplier: counts L3 hits in M-\/state (initial lookup)}}
\DoxyCodeLine{00533         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_HITE = 1ULL << (19+8), \textcolor{comment}{// Supplier: counts L3 hits in E-\/state}}
\DoxyCodeLine{00534         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_HITS = 1ULL << (20+8), \textcolor{comment}{// Supplier: counts L3 hits in S-\/state}}
\DoxyCodeLine{00535         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_HITF = 1ULL << (21+8), \textcolor{comment}{// Supplier: counts L3 hits in F-\/state}}
\DoxyCodeLine{00536         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_HITF = 1ULL << (21+8), \textcolor{comment}{// Supplier: counts L3 hits in F-\/state}}
\DoxyCodeLine{00537         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_HITMES = 0x3ULL << (18+8), \textcolor{comment}{// Supplier: counts L3 hits in any state (M}}
\DoxyCodeLine{00538         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_HIT = 0x3ULL << (18+8), \textcolor{comment}{// Alias for L3\_HITMES}}
\DoxyCodeLine{00539         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_HITMESF = 0xfULL << (18+8), \textcolor{comment}{// Supplier: counts L3 hits in any state (M}}
\DoxyCodeLine{00540         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_HIT = 0xfULL << (18+8), \textcolor{comment}{// Alias for L3\_HITMES}}
\DoxyCodeLine{00541         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_HITMESF = 0xfULL << (18+8), \textcolor{comment}{// Supplier: counts L3 hits in any state (M}}
\DoxyCodeLine{00542         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_HIT = 0xfULL << (18+8), \textcolor{comment}{// Alias for L3\_HITMES}}
\DoxyCodeLine{00543         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L4\_HIT\_LOCAL\_L4 = 0x1ULL << (22+8), \textcolor{comment}{// Supplier: L4 local hit}}
\DoxyCodeLine{00544         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_MISS\_LOCAL = 1ULL << (26+8), \textcolor{comment}{// Supplier: counts L3 misses to local DRAM}}
\DoxyCodeLine{00545         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_MISS\_REMOTE\_HOP1\_DRAM = 1ULL << (28+8), \textcolor{comment}{// Supplier: counts L3 misses to remote DRAM with 1 hop}}
\DoxyCodeLine{00546         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_MISS = 0x1ULL << (26+8), \textcolor{comment}{// Supplier: counts L3 misses}}
\DoxyCodeLine{00547         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_MISS = 0xfULL << (26+8), \textcolor{comment}{// Supplier: counts L3 misses (local or remote)}}
\DoxyCodeLine{00548         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_MISS = 0x1ULL << (26+8), \textcolor{comment}{// Supplier: counts L3 misses (local or remote)}}
\DoxyCodeLine{00549         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_SPL\_HIT = 0x1ULL << (30+8), \textcolor{comment}{// Snoop: counts L3 supplier hit}}
\DoxyCodeLine{00550         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_SNP\_NONE = 1ULL << (31+8), \textcolor{comment}{// Snoop: counts number of times no snoop-\/related information is available}}
\DoxyCodeLine{00551         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_SNP\_NOT\_NEEDED = 1ULL << (32+8), \textcolor{comment}{// Snoop: counts the number of times no snoop was needed to satisfy the request}}
\DoxyCodeLine{00552         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_SNP\_MISS = 1ULL << (33+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and it missed all snooped caches}}
\DoxyCodeLine{00553         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_SNP\_HIT\_NO\_FWD = 1ULL << (34+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and it hit in at leas one snooped cache}}
\DoxyCodeLine{00554         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_SNP\_HIT\_WITH\_FWD = 1ULL << (35+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and data was forwarded from a remote socket}}
\DoxyCodeLine{00555         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_SNP\_HITM = 1ULL << (36+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and it hitM-\/ed in local or remote cache}}
\DoxyCodeLine{00556         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_SNP\_NON\_DRAM = 1ULL << (37+8), \textcolor{comment}{// Snoop:  counts number of times target was a non-\/DRAM system address. This includes MMIO transactions}}
\DoxyCodeLine{00557         OFFCORE\_RESPONSE\_0\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_SNP\_ANY = 0x7fULL << (31+8), \textcolor{comment}{// Snoop: any snoop reason}}
\DoxyCodeLine{00558         OFFCORE\_RESPONSE\_1 = 0x1bb, \textcolor{comment}{// Offcore response event (must provide at least one request type and either any\_response or any combination of supplier + snoop)}}
\DoxyCodeLine{00559         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_DMND\_DATA\_RD = 1ULL << (0 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches}}
\DoxyCodeLine{00560         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_DMND\_RFO = 1ULL << (1 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetches}}
\DoxyCodeLine{00561         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_DMND\_CODE\_RD = 1ULL << (2 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches}}
\DoxyCodeLine{00562         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_PF\_L2\_DATA\_RD = 1ULL << (4 + 8), \textcolor{comment}{// Request: number of data prefetch requests to L2}}
\DoxyCodeLine{00563         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_PF\_L2\_RFO = 1ULL << (5 + 8), \textcolor{comment}{// Request: number of RFO prefetch requests to L2}}
\DoxyCodeLine{00564         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_PF\_L3\_DATA\_RD = 1ULL << (7 + 8), \textcolor{comment}{// Request: number of data prefetch requests for loads that end up in L3}}
\DoxyCodeLine{00565         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_PF\_L3\_RFO = 1ULL << (8 + 8), \textcolor{comment}{// Request: number of RFO prefetch requests that end up in L3}}
\DoxyCodeLine{00566         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_PF\_L1D\_AND\_SW = 1ULL << (10 + 8), \textcolor{comment}{// Request: number of L1 data cache hardware prefetch requests and software prefetch requests}}
\DoxyCodeLine{00567         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_PF\_L2\_DATA\_RD = 1ULL << (4 + 8), \textcolor{comment}{// Request: number of data prefetch requests to L2}}
\DoxyCodeLine{00568         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_PF\_L2\_RFO = 1ULL << (5 + 8), \textcolor{comment}{// Request: number of RFO prefetch requests to L2}}
\DoxyCodeLine{00569         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_PF\_L3\_DATA\_RD = 1ULL << (7 + 8), \textcolor{comment}{// Request: number of data prefetch requests for loads that end up in L3}}
\DoxyCodeLine{00570         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_PF\_L3\_RFO = 1ULL << (8 + 8), \textcolor{comment}{// Request: number of RFO prefetch requests that end up in L3}}
\DoxyCodeLine{00571         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_PF\_L1D\_AND\_SW = 1ULL << (10 + 8), \textcolor{comment}{// Request: number of L1 data cache hardware prefetch requests and software prefetch requests}}
\DoxyCodeLine{00572         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_OTHER = 1ULL << (15+8), \textcolor{comment}{// Request: counts one of the following transaction types}}
\DoxyCodeLine{00573         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_REQUEST = 0x1800700, \textcolor{comment}{// Request: combination of all request umasks}}
\DoxyCodeLine{00574         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_REQUEST = 0x85b700, \textcolor{comment}{// Request: combination of all request umasks}}
\DoxyCodeLine{00575         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_DATA\_RD = 0x1049100, \textcolor{comment}{// Request: combination of DMND\_DATA\_RD | PF\_L2\_DATA\_RD | PF\_L3\_DATA\_RD | PF\_L1D\_AND\_SW}}
\DoxyCodeLine{00576         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_DATA = 0x105b300, \textcolor{comment}{// Request: combination of ANY\_DATA\_RD | PF\_L2\_RFO | PF\_L3\_RFO | DMND\_RFO}}
\DoxyCodeLine{00577         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_DATA\_PF = 0x1049000, \textcolor{comment}{// Request: combination of PF\_L2\_DATA\_RD | PF\_L3\_DATA\_RD | PF\_L1D\_AND\_SW}}
\DoxyCodeLine{00578         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_RFO = 0x1012200, \textcolor{comment}{// Request: combination of DMND\_RFO | PF\_L2\_RFO | PF\_L3\_RFO}}
\DoxyCodeLine{00579         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_REQUEST = 0x85b700, \textcolor{comment}{// Request: combination of all request umasks}}
\DoxyCodeLine{00580         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_DATA\_RD = 0x1049100, \textcolor{comment}{// Request: combination of DMND\_DATA\_RD | PF\_L2\_DATA\_RD | PF\_L3\_DATA\_RD | PF\_L1D\_AND\_SW}}
\DoxyCodeLine{00581         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_DATA = 0x105b300, \textcolor{comment}{// Request: combination of ANY\_DATA\_RD | PF\_L2\_RFO | PF\_L3\_RFO | DMND\_RFO}}
\DoxyCodeLine{00582         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_DATA\_PF = 0x1049000, \textcolor{comment}{// Request: combination of PF\_L2\_DATA\_RD | PF\_L3\_DATA\_RD | PF\_L1D\_AND\_SW}}
\DoxyCodeLine{00583         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_RFO = 0x1012200, \textcolor{comment}{// Request: combination of DMND\_RFO | PF\_L2\_RFO | PF\_L3\_RFO}}
\DoxyCodeLine{00584         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_ANY\_RESPONSE = 1ULL << (16+8), \textcolor{comment}{// Response: count any response type}}
\DoxyCodeLine{00585         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_SUPPLIER\_NONE = 1ULL << (17+8), \textcolor{comment}{// Supplier: counts number of times supplier information is not available}}
\DoxyCodeLine{00586         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_NO\_SUPP = 1ULL << (17+8), \textcolor{comment}{// Supplier: counts number of times supplier information is not available}}
\DoxyCodeLine{00587         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_HITM = 1ULL << (18+8), \textcolor{comment}{// Supplier: counts L3 hits in M-\/state (initial lookup)}}
\DoxyCodeLine{00588         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_HITE = 1ULL << (19+8), \textcolor{comment}{// Supplier: counts L3 hits in E-\/state}}
\DoxyCodeLine{00589         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_HITS = 1ULL << (20+8), \textcolor{comment}{// Supplier: counts L3 hits in S-\/state}}
\DoxyCodeLine{00590         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_HITF = 1ULL << (21+8), \textcolor{comment}{// Supplier: counts L3 hits in F-\/state}}
\DoxyCodeLine{00591         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_HITF = 1ULL << (21+8), \textcolor{comment}{// Supplier: counts L3 hits in F-\/state}}
\DoxyCodeLine{00592         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_HITMES = 0x3ULL << (18+8), \textcolor{comment}{// Supplier: counts L3 hits in any state (M}}
\DoxyCodeLine{00593         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_HIT = 0x3ULL << (18+8), \textcolor{comment}{// Alias for L3\_HITMES}}
\DoxyCodeLine{00594         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_HITMESF = 0xfULL << (18+8), \textcolor{comment}{// Supplier: counts L3 hits in any state (M}}
\DoxyCodeLine{00595         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_HIT = 0xfULL << (18+8), \textcolor{comment}{// Alias for L3\_HITMES}}
\DoxyCodeLine{00596         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_HITMESF = 0xfULL << (18+8), \textcolor{comment}{// Supplier: counts L3 hits in any state (M}}
\DoxyCodeLine{00597         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_HIT = 0xfULL << (18+8), \textcolor{comment}{// Alias for L3\_HITMES}}
\DoxyCodeLine{00598         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L4\_HIT\_LOCAL\_L4 = 0x1ULL << (22+8), \textcolor{comment}{// Supplier: L4 local hit}}
\DoxyCodeLine{00599         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_MISS\_LOCAL = 1ULL << (26+8), \textcolor{comment}{// Supplier: counts L3 misses to local DRAM}}
\DoxyCodeLine{00600         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_MISS\_REMOTE\_HOP1\_DRAM = 1ULL << (28+8), \textcolor{comment}{// Supplier: counts L3 misses to remote DRAM with 1 hop}}
\DoxyCodeLine{00601         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_MISS = 0x1ULL << (26+8), \textcolor{comment}{// Supplier: counts L3 misses}}
\DoxyCodeLine{00602         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_MISS = 0xfULL << (26+8), \textcolor{comment}{// Supplier: counts L3 misses (local or remote)}}
\DoxyCodeLine{00603         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_L3\_MISS = 0x1ULL << (26+8), \textcolor{comment}{// Supplier: counts L3 misses (local or remote)}}
\DoxyCodeLine{00604         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_SPL\_HIT = 0x1ULL << (30+8), \textcolor{comment}{// Snoop: counts L3 supplier hit}}
\DoxyCodeLine{00605         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_SNP\_NONE = 1ULL << (31+8), \textcolor{comment}{// Snoop: counts number of times no snoop-\/related information is available}}
\DoxyCodeLine{00606         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_SNP\_NOT\_NEEDED = 1ULL << (32+8), \textcolor{comment}{// Snoop: counts the number of times no snoop was needed to satisfy the request}}
\DoxyCodeLine{00607         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_SNP\_MISS = 1ULL << (33+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and it missed all snooped caches}}
\DoxyCodeLine{00608         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_SNP\_HIT\_NO\_FWD = 1ULL << (34+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and it hit in at leas one snooped cache}}
\DoxyCodeLine{00609         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_SNP\_HIT\_WITH\_FWD = 1ULL << (35+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and data was forwarded from a remote socket}}
\DoxyCodeLine{00610         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_SNP\_HITM = 1ULL << (36+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and it hitM-\/ed in local or remote cache}}
\DoxyCodeLine{00611         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_SNP\_NON\_DRAM = 1ULL << (37+8), \textcolor{comment}{// Snoop:  counts number of times target was a non-\/DRAM system address. This includes MMIO transactions}}
\DoxyCodeLine{00612         OFFCORE\_RESPONSE\_1\_\_MASK\_\_SKL\_OFFCORE\_RESPONSE\_\_SNP\_ANY = 0x7fULL << (31+8), \textcolor{comment}{// Snoop: any snoop reason}}
\DoxyCodeLine{00613         }
\DoxyCodeLine{00614     \};}
\DoxyCodeLine{00615 \};}
\DoxyCodeLine{00616 }
\DoxyCodeLine{00617 \textcolor{keyword}{namespace }skl = optkit::intel::skl;}

\end{DoxyCode}
