// Seed: 656115746
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3[1'b0 :-1];
endmodule
module module_1 #(
    parameter id_4 = 32'd73
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_11
  );
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire _id_4;
  input wire id_3;
  input wire id_2;
  input logic [7:0] id_1;
  assign id_14 = id_1[~id_4];
endmodule
