/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [17:0] _04_;
  wire [17:0] _05_;
  wire [20:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [10:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [8:0] celloutsig_0_3z;
  wire [17:0] celloutsig_0_41z;
  wire [7:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire [32:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [12:0] celloutsig_1_16z;
  wire [13:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [11:0] _07_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _07_ <= 12'h000;
    else _07_ <= { celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_18z };
  assign { _05_[14:11], _00_, _05_[9:4], _03_ } = _07_;
  reg [9:0] _08_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _08_ <= 10'h000;
    else _08_ <= { _05_[14:11], _00_, _05_[9:6], celloutsig_0_43z };
  assign out_data[41:32] = _08_;
  assign celloutsig_1_9z = celloutsig_1_5z[2] ? celloutsig_1_6z : celloutsig_1_0z[7];
  assign celloutsig_1_14z = in_data[177] ? _01_ : in_data[125];
  assign celloutsig_0_22z = celloutsig_0_1z ? celloutsig_0_9z[0] : _02_;
  assign celloutsig_0_43z = !(celloutsig_0_13z ? celloutsig_0_9z[2] : celloutsig_0_22z);
  assign celloutsig_1_11z = !(in_data[127] ? in_data[110] : celloutsig_1_9z);
  assign celloutsig_0_12z = !(celloutsig_0_3z[1] ? celloutsig_0_1z : celloutsig_0_10z);
  assign celloutsig_0_13z = !(in_data[22] ? celloutsig_0_6z[4] : celloutsig_0_9z[1]);
  assign celloutsig_0_19z = !(celloutsig_0_13z ? celloutsig_0_6z[15] : celloutsig_0_2z);
  assign celloutsig_0_26z = !(celloutsig_0_14z ? celloutsig_0_13z : celloutsig_0_11z);
  assign celloutsig_1_8z = ~in_data[177];
  assign celloutsig_0_10z = ~celloutsig_0_6z[7];
  assign celloutsig_1_10z = celloutsig_1_1z ^ celloutsig_1_2z;
  assign celloutsig_0_29z = celloutsig_0_0z ^ celloutsig_0_26z;
  assign celloutsig_0_41z = { _04_[17:13], _02_, _04_[11], celloutsig_0_19z, celloutsig_0_36z, celloutsig_0_24z } + { celloutsig_0_23z[3:2], 1'h0, _05_[14:11], _00_, _05_[9:4], _03_, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_1_16z = in_data[187:175] + { celloutsig_1_0z[4:2], celloutsig_1_5z, celloutsig_1_3z };
  reg [20:0] _24_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _24_ <= 21'h000000;
    else _24_ <= { in_data[133:129], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_11z };
  assign { _06_[20:15], _01_, _06_[13:0] } = _24_;
  reg [6:0] _25_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _25_ <= 7'h00;
    else _25_ <= { in_data[11:6], celloutsig_0_0z };
  assign { _04_[17:13], _02_, _04_[11] } = _25_;
  assign celloutsig_0_35z = { celloutsig_0_6z[8:1], celloutsig_0_30z, celloutsig_0_2z, celloutsig_0_30z } / { 2'h2, celloutsig_0_3z };
  assign celloutsig_1_18z = { in_data[156:144], celloutsig_1_8z } / { 1'h1, celloutsig_1_16z };
  assign celloutsig_1_1z = celloutsig_1_0z[4:1] == celloutsig_1_0z[7:4];
  assign celloutsig_1_4z = { in_data[132], celloutsig_1_2z, celloutsig_1_3z } == in_data[125:123];
  assign celloutsig_0_1z = in_data[68:66] == { in_data[71:70], celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[76:66], celloutsig_0_0z } == in_data[87:76];
  assign celloutsig_0_11z = { _04_[16], celloutsig_0_10z, celloutsig_0_9z } === { celloutsig_0_7z[4], celloutsig_0_7z };
  assign celloutsig_1_2z = in_data[181] & ~(celloutsig_1_0z[7]);
  assign celloutsig_0_20z = celloutsig_0_15z[3] & ~(celloutsig_0_12z);
  assign celloutsig_1_5z = { in_data[137:133], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z } * { celloutsig_1_0z[4], celloutsig_1_0z };
  assign celloutsig_0_4z[2] = celloutsig_0_1z ? celloutsig_0_3z[3] : in_data[63];
  assign celloutsig_0_15z[3:1] = celloutsig_0_0z ? { in_data[87:86], celloutsig_0_2z } : { in_data[78], 1'h0, celloutsig_0_1z };
  assign celloutsig_0_5z = { celloutsig_0_4z[2], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z[2], celloutsig_0_0z, celloutsig_0_0z } != in_data[44:31];
  assign celloutsig_0_14z = & celloutsig_0_7z[3:1];
  assign celloutsig_0_31z = celloutsig_0_29z & celloutsig_0_15z[2];
  assign celloutsig_0_30z = celloutsig_0_7z[2] & in_data[42];
  assign celloutsig_0_0z = ^ in_data[77:65];
  assign celloutsig_1_6z = ^ { celloutsig_1_0z[7:1], celloutsig_1_2z };
  assign celloutsig_0_16z = ^ { celloutsig_0_3z[5:0], celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_42z = { celloutsig_0_41z[13:11], celloutsig_0_17z } >> { celloutsig_0_15z[3:2], celloutsig_0_7z, celloutsig_0_31z };
  assign celloutsig_0_7z = { celloutsig_0_6z[11:10], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z } >> { in_data[58:55], celloutsig_0_5z };
  assign celloutsig_1_19z = { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_14z } >> { celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_6z };
  assign celloutsig_0_17z = { celloutsig_0_6z[17:16], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_5z } - { celloutsig_0_15z[2:1], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_3z[6:5], celloutsig_0_5z, celloutsig_0_2z } ~^ celloutsig_0_6z[12:9];
  assign celloutsig_0_3z = { in_data[14:11], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } ~^ in_data[85:77];
  assign celloutsig_1_0z = in_data[116:109] ^ in_data[109:102];
  assign celloutsig_0_6z = { in_data[38:18], celloutsig_0_1z, celloutsig_0_4z[2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z } ^ { in_data[31:0], celloutsig_0_5z };
  assign celloutsig_0_18z = { celloutsig_0_4z[2], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_10z } ^ { celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_24z = { celloutsig_0_15z[3], _04_[17:13], _02_, _04_[11], celloutsig_0_16z } ^ { celloutsig_0_7z, celloutsig_0_15z[3:1], celloutsig_0_11z };
  assign celloutsig_0_36z = ~((celloutsig_0_31z & celloutsig_0_5z) | (celloutsig_0_35z[2] & celloutsig_0_19z));
  assign celloutsig_0_51z = ~((celloutsig_0_42z[6] & celloutsig_0_41z[3]) | (celloutsig_0_5z & celloutsig_0_22z));
  assign celloutsig_1_3z = ~((celloutsig_1_1z & in_data[177]) | (celloutsig_1_0z[3] & celloutsig_1_0z[3]));
  assign { celloutsig_0_23z[1], celloutsig_0_23z[2], celloutsig_0_23z[3] } = { celloutsig_0_19z, celloutsig_0_2z, in_data[12] } ^ { celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_12z };
  assign { _04_[12], _04_[10:0] } = { _02_, celloutsig_0_19z, celloutsig_0_36z, celloutsig_0_24z };
  assign { _05_[17:15], _05_[10], _05_[3:0] } = { celloutsig_0_23z[3:2], 1'h0, _00_, _03_, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_11z };
  assign _06_[14] = _01_;
  assign celloutsig_0_15z[0] = celloutsig_0_11z;
  assign celloutsig_0_23z[0] = 1'h0;
  assign celloutsig_0_4z[1:0] = { celloutsig_0_0z, celloutsig_0_0z };
  assign { out_data[141:128], out_data[98:96], out_data[42], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h0, celloutsig_0_51z };
endmodule
