import{d as fe,r as g,h as P,o as ge,i as ve,j as he,c as r,a as o,b as t,n as F,F as A,k,u as me,l as x,t as a,m as j,p as J,q as K}from"./vue-vendor-Do6y2LHH.js";import{_ as Fe}from"./index-Dfw-ITCh.js";const Re=[{id:"block0",name:"Block 0 - Code",start:"0x0000 0000",end:"0x1FFF FFFF",color:"var(--ctp-blue)",type:"block",heightWeight:2,description:"Flash, System, Boot",longDescription:"Block 0 is designed for code execution. It contains the Flash memory, System Memory (Bootloader), and Option Bytes. The aliased area allows remapping different boot memories to address 0x0000 0000.",features:["Up to 128KB Flash","System Bootloader","Option Bytes Configuration"],children:[{id:"b0_alias",name:"Aliased Area",start:"0x0000 0000",end:"0x0007 FFFF",description:"Boot Alias",type:"region",heightWeight:1,longDescription:"Depending on the BOOT pins, this area mirrors either Flash Memory, System Memory, or SRAM, allowing the CPU to boot from different sources."},{id:"b0_reserved_1",name:"Reserved",start:"0x0008 0000",end:"0x07FF FFFF",type:"reserved",heightWeight:.5},{id:"b0_flash",name:"Flash Memory",start:"0x0800 0000",end:"0x0807 FFFF",color:"var(--ctp-green)",description:"Main Program",type:"region",heightWeight:2,children:[{id:"flash_main",name:"Main Memory",start:"0x0800 0000",end:"0x0807 FFFF",description:"User App",heightWeight:1}]},{id:"b0_reserved_2",name:"Reserved",start:"0x0808 0000",end:"0x1FFF EFFF",type:"reserved",heightWeight:.5},{id:"b0_system",name:"System Memory",start:"0x1FFF F000",end:"0x1FFF F7FF",color:"var(--ctp-yellow)",description:"Bootloader",type:"region",heightWeight:1},{id:"b0_option",name:"Option Bytes",start:"0x1FFF F800",end:"0x1FFF F80F",description:"Config",type:"region",heightWeight:1}]},{id:"block1",name:"Block 1 - SRAM",start:"0x2000 0000",end:"0x3FFF FFFF",color:"var(--ctp-mauve)",type:"block",heightWeight:1.5,children:[{id:"b1_sram",name:"SRAM",start:"0x2000 0000",end:"0x2000 FFFF",description:"64KB Internal",color:"var(--ctp-mauve)",type:"region",heightWeight:1.5},{id:"b1_reserved_1",name:"Reserved",start:"0x2001 0000",end:"0x21FF FFFF",type:"reserved",heightWeight:.5},{id:"b1_bb",name:"Bit-band Alias",start:"0x2200 0000",end:"0x23FF FFFF",description:"Atomic Access",type:"region",heightWeight:1},{id:"b1_reserved_2",name:"Reserved",start:"0x2400 0000",end:"0x3FFF FFFF",type:"reserved",heightWeight:.5}]},{id:"block2",name:"Block 2 - Peripherals",start:"0x4000 0000",end:"0x5FFF FFFF",color:"var(--ctp-red)",type:"block",heightWeight:2.5,children:[{id:"b2_apb1",name:"APB1 Bus",start:"0x4000 0000",end:"0x4000 77FF",color:"var(--ctp-maroon)",description:"Low Speed (36MHz)",type:"region",heightWeight:2,children:[{id:"tim2",name:"TIM2",start:"0x4000 0000",end:"0x4000 03FF",longDescription:"General purpose timer. 16-bit auto-reload counter.",features:["16-bit counter","4 channels","PWM generation"]},{id:"tim3",name:"TIM3",start:"0x4000 0400",end:"0x4000 07FF",longDescription:"General purpose timer. Similar to TIM2.",features:["16-bit counter","4 channels"]},{id:"tim4",name:"TIM4",start:"0x4000 0800",end:"0x4000 0BFF",longDescription:"General purpose timer.",features:["16-bit counter","4 channels"]},{id:"rtc",name:"RTC/BKP",start:"0x4000 2800",end:"0x4000 2BFF",longDescription:"Real-Time Clock and Backup Registers. Powered by Vbat.",features:["32-bit counter","Alarm interrupt","42 16-bit backup registers"]},{id:"wwdg",name:"WWDG",start:"0x4000 2C00",end:"0x4000 2FFF",longDescription:"Window Watchdog. Detects software faults.",features:["7-bit downcounter","Early wakeup interrupt"]},{id:"iwdg",name:"IWDG",start:"0x4000 3000",end:"0x4000 33FF",longDescription:"Independent Watchdog. Clocked by LSI.",features:["12-bit downcounter","Reset generation"]},{id:"spi2",name:"SPI2",start:"0x4000 3800",end:"0x4000 3BFF",longDescription:"Serial Peripheral Interface 2.",features:["Full-duplex","Master/Slave","CRC calculation"]},{id:"usart2",name:"USART2",start:"0x4000 4400",end:"0x4000 47FF",longDescription:"Universal Synchronous Asynchronous Receiver Transmitter 2.",features:["NRZ standard","LIN","IrDA"]},{id:"usart3",name:"USART3",start:"0x4000 4800",end:"0x4000 4BFF",longDescription:"USART3 interface.",features:["NRZ standard","LIN","IrDA"]},{id:"i2c1",name:"I2C1",start:"0x4000 5400",end:"0x4000 57FF",longDescription:"Inter-integrated Circuit Interface 1.",features:["Standard/Fast mode","SMBus","PMBus"]},{id:"i2c2",name:"I2C2",start:"0x4000 5800",end:"0x4000 5BFF",longDescription:"I2C2 interface.",features:["Standard/Fast mode","SMBus"]},{id:"usb",name:"USB",start:"0x4000 5C00",end:"0x4000 5FFF",longDescription:"Universal Serial Bus Full-Speed Device interface.",features:["USB 2.0 FS","512 bytes buffer","8 endpoints"]},{id:"can",name:"CAN",start:"0x4000 6400",end:"0x4000 67FF",longDescription:"Controller Area Network interface.",features:["CAN 2.0B Active","1Mbit/s","3 transmit mailboxes"]},{id:"pwr",name:"PWR",start:"0x4000 7000",end:"0x4000 73FF",longDescription:"Power control register.",features:["PVD","Wakeup logic","Backup domain access"]},{id:"dac",name:"DAC",start:"0x4000 7400",end:"0x4000 77FF",longDescription:"Digital to Analog Converter.",features:["2 channels","12-bit","Noise generation"]}]},{id:"b2_reserved_1",name:"Reserved",start:"0x4000 7800",end:"0x4000 FFFF",type:"reserved",heightWeight:.5},{id:"b2_apb2",name:"APB2 Bus",start:"0x4001 0000",end:"0x4001 3FFF",color:"var(--ctp-peach)",description:"High Speed (72MHz)",type:"region",heightWeight:2,children:[{id:"afio",name:"AFIO",start:"0x4001 0000",end:"0x4001 03FF",longDescription:"Alternate Function I/O. Remaps peripheral pins.",features:["EXTI configuration","Eventout","Remap control"]},{id:"exti",name:"EXTI",start:"0x4001 0400",end:"0x4001 07FF",longDescription:"External Interrupt/Event Controller.",features:["19 edge detectors","Wakeup event generation"]},{id:"gpioa",name:"GPIOA",start:"0x4001 0800",end:"0x4001 0BFF",longDescription:"General Purpose I/O Port A. Controls 16 I/O pins.",features:["16 pins","Push-pull/Open-drain","Speed control"],children:[{id:"gpioa_crl",name:"CRL",start:"Offset: 0x00",end:"32-bit",description:"Port Configuration Register Low",longDescription:"Configures pins 0-7 (Mode and CNF bits).",features:["Mode: Input/Output","CNF: Push-pull/Open-drain/Analog"]},{id:"gpioa_crh",name:"CRH",start:"Offset: 0x04",end:"32-bit",description:"Port Configuration Register High",longDescription:"Configures pins 8-15 (Mode and CNF bits).",features:["Mode: Input/Output","CNF: Push-pull/Open-drain/Analog"]},{id:"gpioa_idr",name:"IDR",start:"Offset: 0x08",end:"32-bit",description:"Port Input Data Register",longDescription:"Read-only register containing the input value of the corresponding I/O port.",features:["Read-only","Reflects pin state"]},{id:"gpioa_odr",name:"ODR",start:"Offset: 0x0C",end:"32-bit",description:"Port Output Data Register",longDescription:"Read/Write register. Writing to this register sets the output value of the pins.",features:["Read/Write","Sets output level"]},{id:"gpioa_bsrr",name:"BSRR",start:"Offset: 0x10",end:"32-bit",description:"Port Bit Set/Reset Register",longDescription:"Atomic set/reset of ODR bits. Write 1 to set or reset.",features:["Atomic operation","No read-modify-write needed"]},{id:"gpioa_brr",name:"BRR",start:"Offset: 0x14",end:"32-bit",description:"Port Bit Reset Register",longDescription:"Atomic reset of ODR bits. Write 1 to reset.",features:["Atomic reset"]},{id:"gpioa_lckr",name:"LCKR",start:"Offset: 0x18",end:"32-bit",description:"Port Configuration Lock Register",longDescription:"Locks the configuration of the port bits until next reset.",features:["Prevents accidental config changes"]}]},{id:"gpiob",name:"GPIOB",start:"0x4001 0C00",end:"0x4001 0FFF",longDescription:"General Purpose I/O Port B.",features:["16 pins","Push-pull/Open-drain"],children:[{id:"gpiob_crl",name:"CRL",start:"Offset: 0x00",end:"32-bit",description:"Port Configuration Register Low",longDescription:"Configures pins 0-7 (Mode and CNF bits).",features:["Mode: Input/Output","CNF: Push-pull/Open-drain/Analog"]},{id:"gpiob_crh",name:"CRH",start:"Offset: 0x04",end:"32-bit",description:"Port Configuration Register High",longDescription:"Configures pins 8-15 (Mode and CNF bits).",features:["Mode: Input/Output","CNF: Push-pull/Open-drain/Analog"]},{id:"gpiob_idr",name:"IDR",start:"Offset: 0x08",end:"32-bit",description:"Port Input Data Register",longDescription:"Read-only register containing the input value of the corresponding I/O port.",features:["Read-only","Reflects pin state"]},{id:"gpiob_odr",name:"ODR",start:"Offset: 0x0C",end:"32-bit",description:"Port Output Data Register",longDescription:"Read/Write register. Writing to this register sets the output value of the pins.",features:["Read/Write","Sets output level"]},{id:"gpiob_bsrr",name:"BSRR",start:"Offset: 0x10",end:"32-bit",description:"Port Bit Set/Reset Register",longDescription:"Atomic set/reset of ODR bits. Write 1 to set or reset.",features:["Atomic operation","No read-modify-write needed"]},{id:"gpiob_brr",name:"BRR",start:"Offset: 0x14",end:"32-bit",description:"Port Bit Reset Register",longDescription:"Atomic reset of ODR bits. Write 1 to reset.",features:["Atomic reset"]},{id:"gpiob_lckr",name:"LCKR",start:"Offset: 0x18",end:"32-bit",description:"Port Configuration Lock Register",longDescription:"Locks the configuration of the port bits until next reset.",features:["Prevents accidental config changes"]}]},{id:"gpioc",name:"GPIOC",start:"0x4001 1000",end:"0x4001 13FF",longDescription:"General Purpose I/O Port C.",features:["16 pins","Push-pull/Open-drain"],children:[{id:"gpioc_crl",name:"CRL",start:"Offset: 0x00",end:"32-bit",description:"Port Configuration Register Low",longDescription:"Configures pins 0-7.",features:["Mode: Input/Output","CNF: Push-pull/Open-drain/Analog"]},{id:"gpioc_crh",name:"CRH",start:"Offset: 0x04",end:"32-bit",description:"Port Configuration Register High",longDescription:"Configures pins 8-15.",features:["Mode: Input/Output","CNF: Push-pull/Open-drain/Analog"]},{id:"gpioc_idr",name:"IDR",start:"Offset: 0x08",end:"32-bit",description:"Port Input Data Register",longDescription:"Read-only input data.",features:["Read-only"]},{id:"gpioc_odr",name:"ODR",start:"Offset: 0x0C",end:"32-bit",description:"Port Output Data Register",longDescription:"Read/Write output data.",features:["Read/Write"]},{id:"gpioc_bsrr",name:"BSRR",start:"Offset: 0x10",end:"32-bit",description:"Port Bit Set/Reset Register",longDescription:"Atomic set/reset.",features:["Atomic operation"]},{id:"gpioc_brr",name:"BRR",start:"Offset: 0x14",end:"32-bit",description:"Port Bit Reset Register",longDescription:"Atomic reset.",features:["Atomic reset"]},{id:"gpioc_lckr",name:"LCKR",start:"Offset: 0x18",end:"32-bit",description:"Port Configuration Lock Register",longDescription:"Locks configuration.",features:["Lock mechanism"]}]},{id:"gpiod",name:"GPIOD",start:"0x4001 1400",end:"0x4001 17FF",longDescription:"General Purpose I/O Port D.",features:["16 pins","Push-pull/Open-drain"],children:[{id:"gpiod_crl",name:"CRL",start:"Offset: 0x00",end:"32-bit",description:"Port Configuration Register Low",longDescription:"Configures pins 0-7.",features:["Mode: Input/Output","CNF: Push-pull/Open-drain/Analog"]},{id:"gpiod_crh",name:"CRH",start:"Offset: 0x04",end:"32-bit",description:"Port Configuration Register High",longDescription:"Configures pins 8-15.",features:["Mode: Input/Output","CNF: Push-pull/Open-drain/Analog"]},{id:"gpiod_idr",name:"IDR",start:"Offset: 0x08",end:"32-bit",description:"Port Input Data Register",longDescription:"Read-only input data.",features:["Read-only"]},{id:"gpiod_odr",name:"ODR",start:"Offset: 0x0C",end:"32-bit",description:"Port Output Data Register",longDescription:"Read/Write output data.",features:["Read/Write"]},{id:"gpiod_bsrr",name:"BSRR",start:"Offset: 0x10",end:"32-bit",description:"Port Bit Set/Reset Register",longDescription:"Atomic set/reset.",features:["Atomic operation"]},{id:"gpiod_brr",name:"BRR",start:"Offset: 0x14",end:"32-bit",description:"Port Bit Reset Register",longDescription:"Atomic reset.",features:["Atomic reset"]},{id:"gpiod_lckr",name:"LCKR",start:"Offset: 0x18",end:"32-bit",description:"Port Configuration Lock Register",longDescription:"Locks configuration.",features:["Lock mechanism"]}]},{id:"gpioe",name:"GPIOE",start:"0x4001 1800",end:"0x4001 1BFF",longDescription:"General Purpose I/O Port E.",features:["16 pins","Push-pull/Open-drain"],children:[{id:"gpioe_crl",name:"CRL",start:"Offset: 0x00",end:"32-bit",description:"Port Configuration Register Low",longDescription:"Configures pins 0-7.",features:["Mode: Input/Output","CNF: Push-pull/Open-drain/Analog"]},{id:"gpioe_crh",name:"CRH",start:"Offset: 0x04",end:"32-bit",description:"Port Configuration Register High",longDescription:"Configures pins 8-15.",features:["Mode: Input/Output","CNF: Push-pull/Open-drain/Analog"]},{id:"gpioe_idr",name:"IDR",start:"Offset: 0x08",end:"32-bit",description:"Port Input Data Register",longDescription:"Read-only input data.",features:["Read-only"]},{id:"gpioe_odr",name:"ODR",start:"Offset: 0x0C",end:"32-bit",description:"Port Output Data Register",longDescription:"Read/Write output data.",features:["Read/Write"]},{id:"gpioe_bsrr",name:"BSRR",start:"Offset: 0x10",end:"32-bit",description:"Port Bit Set/Reset Register",longDescription:"Atomic set/reset.",features:["Atomic operation"]},{id:"gpioe_brr",name:"BRR",start:"Offset: 0x14",end:"32-bit",description:"Port Bit Reset Register",longDescription:"Atomic reset.",features:["Atomic reset"]},{id:"gpioe_lckr",name:"LCKR",start:"Offset: 0x18",end:"32-bit",description:"Port Configuration Lock Register",longDescription:"Locks configuration.",features:["Lock mechanism"]}]},{id:"adc1",name:"ADC1",start:"0x4001 2400",end:"0x4001 27FF",longDescription:"Analog to Digital Converter 1.",features:["12-bit resolution","1us conversion","DMA support"]},{id:"adc2",name:"ADC2",start:"0x4001 2800",end:"0x4001 2BFF",longDescription:"Analog to Digital Converter 2.",features:["12-bit resolution","Dual mode with ADC1"]},{id:"tim1",name:"TIM1",start:"0x4001 2C00",end:"0x4001 2FFF",longDescription:"Advanced Control Timer.",features:["16-bit","Dead-time insertion","Motor control"]},{id:"spi1",name:"SPI1",start:"0x4001 3000",end:"0x4001 33FF",longDescription:"Serial Peripheral Interface 1.",features:["High speed","Full-duplex"]},{id:"usart1",name:"USART1",start:"0x4001 3800",end:"0x4001 3BFF",longDescription:"Universal Synchronous Asynchronous Receiver Transmitter 1. High speed interface.",features:["High speed","Smartcard mode","IrDA","LIN"],children:[{id:"usart1_sr",name:"SR",start:"Offset: 0x00",end:"32-bit",description:"Status Register",longDescription:"Flags for various USART events.",features:["TXE (Transmit Empty)","RXNE (Read Data Not Empty)","TC (Transmission Complete)"]},{id:"usart1_dr",name:"DR",start:"Offset: 0x04",end:"32-bit",description:"Data Register",longDescription:"Contains the received or transmitted data character.",features:["9-bit or 8-bit data","Read for RX, Write for TX"]},{id:"usart1_brr",name:"BRR",start:"Offset: 0x08",end:"32-bit",description:"Baud Rate Register",longDescription:"Stores the division factor for the baud rate generator.",features:["Mantissa (12-bit)","Fraction (4-bit)"]},{id:"usart1_cr1",name:"CR1",start:"Offset: 0x0C",end:"32-bit",description:"Control Register 1",longDescription:"Main control register for USART.",features:["UE (USART Enable)","TE/RE (Transmitter/Receiver Enable)","RXNEIE/TXEIE (Interrupts)"]},{id:"usart1_cr2",name:"CR2",start:"Offset: 0x10",end:"32-bit",description:"Control Register 2",longDescription:"Configuration for STOP bits and clock.",features:["STOP bits","CLKEN (Clock Enable)"]},{id:"usart1_cr3",name:"CR3",start:"Offset: 0x14",end:"32-bit",description:"Control Register 3",longDescription:"Configuration for DMA and hardware flow control.",features:["DMAT/DMAR (DMA Enable)","CTSE/RTSE (Flow Control)"]},{id:"usart1_gtpr",name:"GTPR",start:"Offset: 0x18",end:"32-bit",description:"Guard Time and Prescaler",longDescription:"Used for Smartcard mode.",features:["PSC (Prescaler)","GT (Guard Time)"]}]}]},{id:"b2_reserved_2",name:"Reserved",start:"0x4001 4000",end:"0x4001 7FFF",type:"reserved",heightWeight:.5},{id:"b2_ahb",name:"AHB Bus",start:"0x4001 8000",end:"0x5003 FFFF",color:"var(--ctp-teal)",description:"High Perf",type:"region",heightWeight:1.5,children:[{id:"dma1",name:"DMA1",start:"0x4002 0000",end:"0x4002 03FF"},{id:"dma2",name:"DMA2",start:"0x4002 0400",end:"0x4002 07FF"},{id:"rcc",name:"RCC",start:"0x4002 1000",end:"0x4002 13FF",longDescription:"Reset and Clock Control. Manages the system clock generation and distribution.",features:["System Clock (SYSCLK)","Peripheral Clocks","Reset Control"],children:[{id:"rcc_cr",name:"CR",start:"Offset: 0x00",end:"32-bit",description:"Clock Control Register",longDescription:"HSI, HSE, PLL clock enable and ready flags.",features:["HSI ON/OFF","HSE ON/OFF","PLL ON/OFF"]},{id:"rcc_cfgr",name:"CFGR",start:"Offset: 0x04",end:"32-bit",description:"Clock Configuration Register",longDescription:"Configures system clock source, AHB/APB prescalers.",features:["SW (System Clock Switch)","HPRE (AHB Prescaler)","PPRE1/2 (APB Prescalers)"]},{id:"rcc_cir",name:"CIR",start:"Offset: 0x08",end:"32-bit",description:"Clock Interrupt Register",longDescription:"Manages clock interrupts (LSI/LSE/HSI/HSE/PLL ready).",features:["Clock Ready Interrupts","Clear Flags"]},{id:"rcc_apb2rstr",name:"APB2RSTR",start:"Offset: 0x0C",end:"32-bit",description:"APB2 Peripheral Reset Register",longDescription:"Resets peripherals on APB2 bus.",features:["GPIO Reset","ADC Reset","SPI1/USART1 Reset"]},{id:"rcc_apb1rstr",name:"APB1RSTR",start:"Offset: 0x10",end:"32-bit",description:"APB1 Peripheral Reset Register",longDescription:"Resets peripherals on APB1 bus.",features:["TIM2-4 Reset","WWDG Reset","SPI2/USART2/3 Reset"]},{id:"rcc_ahbenr",name:"AHBENR",start:"Offset: 0x14",end:"32-bit",description:"AHB Peripheral Clock Enable",longDescription:"Enables clock for AHB peripherals.",features:["DMA1/2 EN","SRAM EN","FLITF EN"]},{id:"rcc_apb2enr",name:"APB2ENR",start:"Offset: 0x18",end:"32-bit",description:"APB2 Peripheral Clock Enable",longDescription:"Enables clock for APB2 peripherals.",features:["AFIO EN","GPIO A-E EN","ADC1/2 EN"]},{id:"rcc_apb1enr",name:"APB1ENR",start:"Offset: 0x1C",end:"32-bit",description:"APB1 Peripheral Clock Enable",longDescription:"Enables clock for APB1 peripherals.",features:["TIM2-4 EN","WWDG EN","SPI2/USART2/3 EN"]},{id:"rcc_bdcr",name:"BDCR",start:"Offset: 0x20",end:"32-bit",description:"Backup Domain Control",longDescription:"Configures the LSE oscillator and RTC clock source.",features:["LSE ON/OFF","RTCSEL","RTCEN"]},{id:"rcc_csr",name:"CSR",start:"Offset: 0x24",end:"32-bit",description:"Control/Status Register",longDescription:"LSI control and Reset flags.",features:["LSION","RMVF (Remove Reset Flags)","Reset Source Flags"]}]},{id:"flash_if",name:"Flash Interface",start:"0x4002 2000",end:"0x4002 23FF"},{id:"crc",name:"CRC",start:"0x4002 3000",end:"0x4002 33FF"},{id:"fsmc",name:"FSMC",start:"0xA000 0000",end:"0xA000 0FFF",description:"Flexible Static Memory Controller"}]}]},{id:"block3_5",name:"Block 3-5",start:"0x6000 0000",end:"0x9FFF FFFF",color:"var(--ctp-surface2)",type:"reserved",description:"Reserved",heightWeight:1},{id:"block6",name:"Block 6",start:"0xA000 0000",end:"0xBFFF FFFF",color:"var(--ctp-surface2)",type:"reserved",description:"Reserved",heightWeight:1},{id:"block7",name:"Block 7 - Cortex-M3",start:"0xE000 0000",end:"0xFFFF FFFF",color:"var(--ctp-lavender)",type:"block",heightWeight:1.5,children:[{id:"itm",name:"ITM",start:"0xE000 0000",end:"0xE000 0FFF"},{id:"dwt",name:"DWT",start:"0xE000 1000",end:"0xE000 1FFF"},{id:"fpb",name:"FPB",start:"0xE000 2000",end:"0xE000 2FFF"},{id:"nvic",name:"NVIC",start:"0xE000 E100",end:"0xE000 E4EF"},{id:"scb",name:"SCB",start:"0xE000 ED00",end:"0xE000 ED3F"},{id:"systick",name:"SysTick",start:"0xE000 E010",end:"0xE000 E01F"}]}],xe={class:"connector-layer"},Ce={class:"stack-container"},be=["onClick"],_e={class:"cell-content"},De={class:"cell-main"},ye={class:"cell-name"},Oe={key:0,class:"cell-desc"},Pe={class:"addr-tag top"},Ae={class:"addr-tag bottom"},ke={key:0,class:"column-header"},Be={key:1,class:"stack-container"},Se=["onClick"],Ie={class:"cell-content"},Ee={class:"cell-main"},Le={class:"cell-name"},Me={key:0,class:"cell-desc"},we={class:"addr-tag top"},We={class:"addr-tag bottom"},Te={key:2,class:"empty-state"},Ne={key:0,class:"column-header"},He={key:1,class:"list-container"},Ge=["onClick"],$e={class:"detail-info"},Ue={class:"detail-name"},Ke={class:"detail-addr"},ze={key:2,class:"empty-state"},Ve={key:0,class:"column-header"},Xe={class:"subtitle"},qe={key:1,class:"list-container"},Ye=["onClick"],Ze={class:"detail-info"},je={class:"detail-name"},Je={class:"detail-addr"},Qe={class:"info-card"},et={class:"info-header"},tt={class:"info-addr"},it={class:"info-body"},nt={class:"info-desc"},st={key:0,class:"info-features"},rt={key:3,class:"empty-state"},ot={key:0,class:"column-header"},at={class:"info-card"},lt={class:"info-header"},dt={class:"info-addr"},ct={class:"info-body"},ut={class:"info-desc"},pt={key:0,class:"info-features"},ft={key:2,class:"empty-state"},gt=fe({__name:"MemoryMap",setup(vt){const f=g(null),p=g(null),s=g(null),l=g(null),C=g(window.innerWidth),W=g(new Map),T=g(new Map),N=g(new Map),z=g(new Map),H=g(null),G=g(null),L=g(null),$=g(null),B=g(null),V=g(null),X=g(null),q=g(null),Y=g(null),Q=P(()=>f.value?.children||[]),ee=P(()=>p.value?.children||[]),U=P(()=>s.value?.children||[]),m=P(()=>l.value?4:s.value?3:p.value?2:f.value?1:0),te=P(()=>m.value<=1?!1:m.value===2?C.value<1200:m.value===3?C.value<1600:m.value===4?C.value<1800:!1),ie=P(()=>m.value<=2?!1:m.value===3?C.value<1300:m.value===4?C.value<1500:!1),ne=P(()=>m.value<=3?!1:m.value===4?C.value<1600:!1),se=i=>{i.type!=="reserved"&&(f.value?.id===i.id?m.value>1?(p.value=null,s.value=null):(f.value=null,p.value=null,s.value=null):(f.value=i,p.value=null,s.value=null),K(()=>{const n=W.value.get(i.id);n&&n.scrollIntoView({behavior:"smooth",block:"center",inline:"nearest"})}))},re=i=>{i.type!=="reserved"&&(p.value?.id===i.id?(m.value>2||(p.value=null),s.value=null):(p.value=i,s.value=null),K(()=>{const n=T.value.get(i.id);n&&n.scrollIntoView({behavior:"smooth",block:"center",inline:"nearest"})}))},oe=i=>{s.value?.id===i.id?(m.value>3||(s.value=null),l.value=null):(s.value=i,l.value=null),K(()=>{const n=N.value.get(i.id);n&&n.scrollIntoView({behavior:"smooth",block:"center",inline:"nearest"})})},ae=i=>{l.value=i},Z=i=>{i===0&&m.value>1?(p.value=null,s.value=null,l.value=null):i===1&&m.value>2?(s.value=null,l.value=null):i===2&&m.value>3&&(l.value=null)},M=(i,n,e,c,S,I)=>{const u=Math.abs(e-i)*.5,h=`M ${i} ${n} C ${i+u} ${n}, ${e-u} ${c}, ${e} ${c}`,v=`L ${e} ${c+I} C ${e-u} ${c+I}, ${i+u} ${n+S}, ${i} ${n+S} Z`;return h+" "+v},R=()=>{if(!B.value)return;const i=B.value.getBoundingClientRect(),n=(u,h)=>{u&&(h?(u.setAttribute("d",h),u.style.display="block"):u.style.display="none")};let e="";if(f.value&&H.value){const u=W.value.get(f.value.id),h=H.value;if(u&&h){const v=u.getBoundingClientRect(),d=h.getBoundingClientRect(),b=v.right-i.left,_=v.top-i.top,D=v.height,y=d.left-i.left,O=d.top-i.top,E=d.height;d.width>0&&d.height>0&&(e=M(b,_,y,O,D,E))}}n(V.value,e);let c="";if(p.value&&G.value){const u=T.value.get(p.value.id),h=G.value;if(u&&h){const v=u.getBoundingClientRect(),d=h.getBoundingClientRect(),b=v.right-i.left,_=v.top-i.top,D=v.height,y=d.left-i.left,O=d.top-i.top,E=d.height;d.width>0&&d.height>0&&(c=M(b,_,y,O,D,E))}}n(X.value,c);let S="";if(s.value&&L.value){const u=N.value.get(s.value.id),h=L.value;if(u&&h){const v=u.getBoundingClientRect(),d=h.getBoundingClientRect(),b=v.right-i.left,_=v.top-i.top,D=v.height,y=d.left-i.left,O=d.top-i.top,E=d.height;if(d.width>0&&d.height>0){const pe=s.value.children&&s.value.children.length>0;S=M(b,_,y,O,D,pe?E:100)}}}n(q.value,S);let I="";if(l.value&&$.value){const u=z.value.get(l.value.id),h=$.value;if(u&&h){const v=u.getBoundingClientRect(),d=h.getBoundingClientRect(),b=v.right-i.left,_=v.top-i.top,D=v.height,y=d.left-i.left,O=d.top-i.top;d.width>0&&d.height>0&&(I=M(b,_,y,O,D,100))}}n(Y.value,I)},le=(i,n)=>{i&&W.value.set(n,i)},de=(i,n)=>{i&&T.value.set(n,i)},ce=(i,n)=>{i&&N.value.set(n,i)},ue=(i,n)=>{i&&z.value.set(n,i)};let w=null;return ge(()=>{R(),window.addEventListener("resize",()=>{C.value=window.innerWidth,R()}),B.value&&(w=new ResizeObserver(()=>{R()}),w.observe(B.value)),window.addEventListener("scroll",R,!0)}),ve(()=>{w&&w.disconnect(),window.removeEventListener("resize",R),window.removeEventListener("scroll",R,!0)}),he([f,p,s,l],()=>{const i=performance.now(),n=1e3,e=c=>{c-i<n?(R(),requestAnimationFrame(e)):R()};requestAnimationFrame(e)}),(i,n)=>(o(),r("div",{class:"visualizer-wrapper",ref_key:"containerRef",ref:B},[(o(),r("svg",xe,[t("path",{ref_key:"path0to1Ref",ref:V,class:"connector-path"},null,512),t("path",{ref_key:"path1to2Ref",ref:X,class:"connector-path"},null,512),t("path",{ref_key:"path2to3Ref",ref:q,class:"connector-path"},null,512),t("path",{ref_key:"path3to4Ref",ref:Y,class:"connector-path"},null,512)])),t("div",{class:F(["layout-spacer",{collapsed:f.value}])},null,2),t("div",{class:F(["column level-0 sticky-column",{compressed:te.value}]),onClick:n[0]||(n[0]=e=>Z(0))},[n[2]||(n[2]=t("div",{class:"column-header"},[t("h3",null,"Global Map"),t("span",{class:"subtitle"},"4GB Space")],-1)),t("div",Ce,[(o(!0),r(A,null,k(me(Re),e=>(o(),r("div",{key:e.id,ref_for:!0,ref:c=>le(c,e.id),class:F(["memory-cell",[e.type,{active:f.value?.id===e.id},{dimmed:f.value&&f.value.id!==e.id}]]),onClick:J(c=>se(e),["stop"]),style:j({"--cell-color":e.color,"--flex-weight":e.heightWeight||1})},[t("div",_e,[t("div",De,[t("span",ye,a(e.name),1),e.description&&e.heightWeight&&e.heightWeight>1?(o(),r("span",Oe,a(e.description),1)):x("",!0)]),t("div",Pe,a(e.end),1),t("div",Ae,a(e.start),1)])],14,be))),128))])],2),t("div",{class:F(["column level-1 sticky-column",{visible:f.value,compressed:ie.value}]),onClick:n[1]||(n[1]=e=>Z(1))},[f.value?(o(),r("div",ke,[t("h3",null,a(f.value.name),1),n[3]||(n[3]=t("span",{class:"subtitle"},"Sub-regions",-1))])):x("",!0),f.value?(o(),r("div",Be,[t("div",{class:"content-wrapper",ref_key:"level1ContainerRef",ref:H},[(o(!0),r(A,null,k(Q.value,e=>(o(),r("div",{key:e.id,ref_for:!0,ref:c=>de(c,e.id),class:F(["memory-cell",[e.type,{active:p.value?.id===e.id},{dimmed:p.value&&p.value.id!==e.id}]]),onClick:J(c=>re(e),["stop"]),style:j({"--cell-color":e.color||f.value.color,"--flex-weight":e.heightWeight||1})},[t("div",Ie,[t("div",Ee,[t("span",Le,a(e.name),1),e.description&&e.heightWeight&&e.heightWeight>=1?(o(),r("span",Me,a(e.description),1)):x("",!0)]),t("div",we,a(e.end),1),t("div",We,a(e.start),1)])],14,Se))),128))],512)])):(o(),r("div",Te,[...n[4]||(n[4]=[t("span",null,"Select a block to expand",-1)])]))],2),t("div",{class:F(["column level-2",{visible:p.value,compressed:ne.value}])},[p.value?(o(),r("div",Ne,[t("h3",null,a(p.value.name),1),n[5]||(n[5]=t("span",{class:"subtitle"},"Details",-1))])):x("",!0),p.value?(o(),r("div",He,[t("div",{class:"content-wrapper",ref_key:"level2ContainerRef",ref:G},[(o(!0),r(A,null,k(ee.value,e=>(o(),r("div",{key:e.id,ref_for:!0,ref:c=>ce(c,e.id),class:F(["detail-item",{active:s.value?.id===e.id}]),onClick:c=>oe(e)},[t("div",$e,[t("span",Ue,a(e.name),1),t("span",Ke,a(e.start),1)]),n[6]||(n[6]=t("div",{class:"detail-bar"},null,-1))],10,Ge))),128))],512)])):(o(),r("div",ze,[...n[7]||(n[7]=[t("span",null,"Select a region to view details",-1)])]))],2),t("div",{class:F(["column level-3",{visible:s.value}])},[s.value?(o(),r("div",Ve,[t("h3",null,a(s.value.name),1),t("span",Xe,a(U.value.length>0?"Registers":"Information"),1)])):x("",!0),s.value&&U.value.length>0?(o(),r("div",qe,[t("div",{class:"content-wrapper",ref_key:"level3ContainerRef",ref:L},[(o(!0),r(A,null,k(U.value,e=>(o(),r("div",{key:e.id,ref_for:!0,ref:c=>ue(c,e.id),class:F(["detail-item",{active:l.value?.id===e.id}]),onClick:c=>ae(e)},[t("div",Ze,[t("span",je,a(e.name),1),t("span",Je,a(e.start),1)]),n[8]||(n[8]=t("div",{class:"detail-bar"},null,-1))],10,Ye))),128))],512)])):s.value?(o(),r("div",{key:2,class:"info-panel",ref_key:"level3ContainerRef",ref:L},[t("div",Qe,[t("div",et,[t("h4",null,a(s.value.name),1),t("span",tt,a(s.value.start)+" - "+a(s.value.end),1)]),t("div",it,[t("p",nt,a(s.value.longDescription||s.value.description||"No detailed description available."),1),s.value.features?(o(),r("div",st,[n[9]||(n[9]=t("h5",null,"Key Features",-1)),t("ul",null,[(o(!0),r(A,null,k(s.value.features,e=>(o(),r("li",{key:e},a(e),1))),128))])])):x("",!0)])])],512)):(o(),r("div",rt,[...n[10]||(n[10]=[t("span",null,"Select an item to view details",-1)])]))],2),t("div",{class:F(["column level-4",{visible:l.value}])},[l.value?(o(),r("div",ot,[t("h3",null,a(l.value.name),1),n[11]||(n[11]=t("span",{class:"subtitle"},"Register Info",-1))])):x("",!0),l.value?(o(),r("div",{key:1,class:"info-panel",ref_key:"level4ContainerRef",ref:$},[t("div",at,[t("div",lt,[t("h4",null,a(l.value.name),1),t("span",dt,a(l.value.start),1)]),t("div",ct,[t("p",ut,a(l.value.longDescription||l.value.description),1),l.value.features?(o(),r("div",pt,[n[12]||(n[12]=t("h5",null,"Details",-1)),t("ul",null,[(o(!0),r(A,null,k(l.value.features,e=>(o(),r("li",{key:e},a(e),1))),128))])])):x("",!0)])])],512)):(o(),r("div",ft,[...n[13]||(n[13]=[t("span",null,"Select a register",-1)])]))],2),t("div",{class:F(["layout-spacer",{collapsed:f.value}])},null,2)],512))}}),Ft=Fe(gt,[["__scopeId","data-v-8b1e2180"]]);export{Ft as default};
