#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Thu Aug 30 11:05:36 2018
# Process ID: 14088
# Current directory: C:/Users/jbu021/Soc_FPGA/Project1_JBui
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5368 C:\Users\jbu021\Soc_FPGA\Project1_JBui\Project1_JBui.xpr
# Log file: C:/Users/jbu021/Soc_FPGA/Project1_JBui/vivado.log
# Journal file: C:/Users/jbu021/Soc_FPGA/Project1_JBui\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jbu021/Soc_FPGA/Project1_JBui/Project1_JBui.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 842.703 ; gain = 165.621
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 30 13:22:04 2018...
