
*** Running vivado
    with args -log BlockDesign_axi_dynclk_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BlockDesign_axi_dynclk_0_0.tcl



****** Vivado v2020.3 (64-bit)
  **** SW Build 3173277 on Wed Apr  7 05:07:49 MDT 2021
  **** IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source BlockDesign_axi_dynclk_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/Microsoft Edge/my_fpga/Vivado/custom_ip/ip_repo/AXI_VIP_Frame_Difference_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Microsoft Edge/my_fpga/Vivado/Target_Detection/IP_DIY'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'I:/Xilinx/Vivado/2020.3/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BlockDesign_axi_dynclk_0_0
WARNING: [IP_Flow 19-2406] Cannot identify part xc7z020clg400-1
Command: synth_design -top BlockDesign_axi_dynclk_0_0 -part xcvc1802-viva1596-1LHP-i-L -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
F:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.srcs/sources_1/bd/BlockDesign/ip/BlockDesign_axi_dynclk_0_0/BlockDesign_axi_dynclk_0_0.xci

INFO: [IP_Flow 19-2162] IP 'BlockDesign_axi_dynclk_0_0' is locked:
* IP 'BlockDesign_axi_dynclk_0_0' does not support the current project part 'xcvc1802-viva1596-1LHP-i-L'. Note that part differences may result in undefined behavior.
Attempting to get a license for feature 'Synthesis' and/or device 'xcvc1802'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvc1802'
INFO: [Device 21-403] Loading part xcvc1802-viva1596-1LHP-i-L
WARNING: [Device 21-713] Unknown Tile Type, SLL, given for group, SLL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11500
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1532.746 ; gain = 260.652
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port rst is neither a static name nor a globally static expression [f:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.srcs/sources_1/bd/BlockDesign/ipshared/ab26/src/axi_dynclk.vhd:225]
WARNING: [Synth 8-1565] actual for formal port s1_clkout0 is neither a static name nor a globally static expression [f:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.srcs/sources_1/bd/BlockDesign/ipshared/ab26/src/axi_dynclk.vhd:227]
WARNING: [Synth 8-1565] actual for formal port s1_clkfbout is neither a static name nor a globally static expression [f:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.srcs/sources_1/bd/BlockDesign/ipshared/ab26/src/axi_dynclk.vhd:228]
WARNING: [Synth 8-1565] actual for formal port s1_lock is neither a static name nor a globally static expression [f:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.srcs/sources_1/bd/BlockDesign/ipshared/ab26/src/axi_dynclk.vhd:230]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_axi_dynclk_0_0' [f:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.srcs/sources_1/bd/BlockDesign/ip/BlockDesign_axi_dynclk_0_0/synth/BlockDesign_axi_dynclk_0_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADD_BUFMR bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'axi_dynclk' declared at 'f:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.srcs/sources_1/bd/BlockDesign/ipshared/ab26/src/axi_dynclk.vhd:10' bound to instance 'U0' of component 'axi_dynclk' [f:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.srcs/sources_1/bd/BlockDesign/ip/BlockDesign_axi_dynclk_0_0/synth/BlockDesign_axi_dynclk_0_0.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_dynclk' [f:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.srcs/sources_1/bd/BlockDesign/ipshared/ab26/src/axi_dynclk.vhd:57]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_dynclk_S00_AXI' declared at 'f:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.srcs/sources_1/bd/BlockDesign/ipshared/ab26/src/axi_dynclk_S00_AXI.vhd:5' bound to instance 'axi_dynclk_S00_AXI_inst' of component 'axi_dynclk_S00_AXI' [f:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.srcs/sources_1/bd/BlockDesign/ipshared/ab26/src/axi_dynclk.vhd:147]
INFO: [Synth 8-638] synthesizing module 'axi_dynclk_S00_AXI' [f:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.srcs/sources_1/bd/BlockDesign/ipshared/ab26/src/axi_dynclk_S00_AXI.vhd:93]
INFO: [Synth 8-226] default block is never used [f:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.srcs/sources_1/bd/BlockDesign/ipshared/ab26/src/axi_dynclk_S00_AXI.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'axi_dynclk_S00_AXI' (1#1) [f:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.srcs/sources_1/bd/BlockDesign/ipshared/ab26/src/axi_dynclk_S00_AXI.vhd:93]
INFO: [Synth 8-113] binding component instance 'BUFIO_inst' to cell 'BUFIO' [f:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.srcs/sources_1/bd/BlockDesign/ipshared/ab26/src/axi_dynclk.vhd:198]
	Parameter BUFR_DIVIDE bound to: 5 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [f:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.srcs/sources_1/bd/BlockDesign/ipshared/ab26/src/axi_dynclk.vhd:204]
	Parameter DIV_F bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'mmcme2_drp' declared at 'f:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.srcs/sources_1/bd/BlockDesign/ipshared/ab26/src/mmcme2_drp.v:50' bound to instance 'Inst_mmcme2_drp' of component 'mmcme2_drp' [f:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.srcs/sources_1/bd/BlockDesign/ipshared/ab26/src/axi_dynclk.vhd:218]
INFO: [Synth 8-6157] synthesizing module 'mmcme2_drp' [f:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.srcs/sources_1/bd/BlockDesign/ipshared/ab26/src/mmcme2_drp.v:50]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [I:/Xilinx/Vivado/2020.3/scripts/rt/data/unisim_comp.v:60268]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [I:/Xilinx/Vivado/2020.3/scripts/rt/data/unisim_comp.v:60268]
INFO: [Synth 8-6155] done synthesizing module 'mmcme2_drp' (3#1) [f:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.srcs/sources_1/bd/BlockDesign/ipshared/ab26/src/mmcme2_drp.v:50]
INFO: [Synth 8-256] done synthesizing module 'axi_dynclk' (4#1) [f:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.srcs/sources_1/bd/BlockDesign/ipshared/ab26/src/axi_dynclk.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign_axi_dynclk_0_0' (5#1) [f:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.srcs/sources_1/bd/BlockDesign/ip/BlockDesign_axi_dynclk_0_0/synth/BlockDesign_axi_dynclk_0_0.vhd:86]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1595.824 ; gain = 323.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1613.672 ; gain = 341.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1613.672 ; gain = 341.578
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1625.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/BUFIO_inst' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'VERSAL_AI_CORE'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
WARNING: [Netlist 29-179] The Dynamic Reconfiguration Ports (DADDR, DCLK, DEN, DI, DWE) are connected on MMCM/PLL instance 'U0/Inst_mmcme2_drp/mmcm_adv_inst'. DRP data, address and features may have changed, leading to simulation and behavioral differences in the targeted device. If dynamic reconfiguration is intended to be used in the design, it is suggested to update the design to use the proper MMCME3_ADV component and make any necessary design changes to get the desired results.
WARNING: [Netlist 29-389] Instance 'U0/Inst_mmcme2_drp/mmcm_adv_inst' of type 'MMCME2_ADV' is being converted to 'MMCME5'. A generic scaling factor is being applied in order to retarget older MMCM settings to the new cell type. It is recommended instead to use clocking wizard or directly instantiate the 'MMCME5' cell to obtain optimal settings for the target part.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1792.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFIO => BUFGCE: 1 instance 
  MMCME2_ADV => MMCME5: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.446 . Memory (MB): peak = 1813.125 ; gain = 20.867
load Versal unisim library
load Versal unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1813.125 ; gain = 541.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvc1802-viva1596-1LHP-i-L
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1813.125 ; gain = 541.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1813.125 ; gain = 541.031
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'mmcme2_drp'
INFO: [Synth 8-802] inferred FSM for state register 'clk_state_reg' in module 'axi_dynclk'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RESTART |                        000000001 |                             0001
               WAIT_LOCK |                        000000010 |                             0010
                WAIT_SEN |                        000000100 |                             0011
                 ADDRESS |                        000001000 |                             0100
             WAIT_A_DRDY |                        000010000 |                             0101
                 BITMASK |                        000100000 |                             0110
                  BITSET |                        001000000 |                             0111
                   WRITE |                        010000000 |                             1000
               WAIT_DRDY |                        100000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'mmcme2_drp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                            00001 |                              000
             wait_locked |                            00010 |                              001
                 wait_en |                            00100 |                              010
               wait_srdy |                            01000 |                              011
                 enabled |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clk_state_reg' using encoding 'one-hot' in module 'axi_dynclk'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1813.125 ; gain = 541.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   8 Input   32 Bit        Muxes := 7     
	   9 Input   16 Bit        Muxes := 1     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 5     
	   9 Input    7 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 5     
	   9 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1600 (col length:164)
BRAMs: 1600 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1813.125 ; gain = 541.031
---------------------------------------------------------------------------------
INFO: [Device 21-2210] 2 Level speed models with no predriver populated from models with predrivers.  Count = 65
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:52 . Memory (MB): peak = 2678.398 ; gain = 1406.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:52 . Memory (MB): peak = 2678.398 ; gain = 1406.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:01:52 . Memory (MB): peak = 2707.023 ; gain = 1434.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:01:59 . Memory (MB): peak = 2707.023 ; gain = 1434.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:01:59 . Memory (MB): peak = 2707.023 ; gain = 1434.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:01:59 . Memory (MB): peak = 2707.023 ; gain = 1434.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:01:59 . Memory (MB): peak = 2707.023 ; gain = 1434.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:01:59 . Memory (MB): peak = 2707.023 ; gain = 1434.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:01:59 . Memory (MB): peak = 2707.023 ; gain = 1434.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFIO      |     1|
|2     |BUFR       |     1|
|3     |LUT1       |     3|
|4     |LUT2       |    10|
|5     |LUT3       |    42|
|6     |LUT4       |    37|
|7     |LUT5       |    94|
|8     |LUT6       |    70|
|10    |MMCME2_ADV |     1|
|11    |FDRE       |   325|
|12    |FDSE       |    23|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:01:59 . Memory (MB): peak = 2707.023 ; gain = 1434.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:21 ; elapsed = 00:01:52 . Memory (MB): peak = 2707.023 ; gain = 1235.477
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:02:00 . Memory (MB): peak = 2707.023 ; gain = 1434.930
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2713.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/BUFIO_inst' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'VERSAL_AI_CORE'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
WARNING: [Netlist 29-179] The Dynamic Reconfiguration Ports (DADDR, DCLK, DEN, DI, DWE) are connected on MMCM/PLL instance 'U0/Inst_mmcme2_drp/mmcm_adv_inst'. DRP data, address and features may have changed, leading to simulation and behavioral differences in the targeted device. If dynamic reconfiguration is intended to be used in the design, it is suggested to update the design to use the proper MMCME3_ADV component and make any necessary design changes to get the desired results.
WARNING: [Netlist 29-389] Instance 'U0/Inst_mmcme2_drp/mmcm_adv_inst' of type 'MMCME2_ADV' is being converted to 'MMCME5'. A generic scaling factor is being applied in order to retarget older MMCM settings to the new cell type. It is recommended instead to use clocking wizard or directly instantiate the 'MMCME5' cell to obtain optimal settings for the target part.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-5718] GCLK Deskew mode is set to Off via param.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance U0/Inst_mmcme2_drp/mmcm_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2763.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFIO => BUFGCE: 1 instance 
  BUFR => BUFGCE_DIV: 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 1 instance 
  MMCME2_ADV => MMCME5: 1 instance 

Synth Design complete, checksum: eaefaa85
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 12 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:58 ; elapsed = 00:02:42 . Memory (MB): peak = 2763.430 ; gain = 1660.387
INFO: [Common 17-1381] The checkpoint 'F:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.runs/BlockDesign_axi_dynclk_0_0_synth_1/BlockDesign_axi_dynclk_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'F:/Microsoft Edge/my_fpga/Vivado/Target_Detection/Target_Detection.runs/BlockDesign_axi_dynclk_0_0_synth_1/BlockDesign_axi_dynclk_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BlockDesign_axi_dynclk_0_0_utilization_synth.rpt -pb BlockDesign_axi_dynclk_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 31 17:26:49 2021...
