

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:59:21 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.092 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_operator_s_fu_277  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_284  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_291  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_298  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_305  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_312  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_319  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_326  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_333  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_340  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_347  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_354  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_361  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_368  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_375  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_382  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_operator_s_fu_389  |operator_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     26|        -|        -|    -|
|Expression           |        -|     31|        0|     1579|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       17|      -|       34|     1989|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     2200|      192|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       17|     57|     2234|     3796|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        1|      2|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+---+-----+-----+
    |        Instance       |   Module   | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-----------------------+------------+---------+-------+---+-----+-----+
    |grp_operator_s_fu_277  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_284  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_291  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_298  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_305  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_312  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_319  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_326  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_333  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_340  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_347  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_354  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_361  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_368  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_375  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_382  |operator_s  |        1|      0|  2|  117|    0|
    |grp_operator_s_fu_389  |operator_s  |        1|      0|  2|  117|    0|
    +-----------------------+------------+---------+-------+---+-----+-----+
    |Total                  |            |       17|      0| 34| 1989|    0|
    +-----------------------+------------+---------+-------+---+-----+-----+

    * DSP48E: 
    +-----------------------------------------------------+--------------------------------------------------+---------------------+
    |                       Instance                      |                      Module                      |      Expression     |
    +-----------------------------------------------------+--------------------------------------------------+---------------------+
    |myproject_am_addmul_11s_12s_12s_25_1_1_U20           |myproject_am_addmul_11s_12s_12s_25_1_1            |    (i0 + i1) * i2   |
    |myproject_am_addmul_16s_11s_8ns_24_1_1_U13           |myproject_am_addmul_16s_11s_8ns_24_1_1            |    (i0 + i1) * i2   |
    |myproject_am_addmul_22s_22s_13s_37_1_1_U28           |myproject_am_addmul_22s_22s_13s_37_1_1            |    i0 * (i1 + i2)   |
    |myproject_ama_addmuladd_11s_11s_9ns_16s_20_1_1_U24   |myproject_ama_addmuladd_11s_11s_9ns_16s_20_1_1    | (i0 + i1) * i2 + i3 |
    |myproject_ama_submuladd_16s_16s_11ns_22ns_27_1_1_U4  |myproject_ama_submuladd_16s_16s_11ns_22ns_27_1_1  | (i0 - i1) * i2 + i3 |
    |myproject_mac_muladd_11s_10ns_22ns_22_1_1_U21        |myproject_mac_muladd_11s_10ns_22ns_22_1_1         |     i0 + i1 * i2    |
    |myproject_mac_muladd_11s_11s_19s_22_1_1_U15          |myproject_mac_muladd_11s_11s_19s_22_1_1           |     i0 * i0 + i1    |
    |myproject_mac_muladd_11s_11s_27s_28_1_1_U25          |myproject_mac_muladd_11s_11s_27s_28_1_1           |     i0 * i0 + i1    |
    |myproject_mac_muladd_16s_11ns_22ns_26_1_1_U10        |myproject_mac_muladd_16s_11ns_22ns_26_1_1         |     i0 * i1 + i2    |
    |myproject_mac_muladd_16s_11s_26ns_26_1_1_U6          |myproject_mac_muladd_16s_11s_26ns_26_1_1          |     i0 * i1 + i2    |
    |myproject_mac_muladd_16s_11s_26s_26_1_1_U19          |myproject_mac_muladd_16s_11s_26s_26_1_1           |     i0 + i1 * i2    |
    |myproject_mac_muladd_16s_16s_21s_26_1_1_U11          |myproject_mac_muladd_16s_16s_21s_26_1_1           |     i0 * i0 + i1    |
    |myproject_mul_mul_11s_11ns_22_1_1_U23                |myproject_mul_mul_11s_11ns_22_1_1                 |       i0 * i1       |
    |myproject_mul_mul_11s_11ns_22_1_1_U26                |myproject_mul_mul_11s_11ns_22_1_1                 |       i0 * i1       |
    |myproject_mul_mul_11s_11s_22_1_1_U27                 |myproject_mul_mul_11s_11s_22_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_10s_25_1_1_U17                 |myproject_mul_mul_16s_10s_25_1_1                  |       i0 * i1       |
    |myproject_mul_mul_16s_11ns_26_1_1_U16                |myproject_mul_mul_16s_11ns_26_1_1                 |       i0 * i1       |
    |myproject_mul_mul_16s_11ns_26_1_1_U22                |myproject_mul_mul_16s_11ns_26_1_1                 |       i0 * i1       |
    |myproject_mul_mul_16s_11ns_27_1_1_U12                |myproject_mul_mul_16s_11ns_27_1_1                 |       i0 * i1       |
    |myproject_mul_mul_16s_13ns_26_1_1_U8                 |myproject_mul_mul_16s_13ns_26_1_1                 |       i0 * i1       |
    |myproject_mul_mul_16s_14ns_26_1_1_U9                 |myproject_mul_mul_16s_14ns_26_1_1                 |       i0 * i1       |
    |myproject_mul_mul_16s_16s_26_1_1_U3                  |myproject_mul_mul_16s_16s_26_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_16s_32_1_1_U5                  |myproject_mul_mul_16s_16s_32_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_16s_32_1_1_U7                  |myproject_mul_mul_16s_16s_32_1_1                  |       i0 * i0       |
    |myproject_mul_mul_16s_9ns_25_1_1_U18                 |myproject_mul_mul_16s_9ns_25_1_1                  |       i0 * i1       |
    |myproject_mul_mul_17s_17s_32_1_1_U14                 |myproject_mul_mul_17s_17s_32_1_1                  |       i0 * i1       |
    +-----------------------------------------------------+--------------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_3_fu_1176_p2           |     *    |      3|  0|  21|          11|          47|
    |mul_ln1192_5_fu_781_p2            |     *    |      2|  0|  45|          27|          24|
    |mul_ln1192_7_fu_1105_p2           |     *    |      2|  0|  40|          20|          28|
    |mul_ln1192_9_fu_1245_p2           |     *    |      2|  0|  24|          11|          36|
    |mul_ln1192_fu_667_p2              |     *    |      2|  0|  20|          16|          32|
    |mul_ln700_1_fu_1040_p2            |     *    |      3|  0|  37|          17|          60|
    |mul_ln700_2_fu_588_p2             |     *    |      2|  0|  20|          32|          12|
    |mul_ln700_fu_874_p2               |     *    |      3|  0|  27|          22|          39|
    |r_V_14_fu_742_p2                  |     *    |      2|  0|  50|          26|          26|
    |r_V_19_fu_709_p2                  |     *    |      3|  0|  29|          52|          12|
    |r_V_24_fu_816_p2                  |     *    |      3|  0|  28|          51|          13|
    |r_V_4_fu_1058_p2                  |     *    |      2|  0|  52|          25|          22|
    |r_V_6_fu_579_p2                   |     *    |      2|  0|  45|          27|          27|
    |add_ln1192_16_fu_964_p2           |     +    |      0|  0|  26|          46|          46|
    |add_ln1192_17_fu_983_p2           |     +    |      0|  0|  26|          46|          46|
    |add_ln1192_19_fu_1078_p2          |     +    |      0|  0|  26|          46|          46|
    |add_ln1192_28_fu_636_p2           |     +    |      0|  0|  26|          26|          26|
    |add_ln1192_30_fu_630_p2           |     +    |      0|  0|  26|          26|          22|
    |add_ln1192_7_fu_560_p2            |     +    |      0|  0|  33|          26|          19|
    |add_ln1192_8_fu_519_p2            |     +    |      0|  0|  33|          26|          26|
    |add_ln1192_fu_893_p2              |     +    |      0|  0|  26|          17|          12|
    |add_ln700_fu_601_p2               |     +    |      0|  0|  26|          36|          36|
    |add_ln703_1_fu_735_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln703_2_fu_832_p2             |     +    |      0|  0|  23|          16|          11|
    |add_ln703_fu_725_p2               |     +    |      0|  0|  23|          16|          11|
    |grp_fu_1404_p2                    |     +    |      0|  0|  29|          22|          22|
    |ret_V_11_fu_924_p2                |     +    |      0|  0|  19|          12|          11|
    |ret_V_13_fu_1046_p2               |     +    |      0|  0|  29|          22|          18|
    |ret_V_25_fu_1024_p2               |     +    |      0|  0|  26|          28|          23|
    |ret_V_2_fu_861_p2                 |     +    |      0|  0|  26|          39|          29|
    |ret_V_31_fu_1209_p2               |     +    |      0|  0|  20|          13|           8|
    |ret_V_34_fu_680_p2                |     +    |      0|  0|  43|          36|          36|
    |ret_V_36_fu_902_p2                |     +    |      0|  0|  33|          26|          20|
    |ret_V_38_fu_537_p2                |     +    |      0|  0|  26|          26|          22|
    |ret_V_40_fu_1219_p2               |     +    |      0|  0|  61|          54|          51|
    |ret_V_41_fu_464_p2                |     +    |      0|  0|  33|          26|          22|
    |ret_V_43_fu_1083_p2               |     +    |      0|  0|  26|          46|          41|
    |ret_V_44_fu_614_p2                |     +    |      0|  0|  26|          36|          36|
    |ret_V_45_fu_730_p2                |     +    |      0|  0|  24|          17|          17|
    |ret_V_47_fu_1019_p2               |     +    |      0|  0|  26|          28|          28|
    |ret_V_48_fu_1111_p2               |     +    |      0|  0|  53|          46|          41|
    |ret_V_51_fu_1251_p2               |     +    |      0|  0|  52|          45|          41|
    |ret_V_fu_751_p2                   |     +    |      0|  0|  24|          17|          11|
    |r_V_22_fu_1185_p2                 |     -    |      0|  0|  19|           1|          12|
    |ret_V_35_fu_887_p2                |     -    |      0|  0|  26|          17|          17|
    |ret_V_37_fu_1155_p2               |     -    |      0|  0|  73|          66|          66|
    |ret_V_50_fu_1137_p2               |     -    |      0|  0|  19|          12|          12|
    |sub_ln1192_1_fu_798_p2            |     -    |      0|  0|  53|          46|          46|
    |sub_ln1192_fu_531_p2              |     -    |      0|  0|  26|          26|          26|
    |sub_ln1193_fu_855_p2              |     -    |      0|  0|  26|          39|          39|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     31|  0|1579|        1429|        1394|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  256|        512|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  259|        518|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |add_ln1192_17_reg_1721                |   46|   0|   46|          0|
    |add_ln1192_reg_1701                   |   17|   0|   17|          0|
    |add_ln703_1_reg_1619                  |   16|   0|   16|          0|
    |add_ln703_2_reg_1691                  |   16|   0|   16|          0|
    |add_ln703_reg_1609                    |   16|   0|   16|          0|
    |ap_CS_fsm                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |    1|   0|    1|          0|
    |grp_operator_s_fu_277_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_284_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_291_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_298_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_305_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_312_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_319_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_326_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_333_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_340_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_347_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_354_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_361_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_368_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_375_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_382_ap_start_reg    |    1|   0|    1|          0|
    |grp_operator_s_fu_389_ap_start_reg    |    1|   0|    1|          0|
    |lhs_V_5_reg_1529                      |   17|   0|   17|          0|
    |lhs_V_5_reg_1529_pp0_iter1_reg        |   17|   0|   17|          0|
    |mul_ln1118_reg_1629                   |   32|   0|   32|          0|
    |mul_ln1192_2_reg_1640                 |   26|   0|   26|          0|
    |mul_ln1192_3_reg_1786                 |   54|   0|   54|          0|
    |mul_ln1192_4_reg_1514                 |   26|   0|   26|          0|
    |mul_ln700_1_reg_1741                  |   65|   0|   66|          1|
    |mul_ln700_reg_1696                    |   59|   0|   60|          1|
    |p_0_reg_1776                          |   11|   0|   11|          0|
    |p_0_reg_1776_pp0_iter6_reg            |   11|   0|   11|          0|
    |p_1_reg_1666                          |   11|   0|   11|          0|
    |p_2_reg_1676                          |   11|   0|   11|          0|
    |p_2_reg_1676_pp0_iter4_reg            |   11|   0|   11|          0|
    |p_5_reg_1650                          |   11|   0|   11|          0|
    |p_6_reg_1655                          |   11|   0|   11|          0|
    |p_8_reg_1726                          |   11|   0|   11|          0|
    |p_Val2_1_reg_1480                     |   16|   0|   16|          0|
    |p_Val2_2_reg_1472                     |   16|   0|   16|          0|
    |p_Val2_2_reg_1472_pp0_iter1_reg       |   16|   0|   16|          0|
    |p_Val2_30_reg_1761                    |   11|   0|   11|          0|
    |p_Val2_36_reg_1686                    |   11|   0|   11|          0|
    |p_Val2_36_reg_1686_pp0_iter4_reg      |   11|   0|   11|          0|
    |p_Val2_4_reg_1489                     |   16|   0|   16|          0|
    |p_Val2_5_reg_1495                     |   16|   0|   16|          0|
    |p_Val2_s_24_reg_1645                  |   11|   0|   11|          0|
    |p_Val2_s_reg_1465                     |   16|   0|   16|          0|
    |r_V_14_reg_1624                       |   51|   0|   51|          0|
    |r_V_16_reg_1791                       |   37|   0|   37|          0|
    |r_V_1_reg_1549                        |   32|   0|   32|          0|
    |r_V_23_reg_1766                       |   22|   0|   22|          0|
    |r_V_2_reg_1711                        |   25|   0|   25|          0|
    |r_V_4_reg_1746                        |   49|   0|   49|          0|
    |r_V_5_reg_1594                        |   27|   0|   27|          0|
    |r_V_6_reg_1564                        |   52|   0|   52|          0|
    |r_V_9_reg_1539                        |   32|   0|   32|          0|
    |ret_V_16_reg_1599                     |   24|   0|   24|          0|
    |ret_V_18_reg_1534                     |   27|   0|   27|          0|
    |ret_V_21_reg_1731                     |   20|   0|   20|          0|
    |ret_V_25_reg_1736                     |   28|   0|   28|          0|
    |ret_V_28_reg_1579                     |   26|   0|   26|          0|
    |ret_V_39_reg_1716                     |   22|   0|   22|          0|
    |ret_V_45_reg_1614                     |   17|   0|   17|          0|
    |ret_V_45_reg_1614_pp0_iter3_reg       |   17|   0|   17|          0|
    |ret_V_4_reg_1635                      |   22|   0|   22|          0|
    |ret_V_50_reg_1771                     |   12|   0|   12|          0|
    |sext_ln728_1_reg_1508                 |   26|   0|   26|          0|
    |sub_ln1192_1_reg_1661                 |   46|   0|   46|          0|
    |tmp_8_reg_1519                        |   15|   0|   15|          0|
    |trunc_ln708_10_reg_1671               |   15|   0|   15|          0|
    |trunc_ln708_11_reg_1574               |   16|   0|   16|          0|
    |trunc_ln708_12_reg_1681               |   16|   0|   16|          0|
    |trunc_ln708_13_reg_1584               |   16|   0|   16|          0|
    |trunc_ln708_1_reg_1589                |   16|   0|   16|          0|
    |trunc_ln708_2_reg_1706                |   16|   0|   16|          0|
    |trunc_ln708_3_reg_1781                |   16|   0|   16|          0|
    |trunc_ln708_4_reg_1554                |   16|   0|   16|          0|
    |trunc_ln708_5_reg_1559                |   15|   0|   16|          1|
    |trunc_ln708_6_reg_1756                |   16|   0|   16|          0|
    |trunc_ln708_6_reg_1756_pp0_iter6_reg  |   16|   0|   16|          0|
    |trunc_ln708_7_reg_1524                |   16|   0|   16|          0|
    |trunc_ln708_8_reg_1604                |   16|   0|   16|          0|
    |trunc_ln708_9_reg_1751                |   16|   0|   16|          0|
    |trunc_ln708_9_reg_1751_pp0_iter6_reg  |   16|   0|   16|          0|
    |trunc_ln708_s_reg_1569                |   16|   0|   16|          0|
    |trunc_ln_reg_1544                     |   16|   0|   16|          0|
    |x_V_ap_vld_preg                       |    1|   0|    1|          0|
    |x_V_preg                              |  256|   0|  256|          0|
    |p_6_reg_1655                          |   64|  32|   11|          0|
    |p_Val2_1_reg_1480                     |   64|  32|   16|          0|
    |p_Val2_4_reg_1489                     |   64|  32|   16|          0|
    |p_Val2_5_reg_1495                     |   64|  32|   16|          0|
    |p_Val2_s_reg_1465                     |   64|  32|   16|          0|
    |sext_ln728_1_reg_1508                 |   64|  32|   26|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 2200| 192| 1920|          3|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  256|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   16|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   16|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   16|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   16|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   16|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

