{
  "module_name": "tegra124-mc.h",
  "hash_id": "65040384213dbdf1001b2ae9bbcd0fe148e67bd38efaf9123a32b79d6ef674b8",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/memory/tegra124-mc.h",
  "human_readable_source": " \n#ifndef DT_BINDINGS_MEMORY_TEGRA124_MC_H\n#define DT_BINDINGS_MEMORY_TEGRA124_MC_H\n\n#define TEGRA_SWGROUP_PTC\t0\n#define TEGRA_SWGROUP_DC\t1\n#define TEGRA_SWGROUP_DCB\t2\n#define TEGRA_SWGROUP_AFI\t3\n#define TEGRA_SWGROUP_AVPC\t4\n#define TEGRA_SWGROUP_HDA\t5\n#define TEGRA_SWGROUP_HC\t6\n#define TEGRA_SWGROUP_MSENC\t7\n#define TEGRA_SWGROUP_PPCS\t8\n#define TEGRA_SWGROUP_SATA\t9\n#define TEGRA_SWGROUP_VDE\t10\n#define TEGRA_SWGROUP_MPCORELP\t11\n#define TEGRA_SWGROUP_MPCORE\t12\n#define TEGRA_SWGROUP_ISP2\t13\n#define TEGRA_SWGROUP_XUSB_HOST\t14\n#define TEGRA_SWGROUP_XUSB_DEV\t15\n#define TEGRA_SWGROUP_ISP2B\t16\n#define TEGRA_SWGROUP_TSEC\t17\n#define TEGRA_SWGROUP_A9AVP\t18\n#define TEGRA_SWGROUP_GPU\t19\n#define TEGRA_SWGROUP_SDMMC1A\t20\n#define TEGRA_SWGROUP_SDMMC2A\t21\n#define TEGRA_SWGROUP_SDMMC3A\t22\n#define TEGRA_SWGROUP_SDMMC4A\t23\n#define TEGRA_SWGROUP_VIC\t24\n#define TEGRA_SWGROUP_VI\t25\n\n#define TEGRA124_MC_RESET_AFI\t\t0\n#define TEGRA124_MC_RESET_AVPC\t\t1\n#define TEGRA124_MC_RESET_DC\t\t2\n#define TEGRA124_MC_RESET_DCB\t\t3\n#define TEGRA124_MC_RESET_HC\t\t4\n#define TEGRA124_MC_RESET_HDA\t\t5\n#define TEGRA124_MC_RESET_ISP2\t\t6\n#define TEGRA124_MC_RESET_MPCORE\t7\n#define TEGRA124_MC_RESET_MPCORELP\t8\n#define TEGRA124_MC_RESET_MSENC\t\t9\n#define TEGRA124_MC_RESET_PPCS\t\t10\n#define TEGRA124_MC_RESET_SATA\t\t11\n#define TEGRA124_MC_RESET_VDE\t\t12\n#define TEGRA124_MC_RESET_VI\t\t13\n#define TEGRA124_MC_RESET_VIC\t\t14\n#define TEGRA124_MC_RESET_XUSB_HOST\t15\n#define TEGRA124_MC_RESET_XUSB_DEV\t16\n#define TEGRA124_MC_RESET_TSEC\t\t17\n#define TEGRA124_MC_RESET_SDMMC1\t18\n#define TEGRA124_MC_RESET_SDMMC2\t19\n#define TEGRA124_MC_RESET_SDMMC3\t20\n#define TEGRA124_MC_RESET_SDMMC4\t21\n#define TEGRA124_MC_RESET_ISP2B\t\t22\n#define TEGRA124_MC_RESET_GPU\t\t23\n\n#define TEGRA124_MC_PTCR\t\t0\n#define TEGRA124_MC_DISPLAY0A\t\t1\n#define TEGRA124_MC_DISPLAY0AB\t\t2\n#define TEGRA124_MC_DISPLAY0B\t\t3\n#define TEGRA124_MC_DISPLAY0BB\t\t4\n#define TEGRA124_MC_DISPLAY0C\t\t5\n#define TEGRA124_MC_DISPLAY0CB\t\t6\n#define TEGRA124_MC_AFIR\t\t14\n#define TEGRA124_MC_AVPCARM7R\t\t15\n#define TEGRA124_MC_DISPLAYHC\t\t16\n#define TEGRA124_MC_DISPLAYHCB\t\t17\n#define TEGRA124_MC_HDAR\t\t21\n#define TEGRA124_MC_HOST1XDMAR\t\t22\n#define TEGRA124_MC_HOST1XR\t\t23\n#define TEGRA124_MC_MSENCSRD\t\t28\n#define TEGRA124_MC_PPCSAHBDMAR\t\t29\n#define TEGRA124_MC_PPCSAHBSLVR\t\t30\n#define TEGRA124_MC_SATAR\t\t31\n#define TEGRA124_MC_VDEBSEVR\t\t34\n#define TEGRA124_MC_VDEMBER\t\t35\n#define TEGRA124_MC_VDEMCER\t\t36\n#define TEGRA124_MC_VDETPER\t\t37\n#define TEGRA124_MC_MPCORELPR\t\t38\n#define TEGRA124_MC_MPCORER\t\t39\n#define TEGRA124_MC_MSENCSWR\t\t43\n#define TEGRA124_MC_AFIW\t\t49\n#define TEGRA124_MC_AVPCARM7W\t\t50\n#define TEGRA124_MC_HDAW\t\t53\n#define TEGRA124_MC_HOST1XW\t\t54\n#define TEGRA124_MC_MPCORELPW\t\t56\n#define TEGRA124_MC_MPCOREW\t\t57\n#define TEGRA124_MC_PPCSAHBDMAW\t\t59\n#define TEGRA124_MC_PPCSAHBSLVW\t\t60\n#define TEGRA124_MC_SATAW\t\t61\n#define TEGRA124_MC_VDEBSEVW\t\t62\n#define TEGRA124_MC_VDEDBGW\t\t63\n#define TEGRA124_MC_VDEMBEW\t\t64\n#define TEGRA124_MC_VDETPMW\t\t65\n#define TEGRA124_MC_ISPRA\t\t68\n#define TEGRA124_MC_ISPWA\t\t70\n#define TEGRA124_MC_ISPWB\t\t71\n#define TEGRA124_MC_XUSB_HOSTR\t\t74\n#define TEGRA124_MC_XUSB_HOSTW\t\t75\n#define TEGRA124_MC_XUSB_DEVR\t\t76\n#define TEGRA124_MC_XUSB_DEVW\t\t77\n#define TEGRA124_MC_ISPRAB\t\t78\n#define TEGRA124_MC_ISPWAB\t\t80\n#define TEGRA124_MC_ISPWBB\t\t81\n#define TEGRA124_MC_TSECSRD\t\t84\n#define TEGRA124_MC_TSECSWR\t\t85\n#define TEGRA124_MC_A9AVPSCR\t\t86\n#define TEGRA124_MC_A9AVPSCW\t\t87\n#define TEGRA124_MC_GPUSRD\t\t88\n#define TEGRA124_MC_GPUSWR\t\t89\n#define TEGRA124_MC_DISPLAYT\t\t90\n#define TEGRA124_MC_SDMMCRA\t\t96\n#define TEGRA124_MC_SDMMCRAA\t\t97\n#define TEGRA124_MC_SDMMCR\t\t98\n#define TEGRA124_MC_SDMMCRAB\t\t99\n#define TEGRA124_MC_SDMMCWA\t\t100\n#define TEGRA124_MC_SDMMCWAA\t\t101\n#define TEGRA124_MC_SDMMCW\t\t102\n#define TEGRA124_MC_SDMMCWAB\t\t103\n#define TEGRA124_MC_VICSRD\t\t108\n#define TEGRA124_MC_VICSWR\t\t109\n#define TEGRA124_MC_VIW\t\t\t114\n#define TEGRA124_MC_DISPLAYD\t\t115\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}