# Simple SPI Master (RTL Design)

This project is part of my RTL Challenge.
It implements a basic SPI Master (Transmit-only) module in Verilog.

## ðŸ”¹ Features

FSM-based design: IDLE â†’ TRANS â†’ FINISH

Sends 8-bit data LSB-first on MOSI

Slave Select (SS) control

Done signal indicates transaction completion

RTL-friendly, simple, and easy to extend

## ðŸ”® Next Steps

I will be designing the SPI Slave separately and later combine both to build a complete SPI Masterâ€“Slave system.

## ðŸ“‚ Files

SPI_master.v â†’ RTL design of the SPI master

simulation.v â†’ Testbench for verifying transmission

<img width="1920" height="1200" alt="Screenshot (944)" src="https://github.com/user-attachments/assets/9fd2f19a-3051-4789-810b-405c11f06c58" />

<img width="1920" height="1200" alt="Screenshot (945)" src="https://github.com/user-attachments/assets/e9c9b6bb-9164-4bc4-bf9e-ff4e34d89e19" />

<img width="1920" height="1200" alt="Screenshot (949)" src="https://github.com/user-attachments/assets/de0818a7-a9bf-4de8-87df-f3d5ed51468d" />

<img width="1920" height="1200" alt="Screenshot (947)" src="https://github.com/user-attachments/assets/f1af53a7-3689-4930-a955-5dbccb9a2bc3" />

<img width="1920" height="1200" alt="Screenshot (948)" src="https://github.com/user-attachments/assets/241d77d7-c386-4c6d-b00c-42d9a0085eef" />

<img width="1920" height="1200" alt="Screenshot (946)" src="https://github.com/user-attachments/assets/0f1ae3d8-8f25-4ca7-b63a-7e03250b77ba" />

Contact Me :  www.linkedin.com/in/
jagadeesh-bathula-246aba300
Vanity URL name
