{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555690071205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555690071319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 18:07:51 2019 " "Processing started: Fri Apr 19 18:07:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555690071319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690071319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_eq_solver -c soc_eq_solver " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_eq_solver -c soc_eq_solver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690071319 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555690081588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/report/master thesis/design_files/vhdl_design_files/write_sram_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personal/report/master thesis/design_files/vhdl_design_files/write_sram_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_sram_data-behave " "Found design unit 1: write_sram_data-behave" {  } { { "../vhdl_design_files/write_sram_data.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/write_sram_data.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096091 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_sram_data " "Found entity 1: write_sram_data" {  } { { "../vhdl_design_files/write_sram_data.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/write_sram_data.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/report/master thesis/design_files/vhdl_design_files/soc_eq_solver_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /personal/report/master thesis/design_files/vhdl_design_files/soc_eq_solver_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_eq_solver_pack " "Found design unit 1: soc_eq_solver_pack" {  } { { "../vhdl_design_files/soc_eq_solver_pack.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/soc_eq_solver_pack.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096103 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 soc_eq_solver_pack-body " "Found design unit 2: soc_eq_solver_pack-body" {  } { { "../vhdl_design_files/soc_eq_solver_pack.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/soc_eq_solver_pack.vhd" 208 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/report/master thesis/design_files/vhdl_design_files/serial_solver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personal/report/master thesis/design_files/vhdl_design_files/serial_solver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_solver-behave " "Found design unit 1: serial_solver-behave" {  } { { "../vhdl_design_files/serial_solver.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/serial_solver.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096113 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_solver " "Found entity 1: serial_solver" {  } { { "../vhdl_design_files/serial_solver.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/serial_solver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/report/master thesis/design_files/vhdl_design_files/read_fifo_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personal/report/master thesis/design_files/vhdl_design_files/read_fifo_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_fifo_data-behave " "Found design unit 1: read_fifo_data-behave" {  } { { "../vhdl_design_files/read_fifo_data.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/read_fifo_data.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096123 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_fifo_data " "Found entity 1: read_fifo_data" {  } { { "../vhdl_design_files/read_fifo_data.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/read_fifo_data.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/report/master thesis/design_files/vhdl_design_files/parallel_solver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personal/report/master thesis/design_files/vhdl_design_files/parallel_solver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel_solver-behave " "Found design unit 1: parallel_solver-behave" {  } { { "../vhdl_design_files/parallel_solver.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/parallel_solver.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096133 ""} { "Info" "ISGN_ENTITY_NAME" "1 parallel_solver " "Found entity 1: parallel_solver" {  } { { "../vhdl_design_files/parallel_solver.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/parallel_solver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/report/master thesis/design_files/vhdl_design_files/eq_reducer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personal/report/master thesis/design_files/vhdl_design_files/eq_reducer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eq_reducer-behave " "Found design unit 1: eq_reducer-behave" {  } { { "../vhdl_design_files/eq_reducer.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/eq_reducer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096145 ""} { "Info" "ISGN_ENTITY_NAME" "1 eq_reducer " "Found entity 1: eq_reducer" {  } { { "../vhdl_design_files/eq_reducer.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/eq_reducer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/report/master thesis/design_files/vhdl_design_files/eq_rearrange.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /personal/report/master thesis/design_files/vhdl_design_files/eq_rearrange.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eq_rearrange-behave " "Found design unit 1: eq_rearrange-behave" {  } { { "../vhdl_design_files/eq_rearrange.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/eq_rearrange.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096155 ""} { "Info" "ISGN_ENTITY_NAME" "1 eq_rearrange " "Found entity 1: eq_rearrange" {  } { { "../vhdl_design_files/eq_rearrange.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/eq_rearrange.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_eq_solver_hps-rtl " "Found design unit 1: soc_eq_solver_hps-rtl" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096176 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps " "Found entity 1: soc_eq_solver_hps" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_eq_solver_hps_rst_controller-rtl " "Found design unit 1: soc_eq_solver_hps_rst_controller-rtl" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096186 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_rst_controller " "Found entity 1: soc_eq_solver_hps_rst_controller" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_eq_solver_hps_rst_controller_002-rtl " "Found design unit 1: soc_eq_solver_hps_rst_controller_002-rtl" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096197 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_rst_controller_002 " "Found entity 1: soc_eq_solver_hps_rst_controller_002" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_irq_mapper " "Found entity 1: soc_eq_solver_hps_irq_mapper" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_irq_mapper.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1 " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1_rsp_mux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1_rsp_mux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096320 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001 " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1_rsp_demux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1_rsp_demux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1_cmd_mux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1_cmd_mux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1_cmd_demux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1_cmd_demux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096394 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096394 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096394 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096394 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555690096409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096421 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555690096430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096486 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_eq_solver_hps_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555690096508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_eq_solver_hps_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555690096508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096510 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_eq_solver_hps_mm_interconnect_1_router_002 " "Found entity 2: soc_eq_solver_hps_mm_interconnect_1_router_002" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_eq_solver_hps_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555690096518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_eq_solver_hps_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555690096519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_1_router_default_decode " "Found entity 1: soc_eq_solver_hps_mm_interconnect_1_router_default_decode" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096521 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_eq_solver_hps_mm_interconnect_1_router " "Found entity 2: soc_eq_solver_hps_mm_interconnect_1_router" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0 " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_rsp_mux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_rsp_mux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_rsp_demux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_rsp_demux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_cmd_mux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_cmd_mux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_cmd_demux " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_cmd_demux" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_eq_solver_hps_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555690096644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_eq_solver_hps_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555690096644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096646 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_eq_solver_hps_mm_interconnect_0_router_002 " "Found entity 2: soc_eq_solver_hps_mm_interconnect_0_router_002" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_eq_solver_hps_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555690096655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_eq_solver_hps_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_eq_solver_hps_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555690096655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_mm_interconnect_0_router_default_decode " "Found entity 1: soc_eq_solver_hps_mm_interconnect_0_router_default_decode" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096657 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_eq_solver_hps_mm_interconnect_0_router " "Found entity 2: soc_eq_solver_hps_mm_interconnect_0_router" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ready.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ready.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_ready " "Found entity 1: soc_eq_solver_hps_ready" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ready.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ready.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_hps_to_fpga.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_hps_to_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo " "Found entity 1: soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096684 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls " "Found entity 2: soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096684 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_eq_solver_hps_fifo_HPS_to_FPGA " "Found entity 3: soc_eq_solver_hps_fifo_HPS_to_FPGA" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_System_PLL " "Found entity 1: soc_eq_solver_hps_System_PLL" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_System_PLL_sys_pll " "Found entity 1: soc_eq_solver_hps_System_PLL_sys_pll" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_Onchip_SRAM " "Found entity 1: soc_eq_solver_hps_Onchip_SRAM" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_ARM_A9_HPS " "Found entity 1: soc_eq_solver_hps_ARM_A9_HPS" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_ARM_A9_HPS_hps_io " "Found entity 1: soc_eq_solver_hps_ARM_A9_HPS_hps_io" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_eq_solver_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690096997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690096997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690097007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690097007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_ARM_A9_HPS_hps_io_border " "Found entity 1: soc_eq_solver_hps_ARM_A9_HPS_hps_io_border" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690097018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690097018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces " "Found entity 1: soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690097031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690097031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_design_files/soc_eq_solver_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_design_files/soc_eq_solver_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_eq_solver_system-behave " "Found design unit 1: soc_eq_solver_system-behave" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690097039 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_eq_solver_system " "Found entity 1: soc_eq_solver_system" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690097039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690097039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690097046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soc_eq_solver_system " "Elaborating entity \"soc_eq_solver_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555690097433 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_DIN soc_eq_solver_system.vhd(17) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(17): used implicit default value for signal \"ADC_DIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555690097434 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SCLK soc_eq_solver_system.vhd(19) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(19): used implicit default value for signal \"ADC_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555690097435 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT soc_eq_solver_system.vhd(25) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(25): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555690097435 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK soc_eq_solver_system.vhd(27) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(27): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555690097435 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR soc_eq_solver_system.vhd(30) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(30): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555690097435 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA soc_eq_solver_system.vhd(31) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(31): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555690097435 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N soc_eq_solver_system.vhd(32) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(32): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555690097435 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE soc_eq_solver_system.vhd(33) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(33): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555690097435 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK soc_eq_solver_system.vhd(34) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(34): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555690097435 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N soc_eq_solver_system.vhd(35) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(35): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555690097435 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM soc_eq_solver_system.vhd(37) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(37): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555690097435 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N soc_eq_solver_system.vhd(38) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(38): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555690097435 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM soc_eq_solver_system.vhd(39) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(39): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555690097435 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N soc_eq_solver_system.vhd(40) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(40): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555690097436 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_I2C_SCLK soc_eq_solver_system.vhd(43) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(43): used implicit default value for signal \"FPGA_I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555690097436 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IRDA_TXD soc_eq_solver_system.vhd(60) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(60): used implicit default value for signal \"IRDA_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555690097436 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR soc_eq_solver_system.vhd(65) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(65): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555690097436 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hps_to_fpga_out_csr_address soc_eq_solver_system.vhd(140) " "VHDL Signal Declaration warning at soc_eq_solver_system.vhd(140): used explicit default value for signal \"hps_to_fpga_out_csr_address\" because signal was never assigned a value" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 140 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1555690097437 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sram_read_data soc_eq_solver_system.vhd(144) " "Verilog HDL or VHDL warning at soc_eq_solver_system.vhd(144): object \"sram_read_data\" assigned a value but never read" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555690097437 "|soc_eq_solver_system"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "store_done soc_eq_solver_system.vhd(153) " "Verilog HDL or VHDL warning at soc_eq_solver_system.vhd(153): object \"store_done\" assigned a value but never read" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555690097437 "|soc_eq_solver_system"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_fifo " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_fifo\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555690097515 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555690097515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_fifo_data read_fifo_data:u0 " "Elaborating entity \"read_fifo_data\" for hierarchy \"read_fifo_data:u0\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "u0" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690097560 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arrayCode soc_eq_solver_pack.vhd(211) " "VHDL Variable Declaration warning at soc_eq_solver_pack.vhd(211): used initial value expression for variable \"arrayCode\" because variable was never assigned a value" {  } { { "../vhdl_design_files/soc_eq_solver_pack.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/soc_eq_solver_pack.vhd" 211 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1555690097593 "|soc_eq_solver_system|read_fifo_data:u0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555690097593 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555690097593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_solver parallel_solver:u1 " "Elaborating entity \"parallel_solver\" for hierarchy \"parallel_solver:u1\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "u1" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690097597 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555690097669 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555690097669 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555690097669 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reducer_output " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reducer_output\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555690097669 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rearrange_output " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rearrange_output\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555690097669 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555690097669 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555690097669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eq_rearrange parallel_solver:u1\|eq_rearrange:u1 " "Elaborating entity \"eq_rearrange\" for hierarchy \"parallel_solver:u1\|eq_rearrange:u1\"" {  } { { "../vhdl_design_files/parallel_solver.vhd" "u1" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/parallel_solver.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690097672 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "eq_rearrange.vhd(39) " "VHDL warning at eq_rearrange.vhd(39): constant value overflow" {  } { { "../vhdl_design_files/eq_rearrange.vhd" "" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/eq_rearrange.vhd" 39 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1555690097718 "|soc_eq_solver_system|parallel_solver:u1|eq_rearrange:u1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555690097718 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555690097718 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555690097718 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555690097718 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555690097718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eq_reducer parallel_solver:u1\|eq_reducer:\\GEN_EQ_REDUCER:0:ERX " "Elaborating entity \"eq_reducer\" for hierarchy \"parallel_solver:u1\|eq_reducer:\\GEN_EQ_REDUCER:0:ERX\"" {  } { { "../vhdl_design_files/parallel_solver.vhd" "\\GEN_EQ_REDUCER:0:ERX" { Text "D:/personal/report/master thesis/design_files/vhdl_design_files/parallel_solver.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690097722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_sram_data write_sram_data:u7 " "Elaborating entity \"write_sram_data\" for hierarchy \"write_sram_data:u7\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "u7" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690097817 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555690097834 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555690097834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps soc_eq_solver_hps:u2 " "Elaborating entity \"soc_eq_solver_hps\" for hierarchy \"soc_eq_solver_hps:u2\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "u2" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690097838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_ARM_A9_HPS soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"soc_eq_solver_hps_ARM_A9_HPS\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "arm_a9_hps" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690097860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS.v" "fpga_interfaces" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690097878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_ARM_A9_HPS_hps_io soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"soc_eq_solver_hps_ARM_A9_HPS_hps_io\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS.v" "hps_io" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690097898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_ARM_A9_HPS_hps_io_border soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"soc_eq_solver_hps_ARM_A9_HPS_hps_io_border\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io.v" "border" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690097914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_ARM_A9_HPS_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690097934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690097950 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555690097957 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555690097957 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690097962 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690097975 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690097980 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1555690097994 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555690097994 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555690097994 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555690097994 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690097999 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555690098007 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555690098007 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690098013 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555690098027 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555690098027 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555690098027 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555690098027 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690098032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690098136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690098162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690098175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690098190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690098405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690098414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098414 ""}  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555690098414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690098482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690098482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690098484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690098504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690098517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690098531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690098634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690098646 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555690098661 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555690098661 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555690098661 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555690098661 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555690098661 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555690098661 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690098666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ARM_A9_HPS:arm_a9_hps\|soc_eq_solver_hps_ARM_A9_HPS_hps_io:hps_io\|soc_eq_solver_hps_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690098683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_Onchip_SRAM soc_eq_solver_hps:u2\|soc_eq_solver_hps_Onchip_SRAM:onchip_sram " "Elaborating entity \"soc_eq_solver_hps_Onchip_SRAM\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_Onchip_SRAM:onchip_sram\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "onchip_sram" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690098697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_eq_solver_hps:u2\|soc_eq_solver_hps_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v" "the_altsyncram" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690098909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690098919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690098919 ""}  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_Onchip_SRAM.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555690098919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1k52.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1k52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1k52 " "Found entity 1: altsyncram_1k52" {  } { { "db/altsyncram_1k52.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/altsyncram_1k52.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690098998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690098998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1k52 soc_eq_solver_hps:u2\|soc_eq_solver_hps_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated " "Elaborating entity \"altsyncram_1k52\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690099000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_System_PLL soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll " "Elaborating entity \"soc_eq_solver_hps_System_PLL\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "system_pll" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690099026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_System_PLL_sys_pll soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll " "Elaborating entity \"soc_eq_solver_hps_System_PLL_sys_pll\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v" "sys_pll" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690099036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v" "altera_pll_i" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690099110 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555690099121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690099121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099121 ""}  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555690099121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v" "reset_from_locked" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690099131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_fifo_HPS_to_FPGA soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga " "Elaborating entity \"soc_eq_solver_hps_fifo_HPS_to_FPGA\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "fifo_hps_to_fpga" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690099142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "the_dcfifo_with_controls" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690099154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo " "Elaborating entity \"soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "the_dcfifo" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690099168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "dual_clock_fifo" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690099644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690099653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690099653 ""}  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555690099653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_h482.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_h482.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_h482 " "Found entity 1: dcfifo_h482" {  } { { "db/dcfifo_h482.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dcfifo_h482.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690099730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690099730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_h482 soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated " "Elaborating entity \"dcfifo_h482\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690099732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_oab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_oab " "Found entity 1: a_gray2bin_oab" {  } { { "db/a_gray2bin_oab.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/a_gray2bin_oab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690099771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690099771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_oab soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_oab\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_h482.tdf" "rdptr_g_gray2bin" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dcfifo_h482.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690099773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nv6 " "Found entity 1: a_graycounter_nv6" {  } { { "db/a_graycounter_nv6.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/a_graycounter_nv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690099855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690099855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nv6 soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Elaborating entity \"a_graycounter_nv6\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|a_graycounter_nv6:rdptr_g1p\"" {  } { { "db/dcfifo_h482.tdf" "rdptr_g1p" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dcfifo_h482.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690099859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jdc " "Found entity 1: a_graycounter_jdc" {  } { { "db/a_graycounter_jdc.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/a_graycounter_jdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690099929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690099929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jdc soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Elaborating entity \"a_graycounter_jdc\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|a_graycounter_jdc:wrptr_g1p\"" {  } { { "db/dcfifo_h482.tdf" "wrptr_g1p" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dcfifo_h482.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690099931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46d1 " "Found entity 1: altsyncram_46d1" {  } { { "db/altsyncram_46d1.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/altsyncram_46d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690100006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690100006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_46d1 soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|altsyncram_46d1:fifo_ram " "Elaborating entity \"altsyncram_46d1\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|altsyncram_46d1:fifo_ram\"" {  } { { "db/dcfifo_h482.tdf" "fifo_ram" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dcfifo_h482.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690100047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690100047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_h482.tdf" "rdaclr" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dcfifo_h482.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690100087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690100087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_h482.tdf" "rs_brp" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dcfifo_h482.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690100133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690100133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_h482.tdf" "rs_dgwp" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dcfifo_h482.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690100171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690100171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe15 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe15\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe15" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690100223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690100223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_h482.tdf" "ws_dgrp" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dcfifo_h482.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690100262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690100262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe18 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe18\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe18" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_906.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_906 " "Found entity 1: cmpr_906" {  } { { "db/cmpr_906.tdf" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/cmpr_906.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555690100340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690100340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_906 soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|cmpr_906:rdempty_eq_comp " "Elaborating entity \"cmpr_906\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_h482:auto_generated\|cmpr_906:rdempty_eq_comp\"" {  } { { "db/dcfifo_h482.tdf" "rdempty_eq_comp" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/db/dcfifo_h482.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "rdreq_sync_i" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Elaborated megafunction instantiation \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 292 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Instantiated megafunction \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_fifo_HPS_to_FPGA:fifo_hps_to_fpga\|soc_eq_solver_hps_fifo_HPS_to_FPGA_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 4 " "Parameter \"depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555690100436 ""}  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_fifo_HPS_to_FPGA.v" 292 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555690100436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_ready soc_eq_solver_hps:u2\|soc_eq_solver_hps_ready:ready " "Elaborating entity \"soc_eq_solver_hps_ready\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_ready:ready\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "ready" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_0 soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_0\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "mm_interconnect_0" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "fifo_hps_to_fpga_in_translator" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s2_translator\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "onchip_sram_s2_translator" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_agent" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "fifo_hps_to_fpga_in_agent" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "fifo_hps_to_fpga_in_agent_rsp_fifo" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "fifo_hps_to_fpga_in_agent_rdata_fifo" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_0_router soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_router:router " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_0_router\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_router:router\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "router" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_0_router_default_decode soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_router:router\|soc_eq_solver_hps_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_router:router\|soc_eq_solver_hps_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_0_router_002 soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_0_router_002\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "router_002" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_router_002:router_002\|soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_router_002:router_002\|soc_eq_solver_hps_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_limiter" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "fifo_hps_to_fpga_in_burst_adapter" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_0_cmd_demux soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "cmd_demux" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_0_cmd_mux soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "cmd_mux" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_0_rsp_demux soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "rsp_demux" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_0_rsp_mux soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "rsp_mux" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 1311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "fifo_hps_to_fpga_in_rsp_width_adapter" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 1400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100954 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555690100969 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555690100969 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555690100969 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "fifo_hps_to_fpga_in_cmd_width_adapter" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 1532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100982 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555690100994 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555690100994 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690100996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0.v" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_0:mm_interconnect_0\|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_1 soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_1\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "mm_interconnect_1" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "fifo_hps_to_fpga_in_csr_translator" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ready_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ready_s1_translator\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "ready_s1_translator" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "fifo_hps_to_fpga_in_csr_agent" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "fifo_hps_to_fpga_in_csr_agent_rsp_fifo" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_1_router soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_router:router " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_1_router\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_router:router\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "router" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_1_router_default_decode soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_router:router\|soc_eq_solver_hps_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_router:router\|soc_eq_solver_hps_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_1_router_002 soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_1_router_002\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_router_002:router_002\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "router_002" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_router_002:router_002\|soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_router_002:router_002\|soc_eq_solver_hps_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "arm_a9_hps_h2f_lw_axi_master_wr_limiter" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "fifo_hps_to_fpga_in_csr_burst_adapter" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_1_cmd_demux soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "cmd_demux" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 1175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_1_cmd_mux soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "cmd_mux" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_1_rsp_demux soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "rsp_demux" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001 soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_rsp_demux_001:rsp_demux_001\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "rsp_demux_001" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_mm_interconnect_1_rsp_mux soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_eq_solver_hps_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|soc_eq_solver_hps_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "rsp_mux" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 1313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" "crosser" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_mm_interconnect_1.v" 1370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_irq_mapper soc_eq_solver_hps:u2\|soc_eq_solver_hps_irq_mapper:irq_mapper " "Elaborating entity \"soc_eq_solver_hps_irq_mapper\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_irq_mapper:irq_mapper\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "irq_mapper" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_rst_controller soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller:rst_controller " "Elaborating entity \"soc_eq_solver_hps_rst_controller\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller:rst_controller\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "rst_controller" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd" "rst_controller" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_eq_solver_hps_rst_controller_002 soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller_002:rst_controller_002 " "Elaborating entity \"soc_eq_solver_hps_rst_controller_002\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller_002:rst_controller_002\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "rst_controller_002" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101600 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req soc_eq_solver_hps_rst_controller_002.vhd(55) " "VHDL Signal Declaration warning at soc_eq_solver_hps_rst_controller_002.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555690101608 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_rst_controller_002:rst_controller_002"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\"" {  } { { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" "rst_controller_002" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps_rst_controller_002.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690101612 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL_sys_pll.v" 88 0 0 } } { "soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules/soc_eq_solver_hps_System_PLL.v" 25 0 0 } } { "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd" 960 0 0 } } { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690105635 "|soc_eq_solver_system|soc_eq_solver_hps:u2|soc_eq_solver_hps_System_PLL:system_pll|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1555690105635 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1555690105635 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1555690127002 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1555690141186 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 3 1555690141186 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[0\]~synth " "Node \"HPS_GPIO\[0\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[1\]~synth " "Node \"HPS_GPIO\[1\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 107 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 109 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 116 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690145427 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1555690145427 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555690145432 "|soc_eq_solver_system|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1555690145432 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "642 " "642 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555690164486 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver.map.smsg " "Generated suppressed messages file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690166110 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 1 0 0 " "Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555690345011 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555690345011 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance soc_eq_solver_hps:u2\|soc_eq_solver_hps_System_PLL:system_pll\|soc_eq_solver_hps_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1555690345975 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1555690345975 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690347382 "|soc_eq_solver_system|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690347382 "|soc_eq_solver_system|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690347382 "|soc_eq_solver_system|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690347382 "|soc_eq_solver_system|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690347382 "|soc_eq_solver_system|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690347382 "|soc_eq_solver_system|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690347382 "|soc_eq_solver_system|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690347382 "|soc_eq_solver_system|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690347382 "|soc_eq_solver_system|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690347382 "|soc_eq_solver_system|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690347382 "|soc_eq_solver_system|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690347382 "|soc_eq_solver_system|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690347382 "|soc_eq_solver_system|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690347382 "|soc_eq_solver_system|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690347382 "|soc_eq_solver_system|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690347382 "|soc_eq_solver_system|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690347382 "|soc_eq_solver_system|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690347382 "|soc_eq_solver_system|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690347382 "|soc_eq_solver_system|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "vhdl_design_files/soc_eq_solver_system.vhd" "" { Text "D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/vhdl_design_files/soc_eq_solver_system.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555690347382 "|soc_eq_solver_system|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1555690347382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27721 " "Implemented 27721 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555690347467 ""} { "Info" "ICUT_CUT_TM_OPINS" "126 " "Implemented 126 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555690347467 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "164 " "Implemented 164 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1555690347467 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26598 " "Implemented 26598 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555690347467 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1555690347467 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1555690347467 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1555690347467 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "84 " "Implemented 84 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1555690347467 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555690347467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 307 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 307 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5496 " "Peak virtual memory: 5496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555690347640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 18:12:27 2019 " "Processing ended: Fri Apr 19 18:12:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555690347640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:36 " "Elapsed time: 00:04:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555690347640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:52 " "Total CPU time (on all processors): 00:05:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555690347640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555690347640 ""}
