# Contents:

 - Top folder includes different verilog modules and their verilog testbenches
 - ![RISCV implementation](./RISCV_SingleCycle)
 - ![SystemVerilog testbench for ALU](./tb_sv_alu)
 - ![UVM testbench for FIFO](./tb_uvm_fifo)
 - ![Vcd results](./vcd) (install VSCode extensions "DsimStudio" for mxd, "WaveTrace" for vcd)
 - ![Synthesys results](./synth)
