<!DOCTYPE html>
<html lang="en">
  <head>
    <title>Digital Design</title>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <link rel="stylesheet" href="/style.css">  
  </head>  
  <body>
  <header>
  <img src="https://cdn.glitch.com/54642e6f-9bb7-4845-bae7-dd2ccd651200%2F51N3FjRca9L.jpg" alt="website logo">
 <nav>
       <ul>
         <h1>ECEN 340</h1> <a href="https://drive.google.com/open?id=1RYwn2PU_yM1VcWCidg42MDIzRx6ic5X2"> <h2>Labs</h2></a>
         <li><a href="index.html">Home</a></li>
       </ul>
       <ul>
       <li><a href="lab0.html">Lab 0</a></li>
       <li><a href="lab1.html">Lab 1</a></li>
       <li><a href="lab2.html">Lab 2</a></li>
       <li><a href="lab3.html">Lab 3</a></li>
       <li><a href="lab4.html">Lab 4</a></li>
       <li><a href="lab5.html">Lab 5</a></li>
       <li><a href="lab6.html">Lab 6</a></li>
       <li><a href="lab7.html">Lab 7</a></li>
       <li><a href="constrants-file.html">Constrants</a></li> 
       </ul>      
       </nav>
</header> 
    <h3>Lab Requirements</h3>
    <p>After the initial week of class, lab projects will be a major emphasis in the course to solidify your understanding of Verilog-based Digital System Design. Labs will be graded on both functionality (50%) and lab report content (50%). Lab Functionality – Labs must be fully functional and on time for full credit. Lab Report Content – Please submit well-documented Verilog code and applicable design notes for full credit. You will need to carefully follow the instructions provided for each lab. Late assignments and labs will be subject a penalty of 10% per day up to 50% of the possible points.  There will be no points awarded if the assignment or lab is more than two weeks late.  If there is a true emergency, let’s talk. </p>
    
    <h3>Lab Materials</h3>
    <ul>
       <li>"Fundamentals of Digital Logic with Verilog Design", by Stephen Brown and Zvonko Vranesic</li>
       <li>Optional hardware: Basys 3 FPGA Board</li>
       <p>Optional software: </p>
       <li>EVITA Verilog Tutorial </li>
       <li>Vivado Design Design Suite (The "WebPack" license is free of charge.) <a href="https://cdn.glitch.com/54642e6f-9bb7-4845-bae7-dd2ccd651200%2FVivado%20Installation%20Instructions.pdf?v=1560897709533">Vivado Installation Tutorial</a></li>  
       <li>Standard campus plug-ins for your browser</li>
    </ul>    
    
 <footer>
        <div class = "leftcol">  <p>&copy; 2019 - Kyle Tolliver | ECEN 340 - Digital System Design</p></div>
        <div class = "rightcol"> <p>Labs</p></div>
    </footer> 
  </body>
</html>
