### In this project we learned how to specify gates and chips in HDL(Hardware Description Langauge). With that we built out 15 elementary logic gates.

#### Logic Gates:
* And
* And16
* DMux
* DMux4Way
* DMux8Way
* Mux
* Mux4Way16
* Mux8Way16
* Mux16
* Not
* Not16
* Or
* Or8Way
* Or16
* Xor



##### Additonally, all credit goes to https://github.com/kronosapiens. 