<stg><name>max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32></name>


<trans_list>

<trans id="107" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="6" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="10" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph29:0 %in_dim2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_dim2

]]></Node>
<StgValue><ssdm name="in_dim2_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph29:1 %in_dim1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_dim1

]]></Node>
<StgValue><ssdm name="in_dim1_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph29:2 %sub = add i6 %in_dim1_read, i6 63

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="6">
<![CDATA[
.lr.ph29:3 %sub_cast1 = zext i6 %sub

]]></Node>
<StgValue><ssdm name="sub_cast1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph29:4 %sub4 = add i6 %in_dim2_read, i6 63

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="6">
<![CDATA[
.lr.ph29:5 %zext_ln88 = zext i6 %sub4

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph29:6 %br_ln88 = br void

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %i = phi i16 0, void %.lr.ph29, i16 %i_1, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %icmp_ln88 = icmp_ult  i16 %i, i16 %sub_cast1

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln88 = br i1 %icmp_ln88, void %._crit_edge30.loopexit, void %.split9

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="22" op_0_bw="16">
<![CDATA[
.split9:5 %zext_ln103_1 = zext i16 %i

]]></Node>
<StgValue><ssdm name="zext_ln103_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9:6 %mul_ln103 = mul i22 %zext_ln103_1, i22 58

]]></Node>
<StgValue><ssdm name="mul_ln103"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0">
<![CDATA[
._crit_edge30.loopexit:0 %ret_ln114 = ret

]]></Node>
<StgValue><ssdm name="ret_ln114"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9:6 %mul_ln103 = mul i22 %zext_ln103_1, i22 58

]]></Node>
<StgValue><ssdm name="mul_ln103"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9:6 %mul_ln103 = mul i22 %zext_ln103_1, i22 58

]]></Node>
<StgValue><ssdm name="mul_ln103"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="26" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="16">
<![CDATA[
.split9:0 %trunc_ln88 = trunc i16 %i

]]></Node>
<StgValue><ssdm name="trunc_ln88"/></StgValue>
</operation>

<operation id="27" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:1 %specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln88"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:2 %tmp = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %i, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="5">
<![CDATA[
.split9:3 %zext_ln110 = zext i5 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split9:4 %mul_ln110 = mul i10 %zext_ln110, i10 29

]]></Node>
<StgValue><ssdm name="mul_ln110"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split9:6 %mul_ln103 = mul i22 %zext_ln103_1, i22 58

]]></Node>
<StgValue><ssdm name="mul_ln103"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split9:7 %empty = or i6 %trunc_ln88, i6 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="6">
<![CDATA[
.split9:8 %zext_ln103_2 = zext i6 %empty

]]></Node>
<StgValue><ssdm name="zext_ln103_2"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split9:9 %mul_ln103_1 = mul i12 %zext_ln103_2, i12 58

]]></Node>
<StgValue><ssdm name="mul_ln103_1"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="12">
<![CDATA[
.split9:10 %zext_ln91 = zext i12 %mul_ln103_1

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.split9:11 %br_ln91 = br void

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %ii = phi i16 0, void %.split9, i16 %ii_1, void

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %icmp_ln91 = icmp_ult  i16 %ii, i16 %zext_ln88

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln91 = br i1 %icmp_ln91, void %._crit_edge.loopexit, void %.split6

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:0 %specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln91"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split6:1 %tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %ii, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="5">
<![CDATA[
.split6:2 %zext_ln110_1 = zext i5 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln110_1"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split6:3 %add_ln110 = add i10 %mul_ln110, i10 %zext_ln110_1

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
.split6:4 %tmp_3_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln110, i5 0

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="17" op_0_bw="16">
<![CDATA[
.split6:5 %zext_ln103_3 = zext i16 %ii

]]></Node>
<StgValue><ssdm name="zext_ln103_3"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="22" op_0_bw="16">
<![CDATA[
.split6:6 %zext_ln103_4 = zext i16 %ii

]]></Node>
<StgValue><ssdm name="zext_ln103_4"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split6:7 %add_ln103 = add i22 %mul_ln103, i22 %zext_ln103_4

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split6:8 %add_ln103_1 = add i17 %zext_ln91, i17 %zext_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln103_1"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="16">
<![CDATA[
.split6:9 %trunc_ln103 = trunc i16 %ii

]]></Node>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split6:10 %or_ln103 = or i12 %trunc_ln103, i12 1

]]></Node>
<StgValue><ssdm name="or_ln103"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="22">
<![CDATA[
.split6:11 %trunc_ln103_1 = trunc i22 %mul_ln103

]]></Node>
<StgValue><ssdm name="trunc_ln103_1"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split6:12 %add_ln103_2 = add i12 %trunc_ln103_1, i12 %or_ln103

]]></Node>
<StgValue><ssdm name="add_ln103_2"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
.split6:13 %tmp_7_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln103_2, i5 0

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split6:14 %add_ln103_3 = add i12 %mul_ln103_1, i12 %or_ln103

]]></Node>
<StgValue><ssdm name="add_ln103_3"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
.split6:15 %tmp_9_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln103_3, i5 0

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
.split6:16 %br_ln94 = br void

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.loopexit:0 %i_1 = add i16 %i, i16 2

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %iii = phi i6 0, void %.split6, i6 %add_ln94, void %.split4

]]></Node>
<StgValue><ssdm name="iii"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %icmp_ln94 = icmp_eq  i6 %iii, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln94 = br i1 %icmp_ln94, void %.split4, void

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="6">
<![CDATA[
.split4:1 %zext_ln103_6 = zext i6 %iii

]]></Node>
<StgValue><ssdm name="zext_ln103_6"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="21" op_0_bw="21" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:2 %tmp_2 = partselect i21 @_ssdm_op_PartSelect.i21.i22.i32.i32, i22 %add_ln103, i32 1, i32 21

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="27" op_0_bw="27" op_1_bw="21" op_2_bw="6">
<![CDATA[
.split4:3 %tmp_3 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i21.i6, i21 %tmp_2, i6 %iii

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="27">
<![CDATA[
.split4:4 %zext_ln103_7 = zext i27 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln103_7"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:5 %convolution_output_V_addr = getelementptr i21 %convolution_output_V, i64 0, i64 %zext_ln103_7

]]></Node>
<StgValue><ssdm name="convolution_output_V_addr"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split4:6 %add_ln103_4 = add i17 %tmp_7_cast, i17 %zext_ln103_6

]]></Node>
<StgValue><ssdm name="add_ln103_4"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="17">
<![CDATA[
.split4:7 %zext_ln103_8 = zext i17 %add_ln103_4

]]></Node>
<StgValue><ssdm name="zext_ln103_8"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:8 %convolution_output_V_addr_1 = getelementptr i21 %convolution_output_V, i64 0, i64 %zext_ln103_8

]]></Node>
<StgValue><ssdm name="convolution_output_V_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split4:13 %add_ln103_5 = add i17 %tmp_9_cast, i17 %zext_ln103_6

]]></Node>
<StgValue><ssdm name="add_ln103_5"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="21" op_0_bw="17">
<![CDATA[
.split4:20 %convolution_output_V_load = load i17 %convolution_output_V_addr

]]></Node>
<StgValue><ssdm name="convolution_output_V_load"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="21" op_0_bw="17">
<![CDATA[
.split4:25 %convolution_output_V_load_1 = load i17 %convolution_output_V_addr_1

]]></Node>
<StgValue><ssdm name="convolution_output_V_load_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="73" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln94 = add i6 %iii, i6 1

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="6">
<![CDATA[
.split4:0 %zext_ln103_5 = zext i6 %iii

]]></Node>
<StgValue><ssdm name="zext_ln103_5"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4:9 %tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %add_ln103_1, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.split4:10 %tmp_5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %tmp_4, i6 %iii

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="22">
<![CDATA[
.split4:11 %zext_ln103_9 = zext i22 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln103_9"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:12 %convolution_output_V_addr_2 = getelementptr i21 %convolution_output_V, i64 0, i64 %zext_ln103_9

]]></Node>
<StgValue><ssdm name="convolution_output_V_addr_2"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="17">
<![CDATA[
.split4:14 %zext_ln103_10 = zext i17 %add_ln103_5

]]></Node>
<StgValue><ssdm name="zext_ln103_10"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="17" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:15 %convolution_output_V_addr_3 = getelementptr i21 %convolution_output_V, i64 0, i64 %zext_ln103_10

]]></Node>
<StgValue><ssdm name="convolution_output_V_addr_3"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split4:16 %add_ln110_1 = add i15 %tmp_3_cast, i15 %zext_ln103_5

]]></Node>
<StgValue><ssdm name="add_ln110_1"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="21" op_0_bw="17">
<![CDATA[
.split4:20 %convolution_output_V_load = load i17 %convolution_output_V_addr

]]></Node>
<StgValue><ssdm name="convolution_output_V_load"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="20" op_0_bw="21">
<![CDATA[
.split4:21 %trunc_ln1494 = trunc i21 %convolution_output_V_load

]]></Node>
<StgValue><ssdm name="trunc_ln1494"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4:22 %icmp_ln1494 = icmp_sgt  i21 %convolution_output_V_load, i21 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
.split4:23 %select_ln104 = select i1 %icmp_ln1494, i20 %trunc_ln1494, i20 0

]]></Node>
<StgValue><ssdm name="select_ln104"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="21" op_0_bw="20">
<![CDATA[
.split4:24 %zext_ln103 = zext i20 %select_ln104

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="21" op_0_bw="17">
<![CDATA[
.split4:25 %convolution_output_V_load_1 = load i17 %convolution_output_V_addr_1

]]></Node>
<StgValue><ssdm name="convolution_output_V_load_1"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4:26 %icmp_ln1494_1 = icmp_sgt  i21 %convolution_output_V_load_1, i21 %zext_ln103

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split4:27 %select_ln104_1 = select i1 %icmp_ln1494_1, i21 %convolution_output_V_load_1, i21 %zext_ln103

]]></Node>
<StgValue><ssdm name="select_ln104_1"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="21" op_0_bw="17">
<![CDATA[
.split4:28 %convolution_output_V_load_2 = load i17 %convolution_output_V_addr_2

]]></Node>
<StgValue><ssdm name="convolution_output_V_load_2"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="21" op_0_bw="17">
<![CDATA[
.split4:31 %convolution_output_V_load_3 = load i17 %convolution_output_V_addr_3

]]></Node>
<StgValue><ssdm name="convolution_output_V_load_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="15">
<![CDATA[
.split4:17 %zext_ln110_2 = zext i15 %add_ln110_1

]]></Node>
<StgValue><ssdm name="zext_ln110_2"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:18 %max_pooling_output_V_addr = getelementptr i21 %max_pooling_output_V, i64 0, i64 %zext_ln110_2

]]></Node>
<StgValue><ssdm name="max_pooling_output_V_addr"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:19 %specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln94"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="21" op_0_bw="17">
<![CDATA[
.split4:28 %convolution_output_V_load_2 = load i17 %convolution_output_V_addr_2

]]></Node>
<StgValue><ssdm name="convolution_output_V_load_2"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4:29 %icmp_ln1494_2 = icmp_sgt  i21 %convolution_output_V_load_2, i21 %select_ln104_1

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split4:30 %select_ln104_2 = select i1 %icmp_ln1494_2, i21 %convolution_output_V_load_2, i21 %select_ln104_1

]]></Node>
<StgValue><ssdm name="select_ln104_2"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="21" op_0_bw="17">
<![CDATA[
.split4:31 %convolution_output_V_load_3 = load i17 %convolution_output_V_addr_3

]]></Node>
<StgValue><ssdm name="convolution_output_V_load_3"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split4:32 %icmp_ln1494_3 = icmp_sgt  i21 %convolution_output_V_load_3, i21 %select_ln104_2

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split4:33 %select_ln104_3 = select i1 %icmp_ln1494_3, i21 %convolution_output_V_load_3, i21 %select_ln104_2

]]></Node>
<StgValue><ssdm name="select_ln104_3"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="21" op_1_bw="15">
<![CDATA[
.split4:34 %store_ln110 = store i21 %select_ln104_3, i15 %max_pooling_output_V_addr

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
.split4:35 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="105" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0 %ii_1 = add i16 %ii, i16 2

]]></Node>
<StgValue><ssdm name="ii_1"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
