{
  "module_name": "clk-mt8183-apmixedsys.c",
  "hash_id": "36832c200800dca52ba34efae66cabc20cd8173afc2379c35b8cd508ac4067be",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8183-apmixedsys.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/mt8183-clk.h>\n#include <linux/clk.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n#include \"clk-pll.h\"\n\nstatic const struct mtk_gate_regs apmixed_cg_regs = {\n\t.set_ofs = 0x20,\n\t.clr_ofs = 0x20,\n\t.sta_ofs = 0x20,\n};\n\n#define GATE_APMIXED_FLAGS(_id, _name, _parent, _shift, _flags)\t\t\\\n\tGATE_MTK_FLAGS(_id, _name, _parent, &apmixed_cg_regs,\t\t\\\n\t\t       _shift, &mtk_clk_gate_ops_no_setclr_inv, _flags)\n\n#define GATE_APMIXED(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_APMIXED_FLAGS(_id, _name, _parent, _shift,\t0)\n\n \nstatic const struct mtk_gate apmixed_clks[] = {\n\t \n\tGATE_APMIXED(CLK_APMIXED_SSUSB_26M, \"apmixed_ssusb26m\", \"f_f26m_ck\", 4),\n\tGATE_APMIXED_FLAGS(CLK_APMIXED_APPLL_26M, \"apmixed_appll26m\",\n\t\t\t   \"f_f26m_ck\", 5, CLK_IS_CRITICAL),\n\tGATE_APMIXED(CLK_APMIXED_MIPIC0_26M, \"apmixed_mipic026m\", \"f_f26m_ck\", 6),\n\tGATE_APMIXED(CLK_APMIXED_MDPLLGP_26M, \"apmixed_mdpll26m\", \"f_f26m_ck\", 7),\n\tGATE_APMIXED(CLK_APMIXED_MMSYS_26M, \"apmixed_mmsys26m\", \"f_f26m_ck\", 8),\n\tGATE_APMIXED(CLK_APMIXED_UFS_26M, \"apmixed_ufs26m\", \"f_f26m_ck\", 9),\n\tGATE_APMIXED(CLK_APMIXED_MIPIC1_26M, \"apmixed_mipic126m\", \"f_f26m_ck\", 11),\n\tGATE_APMIXED(CLK_APMIXED_MEMPLL_26M, \"apmixed_mempll26m\", \"f_f26m_ck\", 13),\n\tGATE_APMIXED(CLK_APMIXED_CLKSQ_LVPLL_26M, \"apmixed_lvpll26m\", \"f_f26m_ck\", 14),\n\tGATE_APMIXED(CLK_APMIXED_MIPID0_26M, \"apmixed_mipid026m\", \"f_f26m_ck\", 16),\n\tGATE_APMIXED(CLK_APMIXED_MIPID1_26M, \"apmixed_mipid126m\", \"f_f26m_ck\", 17),\n};\n\n#define MT8183_PLL_FMAX\t\t(3800UL * MHZ)\n#define MT8183_PLL_FMIN\t\t(1500UL * MHZ)\n\n#define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags,\t\t\\\n\t\t\t_rst_bar_mask, _pcwbits, _pcwibits, _pd_reg,\t\\\n\t\t\t_pd_shift, _tuner_reg,  _tuner_en_reg,\t\t\\\n\t\t\t_tuner_en_bit, _pcw_reg, _pcw_shift,\t\t\\\n\t\t\t_pcw_chg_reg, _div_table) {\t\t\t\\\n\t\t.id = _id,\t\t\t\t\t\t\\\n\t\t.name = _name,\t\t\t\t\t\t\\\n\t\t.reg = _reg,\t\t\t\t\t\t\\\n\t\t.pwr_reg = _pwr_reg,\t\t\t\t\t\\\n\t\t.en_mask = _en_mask,\t\t\t\t\t\\\n\t\t.flags = _flags,\t\t\t\t\t\\\n\t\t.rst_bar_mask = _rst_bar_mask,\t\t\t\t\\\n\t\t.fmax = MT8183_PLL_FMAX,\t\t\t\t\\\n\t\t.fmin = MT8183_PLL_FMIN,\t\t\t\t\\\n\t\t.pcwbits = _pcwbits,\t\t\t\t\t\\\n\t\t.pcwibits = _pcwibits,\t\t\t\t\t\\\n\t\t.pd_reg = _pd_reg,\t\t\t\t\t\\\n\t\t.pd_shift = _pd_shift,\t\t\t\t\t\\\n\t\t.tuner_reg = _tuner_reg,\t\t\t\t\\\n\t\t.tuner_en_reg = _tuner_en_reg,\t\t\t\t\\\n\t\t.tuner_en_bit = _tuner_en_bit,\t\t\t\t\\\n\t\t.pcw_reg = _pcw_reg,\t\t\t\t\t\\\n\t\t.pcw_shift = _pcw_shift,\t\t\t\t\\\n\t\t.pcw_chg_reg = _pcw_chg_reg,\t\t\t\t\\\n\t\t.div_table = _div_table,\t\t\t\t\\\n\t}\n\n#define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags,\t\t\\\n\t\t\t_rst_bar_mask, _pcwbits, _pcwibits, _pd_reg,\t\\\n\t\t\t_pd_shift, _tuner_reg, _tuner_en_reg,\t\t\\\n\t\t\t_tuner_en_bit, _pcw_reg, _pcw_shift,\t\t\\\n\t\t\t_pcw_chg_reg)\t\t\t\t\t\\\n\t\tPLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags,\t\\\n\t\t\t_rst_bar_mask, _pcwbits, _pcwibits, _pd_reg,\t\\\n\t\t\t_pd_shift, _tuner_reg, _tuner_en_reg,\t\t\\\n\t\t\t_tuner_en_bit, _pcw_reg, _pcw_shift,\t\t\\\n\t\t\t_pcw_chg_reg, NULL)\n\nstatic const struct mtk_pll_div_table armpll_div_table[] = {\n\t{ .div = 0, .freq = MT8183_PLL_FMAX },\n\t{ .div = 1, .freq = 1500 * MHZ },\n\t{ .div = 2, .freq = 750 * MHZ },\n\t{ .div = 3, .freq = 375 * MHZ },\n\t{ .div = 4, .freq = 187500000 },\n\t{   }\n};\n\nstatic const struct mtk_pll_div_table mfgpll_div_table[] = {\n\t{ .div = 0, .freq = MT8183_PLL_FMAX },\n\t{ .div = 1, .freq = 1600 * MHZ },\n\t{ .div = 2, .freq = 800 * MHZ },\n\t{ .div = 3, .freq = 400 * MHZ },\n\t{ .div = 4, .freq = 200 * MHZ },\n\t{   }\n};\n\nstatic const struct mtk_pll_data plls[] = {\n\tPLL_B(CLK_APMIXED_ARMPLL_LL, \"armpll_ll\", 0x0200, 0x020C, 0,\n\t      HAVE_RST_BAR | PLL_AO, BIT(24), 22, 8, 0x0204, 24, 0x0, 0x0, 0,\n\t      0x0204, 0, 0, armpll_div_table),\n\tPLL_B(CLK_APMIXED_ARMPLL_L, \"armpll_l\", 0x0210, 0x021C, 0,\n\t      HAVE_RST_BAR | PLL_AO, BIT(24), 22, 8, 0x0214, 24, 0x0, 0x0, 0,\n\t      0x0214, 0, 0, armpll_div_table),\n\tPLL(CLK_APMIXED_CCIPLL, \"ccipll\", 0x0290, 0x029C, 0,\n\t    HAVE_RST_BAR | PLL_AO, BIT(24), 22, 8, 0x0294, 24, 0x0, 0x0, 0,\n\t    0x0294, 0, 0),\n\tPLL(CLK_APMIXED_MAINPLL, \"mainpll\", 0x0220, 0x022C, 0,\n\t    HAVE_RST_BAR, BIT(24), 22, 8, 0x0224, 24, 0x0, 0x0, 0,\n\t    0x0224, 0, 0),\n\tPLL(CLK_APMIXED_UNIV2PLL, \"univ2pll\", 0x0230, 0x023C, 0,\n\t    HAVE_RST_BAR, BIT(24), 22, 8, 0x0234, 24, 0x0, 0x0, 0,\n\t    0x0234, 0, 0),\n\tPLL_B(CLK_APMIXED_MFGPLL, \"mfgpll\", 0x0240, 0x024C, 0,\n\t      0, 0, 22, 8, 0x0244, 24, 0x0, 0x0, 0, 0x0244, 0, 0,\n\t      mfgpll_div_table),\n\tPLL(CLK_APMIXED_MSDCPLL, \"msdcpll\", 0x0250, 0x025C, 0,\n\t    0, 0, 22, 8, 0x0254, 24, 0x0, 0x0, 0, 0x0254, 0, 0),\n\tPLL(CLK_APMIXED_TVDPLL, \"tvdpll\", 0x0260, 0x026C, 0,\n\t    0, 0, 22, 8, 0x0264, 24, 0x0, 0x0, 0, 0x0264, 0, 0),\n\tPLL(CLK_APMIXED_MMPLL, \"mmpll\", 0x0270, 0x027C, 0,\n\t    HAVE_RST_BAR, BIT(23), 22, 8, 0x0274, 24, 0x0, 0x0, 0,\n\t    0x0274, 0, 0),\n\tPLL(CLK_APMIXED_APLL1, \"apll1\", 0x02A0, 0x02B0, 0,\n\t    0, 0, 32, 8, 0x02A0, 1, 0x02A8, 0x0014, 0, 0x02A4, 0, 0x02A0),\n\tPLL(CLK_APMIXED_APLL2, \"apll2\", 0x02b4, 0x02c4, 0,\n\t    0, 0, 32, 8, 0x02B4, 1, 0x02BC, 0x0014, 1, 0x02B8, 0, 0x02B4),\n};\n\nstatic int clk_mt8183_apmixed_probe(struct platform_device *pdev)\n{\n\tvoid __iomem *base;\n\tstruct clk_hw_onecell_data *clk_data;\n\tstruct device_node *node = pdev->dev.of_node;\n\tstruct device *dev = &pdev->dev;\n\tint ret;\n\n\tbase = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(base))\n\t\treturn PTR_ERR(base);\n\n\tclk_data = mtk_devm_alloc_clk_data(dev, CLK_APMIXED_NR_CLK);\n\tif (!clk_data)\n\t\treturn -ENOMEM;\n\n\tret = mtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), clk_data);\n\tif (ret)\n\t\treturn ret;\n\n\tret = mtk_clk_register_gates(&pdev->dev, node, apmixed_clks,\n\t\t\t\t     ARRAY_SIZE(apmixed_clks), clk_data);\n\tif (ret)\n\t\tgoto unregister_plls;\n\n\tret = of_clk_add_hw_provider(node, of_clk_hw_onecell_get, clk_data);\n\tif (ret)\n\t\tgoto unregister_gates;\n\n\treturn 0;\n\nunregister_gates:\n\tmtk_clk_unregister_gates(apmixed_clks, ARRAY_SIZE(apmixed_clks), clk_data);\nunregister_plls:\n\tmtk_clk_unregister_plls(plls, ARRAY_SIZE(plls), clk_data);\n\n\treturn ret;\n}\n\nstatic const struct of_device_id of_match_clk_mt8183_apmixed[] = {\n\t{ .compatible = \"mediatek,mt8183-apmixedsys\" },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8183_apmixed);\n\nstatic struct platform_driver clk_mt8183_apmixed_drv = {\n\t.probe = clk_mt8183_apmixed_probe,\n\t.driver = {\n\t\t.name = \"clk-mt8183-apmixed\",\n\t\t.of_match_table = of_match_clk_mt8183_apmixed,\n\t},\n};\nbuiltin_platform_driver(clk_mt8183_apmixed_drv)\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}