<profile>

<section name = "Vivado HLS Report for 'dut_update_off_diag_r'" level="0">
<item name = "Date">Sun Dec  4 22:47:18 2022
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">pca.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.42, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4291632, 4291632, 4291632, 4291632, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L_svd_calc_off_r">4291630, 4291630, 29, 14, 1, 306544, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 28</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 5, 348, 711</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 248</column>
<column name="Register">-, -, 795, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 2, 1, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="dut_fadd_32ns_32ns_32_5_full_dsp_U11">dut_fadd_32ns_32ns_32_5_full_dsp, 0, 2, 205, 390</column>
<column name="dut_fmul_32ns_32ns_32_4_max_dsp_U12">dut_fmul_32ns_32ns_32_4_max_dsp, 0, 3, 143, 321</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next_fu_119_p2">+, 0, 0, 19, 19, 1</column>
<column name="ap_sig_221">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_233">and, 0, 0, 1, 1, 1</column>
<column name="exitcond_flatten_fu_113_p2">icmp, 0, 0, 7, 19, 19</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 17, 1, 17</column>
<column name="ap_reg_ppiten_pp0_it2">1, 2, 1, 2</column>
<column name="grp_fu_72_p0">32, 6, 32, 192</column>
<column name="grp_fu_72_p1">32, 6, 32, 192</column>
<column name="grp_fu_76_p0">64, 8, 32, 256</column>
<column name="grp_fu_76_p1">64, 9, 32, 288</column>
<column name="indvar_flatten_phi_fu_65_p4">19, 2, 19, 38</column>
<column name="indvar_flatten_reg_61">19, 2, 19, 38</column>
<column name="strm_in_V_blk_n">1, 2, 1, 2</column>
<column name="strm_out_V_blk_n">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_tmp_8_reg_144_pp0_iter1">32, 0, 32, 0</column>
<column name="exitcond_flatten_reg_125">1, 0, 1, 0</column>
<column name="indvar_flatten_next_reg_129">19, 0, 19, 0</column>
<column name="indvar_flatten_reg_61">19, 0, 19, 0</column>
<column name="reg_102">32, 0, 32, 0</column>
<column name="reg_108">32, 0, 32, 0</column>
<column name="reg_80">32, 0, 32, 0</column>
<column name="reg_86">32, 0, 32, 0</column>
<column name="reg_91">32, 0, 32, 0</column>
<column name="reg_96">32, 0, 32, 0</column>
<column name="tmp_10_reg_154">32, 0, 32, 0</column>
<column name="tmp_11_reg_159">32, 0, 32, 0</column>
<column name="tmp_12_reg_164">32, 0, 32, 0</column>
<column name="tmp_13_reg_169">32, 0, 32, 0</column>
<column name="tmp_14_reg_174">32, 0, 32, 0</column>
<column name="tmp_15_reg_179">32, 0, 32, 0</column>
<column name="tmp_16_reg_184">32, 0, 32, 0</column>
<column name="tmp_17_reg_189">32, 0, 32, 0</column>
<column name="tmp_18_reg_194">32, 0, 32, 0</column>
<column name="tmp_19_reg_199">32, 0, 32, 0</column>
<column name="tmp_3_i2_reg_204">32, 0, 32, 0</column>
<column name="tmp_6_reg_134">32, 0, 32, 0</column>
<column name="tmp_7_reg_139">32, 0, 32, 0</column>
<column name="tmp_8_reg_144">32, 0, 32, 0</column>
<column name="tmp_9_reg_149">32, 0, 32, 0</column>
<column name="tmp_i3_reg_209">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut_update_off_diag_r, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut_update_off_diag_r, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut_update_off_diag_r, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut_update_off_diag_r, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut_update_off_diag_r, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut_update_off_diag_r, return value</column>
<column name="strm_in_V_dout">in, 32, ap_fifo, strm_in_V, pointer</column>
<column name="strm_in_V_empty_n">in, 1, ap_fifo, strm_in_V, pointer</column>
<column name="strm_in_V_read">out, 1, ap_fifo, strm_in_V, pointer</column>
<column name="strm_out_V_din">out, 32, ap_fifo, strm_out_V, pointer</column>
<column name="strm_out_V_full_n">in, 1, ap_fifo, strm_out_V, pointer</column>
<column name="strm_out_V_write">out, 1, ap_fifo, strm_out_V, pointer</column>
</table>
</item>
</section>
</profile>
