// Seed: 3759095384
program module_0;
  assign #id_4 id_1 = 1 ? -1 : 1;
endprogram : SymbolIdentifier
module module_1 #(
    parameter id_5 = 32'd12,
    parameter id_7 = 32'd79
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output supply1 id_10;
  output wire id_9;
  input wire id_8;
  input wire _id_7;
  output wire id_6;
  input wire _id_5;
  input logic [7:0] id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign id_10 = 1 == -1;
  assign id_2[-1 :-1] = id_4[id_5 : id_7==-1];
  initial assume (id_5);
endmodule
