
<html><head><title>Verilog In Design Flow</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="smeghna" />
<meta name="CreateDate" content="2023-10-03" />
<meta name="CreateTime" content="1696337840" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use Verilog In to import a design from Verilog Hardware Description Language (HDL) format into the OpenAccess database format" />
<meta name="DocTitle" content="Verilog In User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Verilog In Design Flow" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="verinuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-03" />
<meta name="ModifiedTime" content="1696337840" />
<meta name="NextFile" content="chap1_tk_Starting_Verilog_In.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap1_ct_Prerequisites_for_Using_Verilog_In.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Verilog In User Guide -- Verilog In Design Flow" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="verinuserIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="verinuserTOC.html">Contents</a></li><li><a class="prev" href="chap1_ct_Prerequisites_for_Using_Verilog_In.html" title="Prerequisites for Using Verilog In">Prerequisites for Using Verilo ...</a></li><li style="float: right;"><a class="viewPrint" href="verinuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1_tk_Starting_Verilog_In.html" title="Starting Verilog In">Starting Verilog In</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Verilog In User Guide<br />Product Version IC23.1, November 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:re_Verilog_In_Design_Flow" title="Verilog In Design Flow"></a><h2>
<a id="pgfId-1014281"></a>Verilog In Design Flow</h2>

<p>
<a id="pgfId-1014282"></a>When you use Verilog In with Virtuoso<sup>&#174;</sup> Studio Design Environment, you can convert structural Verilog netlists into one of the following forms:</p>
<ul><li>
<a id="pgfId-1043808"></a>Virtuoso schematics</li><li>
<a id="pgfId-1043809"></a>Netlists in the Virtuoso format</li><li>
<a id="pgfId-1043810"></a>Verilog text views in a Virtuoso library</li></ul>


<p>
<a id="pgfId-1014286"></a>In each case, the design is converted into a data format that can be used by Cadence tools. If you convert your Verilog design into schematics, you can edit them in Virtuoso. </p>
<p>
<a id="pgfId-1052234"></a>The Verilog In software is located in the Cadence software hierarchy at <br /><span class="webflare-courier-new" style="white-space:pre"><em>install_dir</em></span><code>/tools/dfII/bin/ihdl</code>, where <span class="webflare-courier-new" style="white-space:pre"><em>install_dir</em></span> is the directory where your Cadence software is installed.</p>
<p>
<a id="pgfId-1031548"></a>Verilog In uses the <code>ncvlog</code> parser to analyze all designs before they are imported into Verilog. </p>

<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1035211"></a>
It is possible that Verilog In is unable to use <code>ncvlog</code> from the appropriate location because the <code>PATH</code> environment variable or <code>LD_LIBRARY_PATH</code> is not set correctly. In this case, Verilog In issues an error. Therefore, ensure that <code>ncvlog</code> is set in the path correctly. For details, see Verilog In with Verilog 2001 Support.</div>

<p>
<a id="pgfId-1035092"></a>The following figure shows how to use Verilog In with other steps in the Verilog design process:</p>

<div class="webflare-div-image">
<img width="668" height="230" src="images/chap1-3.gif" /></div>

<p>
<a id="pgfId-1069787"></a></p>
<p>
<a id="pgfId-1029969"></a>You can use Verilog In to do the following:</p>
<ul><li>
<a id="pgfId-1014346"></a>Import a Verilog HDL design into a Virtuoso Studio Design Environment library</li><li>
<a id="pgfId-1014348"></a>Import a Verilog ASIC library into a Virtuoso Studio Design Environment library</li><li>
<a id="pgfId-1014350"></a>Import a Verilog HDL design, minus modules that already exist in the library, into a Virtuoso Studio Design Environment library</li><li>
<a id="pgfId-1014353"></a>Import pieces of a hierarchical design into a Virtuoso Studio Design Environment library</li><li>
<a id="pgfId-1014354"></a>Import a combination of the above</li></ul>




<p>
<a id="pgfId-1014356"></a>The following figure shows the files Verilog In uses and generates. The &#8216;Required Files&#8217; are the files that you must specify in the Verilog In form.</p>
<p>
<a id="pgfId-1066535"></a></p>

<div class="webflare-div-image">
<img width="458" height="345" src="images/chap1-4.gif" /></div>

<p>
<a id="pgfId-1014432"></a>You can run Verilog In by using the Verilog In form as described in this topic. You access the Verilog In form from the CIW (command interpreter window) in Virtuoso Studio Design Environment. </p>
<p>
<a id="pgfId-1014436"></a>Verilog In Command- Line Mode provides Information about running Verilog In in command-line mode. However, it is recommended that you use the Virtuoso Studio Design Environment user interface to run Verilog In.</p>

<h4><em>
<a id="pgfId-1068446"></a>Related Topics</em></h4>

<p>
<a id="pgfId-1068484"></a><a href="chap2.html#16179">Verilog In Command-Line Mode</a></p>
<p>
<a id="pgfId-1068520"></a><a href="chap3.html#41226">Verilog In with Verilog 2001 Support</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap1_ct_Prerequisites_for_Using_Verilog_In.html" id="prev" title="Prerequisites for Using Verilog In">Prerequisites for Using Verilo ...</a></em></b><b><em><a href="chap1_tk_Starting_Verilog_In.html" id="nex" title="Starting Verilog In">Starting Verilog In</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>