/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_13z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_69z;
  wire celloutsig_0_70z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_5z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[83] ^ in_data[94]);
  assign celloutsig_0_3z = ~(in_data[73] ^ celloutsig_0_2z);
  assign celloutsig_0_31z = ~(celloutsig_0_26z ^ celloutsig_0_28z);
  assign celloutsig_0_35z = ~(celloutsig_0_0z ^ celloutsig_0_19z);
  assign celloutsig_0_4z = ~(celloutsig_0_3z ^ celloutsig_0_2z);
  assign celloutsig_0_40z = ~(celloutsig_0_35z ^ _00_);
  assign celloutsig_0_47z = ~(celloutsig_0_40z ^ celloutsig_0_31z);
  assign celloutsig_0_5z = ~(celloutsig_0_2z ^ celloutsig_0_0z);
  assign celloutsig_0_18z = ~(celloutsig_0_0z ^ celloutsig_0_4z);
  assign celloutsig_0_62z = ~(celloutsig_0_47z ^ celloutsig_0_27z);
  assign celloutsig_0_69z = ~(celloutsig_0_62z ^ celloutsig_0_40z);
  assign celloutsig_0_13z = ~(celloutsig_0_2z ^ celloutsig_0_1z);
  assign celloutsig_0_70z = ~(celloutsig_0_62z ^ celloutsig_0_35z);
  assign celloutsig_1_0z = ~(in_data[150] ^ in_data[186]);
  assign celloutsig_1_2z = ~(in_data[152] ^ in_data[160]);
  assign celloutsig_1_5z = ~(in_data[190] ^ in_data[182]);
  assign celloutsig_1_10z = ~(celloutsig_1_2z ^ celloutsig_1_0z);
  assign celloutsig_1_12z = ~(in_data[109] ^ celloutsig_1_2z);
  assign celloutsig_1_17z = ~(celloutsig_1_5z ^ celloutsig_1_12z);
  assign celloutsig_1_18z = ~(celloutsig_1_0z ^ celloutsig_1_10z);
  assign celloutsig_0_9z = ~(celloutsig_0_1z ^ celloutsig_0_13z);
  assign celloutsig_1_19z = ~(celloutsig_1_0z ^ celloutsig_1_17z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z ^ in_data[13]);
  assign celloutsig_0_19z = ~(celloutsig_0_9z ^ celloutsig_0_3z);
  assign celloutsig_0_21z = ~(celloutsig_0_9z ^ celloutsig_0_13z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z ^ in_data[67]);
  assign celloutsig_0_26z = ~(celloutsig_0_4z ^ celloutsig_0_3z);
  assign celloutsig_0_27z = ~(celloutsig_0_26z ^ celloutsig_0_18z);
  assign celloutsig_0_28z = ~(celloutsig_0_21z ^ celloutsig_0_19z);
  reg [5:0] _31_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _31_ <= 6'h00;
    else _31_ <= { celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_31z, 1'h1, celloutsig_0_26z };
  assign { _01_[5:2], _00_, _01_[0] } = _31_;
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
