V 000035 56 403 1268928139502 AND2
(_unit AND2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 765
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 766
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 404 1268928139507 AND2A
(_unit AND2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 806
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 807
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 404 1268928139512 AND2B
(_unit AND2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 848
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 849
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 571 1268928139517 AND3
(_unit AND3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 892
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 893
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 894
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 572 1268928139537 AND3A
(_unit AND3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 938
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 939
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 940
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 572 1268928139542 AND3B
(_unit AND3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 985
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 986
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 987
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928139547 AND3C
(_unit AND3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1033
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1034
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1035
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139552 AO12
(_unit AO12
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1086
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1087
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1088
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139557 AO13
(_unit AO13
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1135
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1136
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1137
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139562 AO14
(_unit AO14
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1188
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1189
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1190
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139569 AO15
(_unit AO15
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1241
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1242
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1243
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139574 AO16
(_unit AO16
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1290
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1291
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1292
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139579 AO17
(_unit AO17
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1343
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1344
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1345
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139599 AO18
(_unit AO18
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1393
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1394
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1395
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 573 1268928139604 AO1
(_unit AO1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1438
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1439
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1440
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139609 AO1A
(_unit AO1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1484
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1485
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1486
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139614 AO1B
(_unit AO1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1530
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1531
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1532
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139619 AO1C
(_unit AO1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1577
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1578
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1579
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139630 AO1D
(_unit AO1D
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1624
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1625
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1626
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139646 AO1E
(_unit AO1E
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1672
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1673
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1674
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139651 AOI1
(_unit AOI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1717
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1718
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1719
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928139656 AOI1A
(_unit AOI1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1763
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1764
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1765
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928139661 AOI1B
(_unit AOI1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1809
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1810
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1811
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928139666 AOI1C
(_unit AOI1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1856
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1857
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1858
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928139671 AOI1D
(_unit AOI1D
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1904
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1905
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1906
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139678 AOI5
(_unit AOI5
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1953
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1954
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1955
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 573 1268928139683 AX1
(_unit AX1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1999
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2000
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2001
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139688 AX1A
(_unit AX1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2045
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2046
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2047
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139693 AX1B
(_unit AX1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2092
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2093
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2094
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139698 AX1C
(_unit AX1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2137
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2138
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2139
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139724 AX1D
(_unit AX1D
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2184
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2185
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2186
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139729 AX1E
(_unit AX1E
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2229
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2230
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2231
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139734 AXO1
(_unit AXO1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2277
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2278
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2279
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139739 AXO2
(_unit AXO2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2326
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2327
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2328
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139744 AXO3
(_unit AXO3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2374
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2375
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2376
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139756 AXO5
(_unit AXO5
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2423
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2424
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2425
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139761 AXO6
(_unit AXO6
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2471
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2472
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2473
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928139766 AXO7
(_unit AXO7
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2520
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2521
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2522
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928139771 AXOI1
(_unit AXOI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2568
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2569
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2570
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928139776 AXOI2
(_unit AXOI2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2617
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2618
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2619
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928139786 AXOI3
(_unit AXOI3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2665
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2666
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2667
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928139791 AXOI4
(_unit AXOI4
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2713
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2714
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2715
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928139796 AXOI5
(_unit AXOI5
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2762
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2763
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2764
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928139801 AXOI7
(_unit AXOI7
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2811
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2812
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2813
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 238 1268928139806 PLLINT
(_unit PLLINT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.0 0.0 0.0))
		(_specparam tpdHL_A_to_Y real (0.0 0.0 0.0))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2850
			(_port A in )
			(_port Y out )
		)
	)
)
V 000037 56 1405 1268928139819 BIBUF
(_unit BIBUF
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2899
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2901
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2902
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2903
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2904
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 2906
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2907
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2908
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2909
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2910
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2911
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928139824 BIBUF_F_12
(_unit BIBUF_F_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2961
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2963
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2964
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2965
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2966
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 2968
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2969
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2970
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2971
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2972
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2973
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928139829 BIBUF_F_12D
(_unit BIBUF_F_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3024
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3026
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3027
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3028
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3029
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3031
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3032
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3033
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3034
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3035
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3036
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928139834 BIBUF_F_12U
(_unit BIBUF_F_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3087
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3089
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3090
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3091
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3092
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3094
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3095
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3096
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3097
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3098
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3099
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928139850 BIBUF_F_16
(_unit BIBUF_F_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3149
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3151
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3152
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3153
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3154
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3156
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3157
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3158
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3159
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3160
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3161
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928139864 BIBUF_F_16D
(_unit BIBUF_F_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3212
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3214
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3215
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3216
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3217
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3219
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3220
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3221
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3222
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3223
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3224
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928139869 BIBUF_F_16U
(_unit BIBUF_F_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3275
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3277
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3278
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3279
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3280
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3282
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3283
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3284
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3285
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3286
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3287
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928139874 BIBUF_F_24
(_unit BIBUF_F_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3337
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3339
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3340
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3341
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3342
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3344
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3345
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3346
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3347
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3348
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3349
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928139879 BIBUF_F_24D
(_unit BIBUF_F_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3400
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3402
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3403
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3404
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3405
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3407
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3408
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3409
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3410
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3411
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3412
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928139884 BIBUF_F_24U
(_unit BIBUF_F_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3463
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3465
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3466
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3467
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3468
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3470
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3471
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3472
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3473
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3474
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3475
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1409 1268928139911 BIBUF_F_8
(_unit BIBUF_F_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3525
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3527
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3528
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3529
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3530
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3532
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3533
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3534
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3535
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3536
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3537
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928139916 BIBUF_F_8D
(_unit BIBUF_F_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3588
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3590
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3591
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3592
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3593
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3595
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3596
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3597
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3598
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3599
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3600
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928139921 BIBUF_F_8U
(_unit BIBUF_F_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3651
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3653
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3654
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3655
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3656
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3658
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3659
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3660
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3661
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3662
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3663
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1412 1268928139928 BIBUF_GTLP25
(_unit BIBUF_GTLP25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3713
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3715
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3716
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3717
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3718
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3720
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3721
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3722
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3723
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3724
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3725
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1412 1268928139944 BIBUF_GTLP33
(_unit BIBUF_GTLP33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3775
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3777
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3778
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3779
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3780
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3782
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3783
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3784
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3785
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3786
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3787
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1412 1268928139959 BIBUF_HSTL_I
(_unit BIBUF_HSTL_I
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3837
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3839
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3840
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3841
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3842
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3844
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3845
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3846
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3847
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3848
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3849
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928139964 BIBUF_LVCMOS15
(_unit BIBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3899
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3901
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3902
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3903
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3904
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3906
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3907
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3908
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3909
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3910
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3911
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928139969 BIBUF_LVCMOS15D
(_unit BIBUF_LVCMOS15D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3962
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3964
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3965
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3966
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3967
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3969
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3970
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3971
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3972
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3973
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3974
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928139974 BIBUF_LVCMOS15U
(_unit BIBUF_LVCMOS15U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4025
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4027
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4028
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4029
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4030
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4032
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4033
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4034
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4035
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4036
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4037
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928139979 BIBUF_LVCMOS12
(_unit BIBUF_LVCMOS12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4087
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4089
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4090
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4091
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4092
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4094
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4095
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4096
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4097
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4098
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4099
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928139989 BIBUF_LVCMOS12D
(_unit BIBUF_LVCMOS12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4150
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4152
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4153
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4154
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4155
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4157
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4158
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4159
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4160
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4161
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4162
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928140005 BIBUF_LVCMOS12U
(_unit BIBUF_LVCMOS12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4213
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4215
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4216
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4217
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4218
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4220
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4221
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4222
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4223
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4224
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4225
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928140010 BIBUF_LVCMOS18
(_unit BIBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4275
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4277
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4278
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4279
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4280
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4282
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4283
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4284
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4285
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4286
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4287
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928140015 BIBUF_LVCMOS18D
(_unit BIBUF_LVCMOS18D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4338
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4340
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4341
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4342
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4343
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4345
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4346
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4347
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4348
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4349
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4350
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928140021 BIBUF_LVCMOS18U
(_unit BIBUF_LVCMOS18U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4401
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4403
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4404
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4405
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4406
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4408
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4409
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4410
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4411
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4412
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4413
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928140036 BIBUF_LVCMOS25
(_unit BIBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4463
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4465
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4466
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4467
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4468
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4470
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4471
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4472
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4473
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4474
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4475
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928140041 BIBUF_LVCMOS25D
(_unit BIBUF_LVCMOS25D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4526
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4528
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4529
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4530
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4531
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4533
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4534
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4535
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4536
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4537
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4538
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928140046 BIBUF_LVCMOS25U
(_unit BIBUF_LVCMOS25U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4589
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4591
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4592
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4593
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4594
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4596
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4597
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4598
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4599
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4600
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4601
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928140051 BIBUF_LVCMOS33
(_unit BIBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4650
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4652
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4653
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4654
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4655
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4657
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4658
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4659
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4660
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4661
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4662
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928140056 BIBUF_LVCMOS33D
(_unit BIBUF_LVCMOS33D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4714
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4716
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4717
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4718
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4719
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4721
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4722
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4723
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4724
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4725
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4726
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928140061 BIBUF_LVCMOS33U
(_unit BIBUF_LVCMOS33U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4778
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4780
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4781
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4782
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4783
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4785
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4786
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4787
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4788
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4789
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4790
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1413 1268928140066 BIBUF_LVCMOS5
(_unit BIBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4840
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4842
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4843
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4844
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4845
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4847
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4848
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4849
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4850
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4851
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4852
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928140071 BIBUF_LVCMOS5D
(_unit BIBUF_LVCMOS5D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4903
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4905
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4906
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4907
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4908
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4910
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4911
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4912
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4913
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4914
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4915
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928140084 BIBUF_LVCMOS5U
(_unit BIBUF_LVCMOS5U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4966
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4968
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4969
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4970
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4971
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4973
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4974
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4975
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4976
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4977
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4978
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 2319 1268928140100 BIBUF_LVDS
(_unit BIBUF_LVDS
	(_specify
		(_specparam tpdLH_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLH_PADP_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PADP_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PADN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PADN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5051
			(_port E in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 5052
			(_port E in )
			(_port PADN out )
		)
		(_modpath parallel unknown 0 5054
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 5055
			(_port D in )
			(_port PADN out )
		)
		(_modpath parallel unknown 0 5057
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5058
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5059
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5060
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 5062
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5063
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5064
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5065
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5066
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5067
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5068
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5069
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1409 1268928140105 BIBUF_PCI
(_unit BIBUF_PCI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5120
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5122
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5123
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5124
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5125
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5127
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5128
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5129
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5130
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5131
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5132
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928140110 BIBUF_PCIX
(_unit BIBUF_PCIX
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5182
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5184
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5185
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5186
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5187
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5189
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5190
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5191
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5192
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5193
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5194
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1413 1268928140115 BIBUF_SSTL2_I
(_unit BIBUF_SSTL2_I
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5244
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5246
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5247
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5248
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5249
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5251
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5252
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5253
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5254
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5255
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5256
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928140120 BIBUF_SSTL2_II
(_unit BIBUF_SSTL2_II
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5306
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5308
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5309
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5310
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5311
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5313
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5314
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5315
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5316
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5317
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5318
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1413 1268928140125 BIBUF_SSTL3_I
(_unit BIBUF_SSTL3_I
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5368
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5370
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5371
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5372
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5373
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5375
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5376
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5377
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5378
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5379
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5380
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928140130 BIBUF_SSTL3_II
(_unit BIBUF_SSTL3_II
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5430
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5432
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5433
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5434
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5435
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5437
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5438
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5439
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5440
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5441
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5442
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928140135 BIBUF_S_12
(_unit BIBUF_S_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5492
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5494
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5495
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5496
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5497
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5499
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5500
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5501
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5502
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5503
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5504
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928140140 BIBUF_S_12D
(_unit BIBUF_S_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5555
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5557
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5558
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5559
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5560
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5562
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5563
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5564
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5565
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5566
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5567
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928140145 BIBUF_S_12U
(_unit BIBUF_S_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5618
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5620
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5621
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5622
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5623
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5625
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5626
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5627
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5628
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5629
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5630
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928140150 BIBUF_S_16
(_unit BIBUF_S_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5680
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5682
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5683
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5684
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5685
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5687
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5688
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5689
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5690
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5691
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5692
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928140155 BIBUF_S_16D
(_unit BIBUF_S_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5743
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5745
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5746
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5747
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5748
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5750
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5751
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5752
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5753
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5754
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5755
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928140162 BIBUF_S_16U
(_unit BIBUF_S_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5806
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5808
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5809
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5810
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5811
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5813
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5814
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5815
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5816
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5817
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5818
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928140167 BIBUF_S_24
(_unit BIBUF_S_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5868
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5870
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5871
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5872
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5873
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5875
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5876
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5877
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5878
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5879
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5880
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928140177 BIBUF_S_24D
(_unit BIBUF_S_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5931
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5933
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5934
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5935
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5936
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5938
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5939
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5940
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5941
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5942
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5943
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928140193 BIBUF_S_24U
(_unit BIBUF_S_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5994
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5996
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5997
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5998
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5999
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6001
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6002
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6003
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6004
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6005
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6006
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1409 1268928140198 BIBUF_S_8
(_unit BIBUF_S_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6056
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 6058
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 6059
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6060
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6061
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6063
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6064
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6065
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6066
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6067
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6068
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928140203 BIBUF_S_8D
(_unit BIBUF_S_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6119
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 6121
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 6122
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6123
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6124
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6126
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6127
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6128
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6129
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6130
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6131
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928140208 BIBUF_S_8U
(_unit BIBUF_S_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6182
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 6184
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 6185
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6186
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6187
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6189
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6190
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6191
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6192
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6193
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6194
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 402 1268928140213 CLKBUF
(_unit CLKBUF
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6233
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6235
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6236
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 409 1268928140224 CLKBUF_GTLP25
(_unit CLKBUF_GTLP25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6274
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6276
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6277
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 409 1268928140240 CLKBUF_GTLP33
(_unit CLKBUF_GTLP33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6316
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6318
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6319
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 409 1268928140272 CLKBUF_HSTL_I
(_unit CLKBUF_HSTL_I
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6358
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6360
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6361
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928140287 CLKBUF_LVCMOS15
(_unit CLKBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6400
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6402
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6403
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928140292 CLKBUF_LVCMOS12
(_unit CLKBUF_LVCMOS12
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6441
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6443
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6444
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928140297 CLKBUF_LVCMOS18
(_unit CLKBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6483
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6485
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6486
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928140302 CLKBUF_LVCMOS25
(_unit CLKBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6525
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6527
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6528
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928140307 CLKBUF_LVCMOS33
(_unit CLKBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6567
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6569
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6570
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 410 1268928140312 CLKBUF_LVCMOS5
(_unit CLKBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6609
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6611
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6612
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 717 1268928140317 CLKBUF_LVDS
(_unit CLKBUF_LVDS
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \clkbuf_lvds\)
		(_modpath parallel unknown 0 6666
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6667
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 6669
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6670
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6671
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6672
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 721 1268928140322 CLKBUF_LVPECL
(_unit CLKBUF_LVPECL
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \clkbuf_lvpecl\)
		(_modpath parallel unknown 0 6722
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6723
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 6725
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6726
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6727
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6728
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 406 1268928140333 CLKBUF_PCI
(_unit CLKBUF_PCI
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6769
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6771
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6772
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 407 1268928140338 CLKBUF_PCIX
(_unit CLKBUF_PCIX
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6811
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6813
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6814
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 410 1268928140343 CLKBUF_SSTL2_I
(_unit CLKBUF_SSTL2_I
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6853
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6855
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6856
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928140350 CLKBUF_SSTL2_II
(_unit CLKBUF_SSTL2_II
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6895
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6897
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6898
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 410 1268928140355 CLKBUF_SSTL3_I
(_unit CLKBUF_SSTL3_I
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6937
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6939
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6940
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928140360 CLKBUF_SSTL3_II
(_unit CLKBUF_SSTL3_II
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6979
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6981
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6982
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 811 1268928140365 DFI0
(_unit DFI0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7033
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7037
			(_port D (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7038
			(_port D (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7039
			(_port CLK (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7040
			(_port CLK (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7047
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7048
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928140370 DFI0C0
(_unit DFI0C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7108
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7109
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7113
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7114
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7115
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7116
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7120
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7124
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7125
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7126
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7130
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928140375 DFI0C1
(_unit DFI0C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7188
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7189
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7193
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7194
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7195
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7196
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7200
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7204
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7205
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7206
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7210
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268928140381 DFI0E0
(_unit DFI0E0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7264
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7268
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7269
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7270
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7271
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7275
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7276
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7277
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7278
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7282
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7283
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928140386 DFI0E0C0
(_unit DFI0E0C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7344
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7345
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7349
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7350
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7351
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7352
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7356
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7357
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7358
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7359
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7360
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7364
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7365
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7366
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7370
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928140391 DFI0E0C1
(_unit DFI0E0C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7429
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7430
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7434
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7435
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7436
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7437
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7441
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7442
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7443
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7444
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7445
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7449
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7450
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7451
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7455
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928140397 DFI0E0P0
(_unit DFI0E0P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7513
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7514
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7518
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7519
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7520
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7521
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7525
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7526
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7527
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7528
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7530
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7534
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7535
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7536
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7540
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928140402 DFI0E0P1
(_unit DFI0E0P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7599
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7600
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7604
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7605
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7606
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7607
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7611
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7612
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7613
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7614
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7616
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7620
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7621
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7622
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7626
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268928140411 DFI0E1
(_unit DFI0E1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7680
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7684
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7685
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7686
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7687
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7691
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7692
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7693
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7694
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7698
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7699
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928140416 DFI0E1C0
(_unit DFI0E1C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7760
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7761
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7765
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7766
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7767
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7768
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7772
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7773
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7774
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7775
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7776
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7780
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7781
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7782
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7786
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928140428 DFI0E1C1
(_unit DFI0E1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7845
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7846
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7850
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7851
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7852
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7853
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7857
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7858
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7859
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7860
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7861
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7865
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7866
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7867
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7871
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928140433 DFI0E1P0
(_unit DFI0E1P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7929
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7930
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7934
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7935
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7936
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7937
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7941
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7942
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7943
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7944
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7946
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7950
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7951
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7952
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7956
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928140438 DFI0E1P1
(_unit DFI0E1P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8015
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8016
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8020
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8021
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8022
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8023
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8027
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8028
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8029
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8030
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8032
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8036
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8037
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8038
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8042
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928140443 DFI0P0
(_unit DFI0P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8098
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8099
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8103
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8104
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8105
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8106
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8111
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8115
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8116
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8117
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8121
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928140458 DFI0P1
(_unit DFI0P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8179
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8180
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8184
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8185
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8186
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8187
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8192
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8196
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8197
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8198
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8202
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2000 1268928140474 DFI0P1C1
(_unit DFI0P1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8264
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8265
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 8266
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8270
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8271
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8272
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8273
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8278
			(_port CLK (negedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8279
			(_port CLK (negedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8283
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8284
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8285
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8286
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8290
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8291
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 811 1268928140479 DFI1
(_unit DFI1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8341
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8345
			(_port D (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8346
			(_port D (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8347
			(_port CLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8348
			(_port CLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8355
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8356
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928140491 DFI1C0
(_unit DFI1C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8415
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8416
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8420
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8421
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8422
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8423
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8427
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8431
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8432
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8433
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8437
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928140496 DFI1C1
(_unit DFI1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8494
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8495
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8499
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8500
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8501
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8502
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8506
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8510
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8511
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8512
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8516
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268928140501 DFI1E0
(_unit DFI1E0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8569
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8573
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8574
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8575
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8576
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8580
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8581
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8582
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8583
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8587
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8588
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928140506 DFI1E0C0
(_unit DFI1E0C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8648
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8649
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8653
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8654
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8655
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8656
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8660
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8661
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8662
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8663
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8664
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8668
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8669
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8670
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8674
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928140511 DFI1E0C1
(_unit DFI1E0C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8732
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8733
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8737
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8738
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8739
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8740
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8744
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8745
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8746
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8747
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8748
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8752
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8753
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8754
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8758
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928140516 DFI1E0P0
(_unit DFI1E0P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8815
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8816
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8820
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8821
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8822
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8823
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8827
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8828
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8829
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8830
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8832
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8836
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8837
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8838
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8842
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928140522 DFI1E0P1
(_unit DFI1E0P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8900
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8901
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8905
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8906
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8907
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8908
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8912
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8913
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8914
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8915
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8917
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8921
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8922
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8923
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8927
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268928140527 DFI1E1
(_unit DFI1E1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8980
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8984
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8985
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8986
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8987
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8991
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8992
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8993
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8994
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8998
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8999
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928140532 DFI1E1C0
(_unit DFI1E1C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9059
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9060
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 9064
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9065
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9066
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9067
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9071
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9072
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9073
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9074
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9075
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9079
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9080
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9081
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9085
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928140537 DFI1E1C1
(_unit DFI1E1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9143
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9144
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 9148
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9149
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9150
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9151
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9155
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9156
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9157
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9158
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9159
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9163
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9164
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9165
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9169
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928140542 DFI1E1P0
(_unit DFI1E1P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9226
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9227
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 9231
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9232
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9233
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9234
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9238
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9239
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9240
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9241
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9243
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9247
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9248
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9249
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9253
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928140547 DFI1E1P1
(_unit DFI1E1P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9311
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9312
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 9316
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9317
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9318
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9319
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9323
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9324
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9325
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9326
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9328
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9332
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9333
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9334
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9338
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928140552 DFI1P0
(_unit DFI1P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9393
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9394
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 9398
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9399
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9400
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9401
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9406
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9410
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9411
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9412
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9416
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928140557 DFI1P1
(_unit DFI1P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9473
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9474
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 9478
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9479
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9480
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9481
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9486
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9490
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9491
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9492
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9496
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2000 1268928140562 DFI1P1C1
(_unit DFI1P1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9557
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9558
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 9559
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 9563
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9564
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9565
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9566
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9571
			(_port CLK (posedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9572
			(_port CLK (posedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9576
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9577
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9578
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9579
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9583
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9584
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 808 1268928140567 DFN0
(_unit DFN0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9634
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9638
			(_port D (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9639
			(_port D (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9640
			(_port CLK (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9641
			(_port CLK (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9648
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9649
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1409 1268928140572 DFN0C0
(_unit DFN0C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9708
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9709
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9713
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9714
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9715
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9716
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9720
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9724
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9725
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9726
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9730
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1409 1268928140577 DFN0C1
(_unit DFN0C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9787
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9788
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9792
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9793
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9794
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9795
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9799
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9803
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9804
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9805
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9809
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1296 1268928140582 DFN0E0
(_unit DFN0E0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9862
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9866
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9867
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9868
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9869
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9873
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9874
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9875
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9876
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9880
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9881
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268928140587 DFN0E0C0
(_unit DFN0E0C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9941
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9942
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9946
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9947
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9948
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9949
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9953
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9954
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9955
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9956
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9957
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9961
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9962
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9963
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9967
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928140592 DFN0E0C1
(_unit DFN0E0C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10025
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10026
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10030
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10031
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10032
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10033
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10037
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10038
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10039
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10040
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10041
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10045
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10046
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10047
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10051
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928140597 DFN0E0P0
(_unit DFN0E0P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10108
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10109
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10113
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10114
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10115
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10116
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10120
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10121
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10122
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10123
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10125
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10129
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10130
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10131
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10135
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928140602 DFN0E0P1
(_unit DFN0E0P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10193
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10194
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10198
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10199
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10200
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10201
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10205
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10206
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10207
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10208
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10210
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10214
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10215
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10216
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10220
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1307 1268928140607 DFN0E1
(_unit DFN0E1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10273
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 10277
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10278
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10279
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10280
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10284
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10285
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10286
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10287
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10291
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10292
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928140612 DFN0E1C0
(_unit DFN0E1C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10352
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10353
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10357
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10358
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10359
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10360
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10364
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10365
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10366
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10367
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10368
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10372
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10373
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10374
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10378
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928140617 DFN0E1C1
(_unit DFN0E1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10436
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10437
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10441
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10442
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10443
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10444
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10448
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10449
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10450
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10451
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10452
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10456
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10457
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10458
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10462
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928140622 DFN0E1P0
(_unit DFN0E1P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10519
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10520
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10524
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10525
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10526
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10527
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10531
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10532
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10533
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10534
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10536
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10540
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10541
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10542
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10546
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928140627 DFN0E1P1
(_unit DFN0E1P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10604
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10605
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10609
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10610
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10611
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10612
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10616
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10617
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10618
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10619
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10621
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10625
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10626
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10627
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10631
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928140632 DFN0P0
(_unit DFN0P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10686
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10687
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10691
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10692
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10693
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10694
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10699
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10703
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10704
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10705
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10709
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928140637 DFN0P1
(_unit DFN0P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10766
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10767
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10771
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10772
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10773
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10774
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10779
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10783
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10784
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10785
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10789
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2006 1268928140642 DFN0P1C1
(_unit DFN0P1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10850
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10851
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 10852
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10856
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10857
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10858
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10859
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10864
			(_port CLK (negedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10865
			(_port CLK (negedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10869
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10870
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10871
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10872
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10876
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10877
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 815 1268928140647 DFN1
(_unit DFN1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10926
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10930
			(_port D (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10931
			(_port D (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10932
			(_port CLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10933
			(_port CLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10940
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10941
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928140652 DFN1C0
(_unit DFN1C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10999
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11000
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11004
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11005
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11006
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11007
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11011
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11015
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11016
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11017
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11021
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928140657 DFN1C1
(_unit DFN1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11075
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11076
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11080
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11081
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11082
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11083
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11087
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11091
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11092
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11093
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11097
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1307 1268928140662 DFN1E0
(_unit DFN1E0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11149
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 11153
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11154
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11155
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11156
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11160
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11161
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11162
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11163
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11167
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11168
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928140667 DFN1E0C0
(_unit DFN1E0C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11227
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11228
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11232
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11233
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11234
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11235
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11239
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11240
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11241
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11242
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11243
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11247
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11248
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11249
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11253
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928140672 DFN1E0C1
(_unit DFN1E0C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11310
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11311
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11315
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11316
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11317
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11318
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11322
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11323
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11324
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11325
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11326
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11330
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11331
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11332
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11336
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928140677 DFN1E0P0
(_unit DFN1E0P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11392
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11393
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11397
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11398
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11399
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11400
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11404
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11405
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11406
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11407
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11409
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11413
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11414
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11415
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11419
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928140682 DFN1E0P1
(_unit DFN1E0P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11476
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11477
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11481
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11482
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11483
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11484
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11488
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11489
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11490
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11491
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11493
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11497
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11498
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11499
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11503
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1307 1268928140694 DFN1E1
(_unit DFN1E1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11555
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 11559
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11560
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11561
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11562
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11566
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11567
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11568
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11569
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11573
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11574
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928140699 DFN1E1C0
(_unit DFN1E1C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11633
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11634
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11638
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11639
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11640
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11641
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11645
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11646
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11647
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11648
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11649
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11653
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11654
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11655
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11659
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928140704 DFN1E1C1
(_unit DFN1E1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11716
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11717
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11721
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11722
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11723
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11724
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11728
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11729
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11730
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11731
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11732
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11736
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11737
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11738
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11742
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928140709 DFN1E1P0
(_unit DFN1E1P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11798
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11799
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11803
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11804
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11805
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11806
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11810
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11811
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11812
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11813
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11815
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11819
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11820
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11821
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11825
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928140714 DFN1E1P1
(_unit DFN1E1P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11882
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11883
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11887
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11888
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11889
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11890
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11894
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11895
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11896
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11897
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11899
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11903
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11904
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11905
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11909
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928140725 DFN1P0
(_unit DFN1P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11963
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11964
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11968
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11969
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11970
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11971
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11976
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11980
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11981
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11982
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11986
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928140730 DFN1P1
(_unit DFN1P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 12042
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12043
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 12047
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12048
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12049
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12050
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12055
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12059
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12060
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12061
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12065
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2006 1268928140735 DFN1P1C1
(_unit DFN1P1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 12125
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12126
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 12127
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 12131
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12132
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12133
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12134
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12139
			(_port CLK (posedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12140
			(_port CLK (posedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12144
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12145
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12146
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12147
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12151
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12152
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1073 1268928140740 DLI0
(_unit DLI0
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12206
			(_code  1 NT*G)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12208
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12212
			(_port D (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12213
			(_port G (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12214
			(_port D (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12215
			(_port G (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12222
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1801 1268928140745 DLI0C0
(_unit DLI0C0
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12284
			(_code  1 NT*G*AN*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12287
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12288
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 12289
			(_port CLR in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12293
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12294
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12295
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12296
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12303
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12304
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12306
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12307
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1804 1268928140750 DLI0C1
(_unit DLI0C1
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12368
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12371
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12372
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12373
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12377
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12378
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12379
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12380
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12387
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12388
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12390
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12391
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1960 1268928140786 DLI0P0
(_unit DLI0P0
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12452
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12455
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12456
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 12458
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12462
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12463
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12464
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12465
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12472
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12473
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12475
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12476
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12477
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1963 1268928140819 DLI0P1
(_unit DLI0P1
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12539
			(_code  1 NT*G*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12542
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12543
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12545
			(_code  3 NT*G)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12549
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12550
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12551
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12552
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12559
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12560
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12562
			(_port PRE (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12563
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12564
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2728 1268928140833 DLI0P1C1
(_unit DLI0P1C1
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12631
			(_code  1 NT*G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12634
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12635
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12636
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12638
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12640
			(_code  4 NT*G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12644
			(_port D (posedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12645
			(_port G (posedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12646
			(_port D (negedge))
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12647
			(_port G (posedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12654
			(_port G (negedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12655
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12656
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12658
			(_port PRE (negedge))
			(_port G (posedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12659
			(_port G (posedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12660
			(_port CLR (negedge))
			(_port G (posedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12661
			(_port G (posedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12662
			(_port G (posedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1070 1268928140849 DLI1
(_unit DLI1
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12716
			(_code  1 G)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12718
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12722
			(_port D (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12723
			(_port G (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12724
			(_port D (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12725
			(_port G (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12732
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1798 1268928140896 DLI1C0
(_unit DLI1C0
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12794
			(_code  1 G*AN*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12797
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12798
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 12799
			(_port CLR in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12803
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12804
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12805
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12806
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12813
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12814
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12816
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12817
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1801 1268928140912 DLI1C1
(_unit DLI1C1
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12878
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12881
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12882
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12883
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12887
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12888
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12889
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12890
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12897
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12898
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12900
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12901
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1954 1268928140943 DLI1P0
(_unit DLI1P0
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12962
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12965
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12966
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 12968
			(_code  3 G)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12972
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12973
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12974
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12975
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12982
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12983
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12985
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12986
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12987
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1957 1268928141005 DLI1P1
(_unit DLI1P1
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13049
			(_code  1 G*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 13052
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13053
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 13055
			(_code  3 G)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13059
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13060
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13061
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13062
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13069
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13070
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13072
			(_port PRE (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13073
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13074
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2722 1268928141021 DLI1P1C1
(_unit DLI1P1C1
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13141
			(_code  1 G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 13144
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13145
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 13146
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13148
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 13150
			(_code  4 G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13154
			(_port D (posedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13155
			(_port G (negedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13156
			(_port D (negedge))
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13157
			(_port G (negedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13164
			(_port G (posedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13165
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13166
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13168
			(_port PRE (negedge))
			(_port G (negedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13169
			(_port G (negedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13170
			(_port CLR (negedge))
			(_port G (negedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13171
			(_port G (negedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13172
			(_port G (negedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1067 1268928141052 DLN0
(_unit DLN0
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13225
			(_code  1 NT*G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13227
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13231
			(_port D (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13232
			(_port G (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13233
			(_port D (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13234
			(_port G (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13241
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1791 1268928141099 DLN0C0
(_unit DLN0C0
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13302
			(_code  1 NT*G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13305
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13306
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 13307
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 13311
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13312
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13313
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13314
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13321
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13322
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13324
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13325
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1794 1268928141130 DLN0C1
(_unit DLN0C1
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13385
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13388
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13389
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13390
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13394
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13395
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13396
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13397
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13404
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13405
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13407
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13408
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1950 1268928141147 DLN0P0
(_unit DLN0P0
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13468
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13471
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13472
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 13474
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 13478
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13479
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13480
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13481
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13488
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13489
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13491
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13492
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13493
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1953 1268928141194 DLN0P1
(_unit DLN0P1
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13554
			(_code  1 NT*G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13557
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13558
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13560
			(_code  3 NT*G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13564
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13565
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13566
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13567
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13574
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13575
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13577
			(_port PRE (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13578
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13579
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2714 1268928141208 DLN0P1C1
(_unit DLN0P1C1
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13643
			(_code  1 NT*G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13646
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13647
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13648
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13650
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13652
			(_code  4 NT*G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13656
			(_port D (posedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13657
			(_port G (posedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13658
			(_port D (negedge))
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13659
			(_port G (posedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13663
			(_port G (negedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13664
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13665
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13667
			(_port PRE (negedge))
			(_port G (posedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13668
			(_port G (posedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13669
			(_port CLR (negedge))
			(_port G (posedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13670
			(_port G (posedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13671
			(_port G (posedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1064 1268928141213 DLN1
(_unit DLN1
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13724
			(_code  1 G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13726
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 13730
			(_port D (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13731
			(_port G (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13732
			(_port D (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13733
			(_port G (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13740
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1788 1268928141218 DLN1C0
(_unit DLN1C0
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13801
			(_code  1 G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13804
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13805
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 13806
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 13810
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13811
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13812
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13813
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13820
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13821
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13823
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13824
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1791 1268928141224 DLN1C1
(_unit DLN1C1
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13882
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13885
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13886
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13887
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13891
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13892
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13893
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13894
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13898
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13899
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13901
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13902
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1944 1268928141229 DLN1P0
(_unit DLN1P0
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13960
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13963
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13964
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 13966
			(_code  3 G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 13970
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13971
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13972
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13973
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13977
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13978
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13980
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13981
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13982
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1947 1268928141234 DLN1P1
(_unit DLN1P1
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 14041
			(_code  1 G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 14044
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 14045
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 14047
			(_code  3 G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 14051
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14052
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14053
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14054
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14058
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14059
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 14061
			(_port PRE (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14062
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14063
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2708 1268928141241 DLN1P1C1
(_unit DLN1P1C1
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 14127
			(_code  1 G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 14130
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 14131
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 14132
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 14134
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 14136
			(_code  4 G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 14140
			(_port D (posedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14141
			(_port G (negedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14142
			(_port D (negedge))
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14143
			(_port G (negedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14147
			(_port G (posedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14148
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14149
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 14151
			(_port PRE (negedge))
			(_port G (negedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14152
			(_port G (negedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 14153
			(_port CLR (negedge))
			(_port G (negedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14154
			(_port G (negedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14155
			(_port G (negedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000033 56 66 1268928141246 GND
(_unit GND
	(_specify
		(_specparam MacroType string \comb\)
	)
)
V 000036 56 404 1268928141251 INBUF
(_unit INBUF
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14226
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14228
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14229
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 407 1268928141256 INBUF_FF
(_unit INBUF_FF
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14267
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14269
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14270
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 411 1268928141261 INBUF_GTLP25
(_unit INBUF_GTLP25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14309
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14311
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14312
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 411 1268928141271 INBUF_GTLP33
(_unit INBUF_GTLP33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14351
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14353
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14354
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 411 1268928141276 INBUF_HSTL_I
(_unit INBUF_HSTL_I
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14393
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14395
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14396
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928141281 INBUF_LVCMOS15
(_unit INBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14435
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14437
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14438
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928141286 INBUF_LVCMOS15D
(_unit INBUF_LVCMOS15D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14478
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14480
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14481
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928141291 INBUF_LVCMOS15U
(_unit INBUF_LVCMOS15U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14521
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14523
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14524
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928141296 INBUF_LVCMOS12
(_unit INBUF_LVCMOS12
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14562
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14564
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14565
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928141301 INBUF_LVCMOS12D
(_unit INBUF_LVCMOS12D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14605
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14607
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14608
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928141306 INBUF_LVCMOS12U
(_unit INBUF_LVCMOS12U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14648
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14650
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14651
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928141311 INBUF_LVCMOS18
(_unit INBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14690
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14692
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14693
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928141318 INBUF_LVCMOS18D
(_unit INBUF_LVCMOS18D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14733
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14735
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14736
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928141427 INBUF_LVCMOS18U
(_unit INBUF_LVCMOS18U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14776
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14778
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14779
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928141458 INBUF_LVCMOS25
(_unit INBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14818
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14820
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14821
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928141475 INBUF_LVCMOS25D
(_unit INBUF_LVCMOS25D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14861
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14863
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14864
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928141491 INBUF_LVCMOS25U
(_unit INBUF_LVCMOS25U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14904
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14906
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14907
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928141506 INBUF_LVCMOS33
(_unit INBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14946
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14948
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14949
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928141536 INBUF_LVCMOS33D
(_unit INBUF_LVCMOS33D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14990
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14992
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14993
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928141553 INBUF_LVCMOS33U
(_unit INBUF_LVCMOS33U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15034
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15036
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15037
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 412 1268928141569 INBUF_LVCMOS5
(_unit INBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15077
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15079
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15080
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928141597 INBUF_LVCMOS5D
(_unit INBUF_LVCMOS5D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15120
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15122
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15123
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928141662 INBUF_LVCMOS5U
(_unit INBUF_LVCMOS5U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15163
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15165
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15166
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 721 1268928141677 INBUF_LVDS
(_unit INBUF_LVDS
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \inbuf_lvds\)
		(_modpath parallel unknown 0 15220
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15221
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 15223
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15224
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15225
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15226
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 725 1268928141694 INBUF_LVPECL
(_unit INBUF_LVPECL
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \inbuf_lvpecl\)
		(_modpath parallel unknown 0 15279
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15280
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 15282
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15283
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15284
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15285
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 408 1268928141802 INBUF_PCI
(_unit INBUF_PCI
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15324
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15326
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15327
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 409 1268928141958 INBUF_PCIX
(_unit INBUF_PCIX
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15366
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15368
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15369
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 412 1268928141990 INBUF_SSTL2_I
(_unit INBUF_SSTL2_I
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15408
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15410
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15411
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928142006 INBUF_SSTL2_II
(_unit INBUF_SSTL2_II
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15450
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15452
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15453
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 412 1268928142068 INBUF_SSTL3_I
(_unit INBUF_SSTL3_I
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15492
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15494
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15495
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928142099 INBUF_SSTL3_II
(_unit INBUF_SSTL3_II
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15534
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 15536
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15537
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000034 56 236 1268928142208 INV
(_unit INV
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15575
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928142287 MAJ3
(_unit MAJ3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15621
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15622
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15623
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928142443 MAJ3X
(_unit MAJ3X
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15674
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15675
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15676
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928142490 MAJ3XI
(_unit MAJ3XI
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15727
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15728
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15729
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928142521 MIN3
(_unit MIN3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15778
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15779
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15780
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928142881 MIN3X
(_unit MIN3X
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15831
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15832
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15833
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928142913 MIN3XI
(_unit MIN3XI
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15884
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15885
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15886
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268928143146 MX2
(_unit MX2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15929
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15930
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15931
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928143193 MX2A
(_unit MX2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15975
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15976
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15977
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928143240 MX2B
(_unit MX2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16021
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16022
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16023
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928143272 MX2C
(_unit MX2C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16068
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16069
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16070
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268928143334 NAND2
(_unit NAND2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16109
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16110
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 409 1268928143412 NAND2A
(_unit NAND2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16150
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16151
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 409 1268928143444 NAND2B
(_unit NAND2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16192
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16193
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928143521 NAND3
(_unit NAND3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16236
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16237
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16238
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928143584 NAND3A
(_unit NAND3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16282
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16283
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16284
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928143646 NAND3B
(_unit NAND3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16329
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16330
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16331
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928143693 NAND3C
(_unit NAND3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16377
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16378
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16379
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268928143698 NOR2
(_unit NOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16418
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16419
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268928143710 NOR2A
(_unit NOR2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16459
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16460
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268928143724 NOR2B
(_unit NOR2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16501
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16502
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928143729 NOR3
(_unit NOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16545
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16546
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16547
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928143740 NOR3A
(_unit NOR3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16591
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16592
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16593
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928143755 NOR3B
(_unit NOR3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16638
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16639
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16640
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928143772 NOR3C
(_unit NOR3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16686
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16687
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16688
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268928143777 OA1
(_unit OA1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16731
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16732
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16733
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928143787 OA1A
(_unit OA1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16777
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16778
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16779
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928143803 OA1B
(_unit OA1B
	(_specify
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16823
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16824
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16825
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928143808 OA1C
(_unit OA1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16870
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16871
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16872
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928143819 OAI1
(_unit OAI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16915
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16916
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16917
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 406 1268928143824 OR2
(_unit OR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16956
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16957
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268928143834 OR2A
(_unit OR2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16997
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16998
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268928143850 OR2B
(_unit OR2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17039
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17040
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268928143855 OR3
(_unit OR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17083
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17084
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17085
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928143866 OR3A
(_unit OR3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17129
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17130
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17131
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928143880 OR3B
(_unit OR3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17176
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17177
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17178
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928143896 OR3C
(_unit OR3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17224
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17225
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17226
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 401 1268928143912 OUTBUF
(_unit OUTBUF
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17264
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17266
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17267
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928143928 OUTBUF_F_12
(_unit OUTBUF_F_12
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17306
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17308
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17309
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928143960 OUTBUF_F_16
(_unit OUTBUF_F_16
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17348
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17350
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17351
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928143965 OUTBUF_F_24
(_unit OUTBUF_F_24
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17390
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17392
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17393
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928143970 OUTBUF_F_8
(_unit OUTBUF_F_8
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17432
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17434
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17435
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 408 1268928143975 OUTBUF_GTLP25
(_unit OUTBUF_GTLP25
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17474
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17476
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17477
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 408 1268928143980 OUTBUF_GTLP33
(_unit OUTBUF_GTLP33
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17516
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17518
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17519
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 408 1268928143985 OUTBUF_HSTL_I
(_unit OUTBUF_HSTL_I
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17558
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17560
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17561
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928144006 OUTBUF_LVCMOS15
(_unit OUTBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17600
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17602
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17603
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928144011 OUTBUF_LVCMOS12
(_unit OUTBUF_LVCMOS12
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17641
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17643
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17644
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928144022 OUTBUF_LVCMOS18
(_unit OUTBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17683
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17685
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17686
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928144027 OUTBUF_LVCMOS25
(_unit OUTBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17725
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17727
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17728
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928144053 OUTBUF_LVCMOS33
(_unit OUTBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17767
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17769
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17770
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 409 1268928144058 OUTBUF_LVCMOS5
(_unit OUTBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17810
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17812
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17813
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 547 1268928144085 OUTBUF_LVDS
(_unit OUTBUF_LVDS
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$PADP integer 0)
		(_specparam OutputLoad$PADN integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 17855
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 17856
			(_port D in )
			(_port PADN out )
		)
		(_tchk width 0 17858
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17859
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 549 1268928144100 OUTBUF_LVPECL
(_unit OUTBUF_LVPECL
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$PADP integer 0)
		(_specparam OutputLoad$PADN integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 17901
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 17902
			(_port D in )
			(_port PADN out )
		)
		(_tchk width 0 17904
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17905
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928144105 OUTBUF_PCI
(_unit OUTBUF_PCI
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17945
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17947
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17948
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928144131 OUTBUF_PCIX
(_unit OUTBUF_PCIX
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17987
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17989
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17990
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 409 1268928144136 OUTBUF_SSTL2_I
(_unit OUTBUF_SSTL2_I
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18029
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18031
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18032
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928144141 OUTBUF_SSTL2_II
(_unit OUTBUF_SSTL2_II
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18071
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18073
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18074
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 409 1268928144146 OUTBUF_SSTL3_I
(_unit OUTBUF_SSTL3_I
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18113
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18115
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18116
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928144151 OUTBUF_SSTL3_II
(_unit OUTBUF_SSTL3_II
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18155
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18157
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18158
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928144156 OUTBUF_S_12
(_unit OUTBUF_S_12
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18197
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18199
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18200
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928144161 OUTBUF_S_16
(_unit OUTBUF_S_16
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18239
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18241
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18242
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928144166 OUTBUF_S_24
(_unit OUTBUF_S_24
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18281
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18283
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18284
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928144171 OUTBUF_S_8
(_unit OUTBUF_S_8
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18323
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18325
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18326
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 930 1268928144176 TRIBUFF
(_unit TRIBUFF
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18372
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18374
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18376
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18377
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18378
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18379
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928144181 TRIBUFF_F_12
(_unit TRIBUFF_F_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18425
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18427
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18429
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18430
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18431
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18432
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928144186 TRIBUFF_F_12D
(_unit TRIBUFF_F_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18479
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18481
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18483
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18484
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18485
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18486
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928144191 TRIBUFF_F_12U
(_unit TRIBUFF_F_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18533
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18535
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18537
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18538
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18539
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18540
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928144196 TRIBUFF_F_16
(_unit TRIBUFF_F_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18586
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18588
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18590
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18591
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18592
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18593
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928144201 TRIBUFF_F_16D
(_unit TRIBUFF_F_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18640
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18642
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18644
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18645
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18646
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18647
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928144206 TRIBUFF_F_16U
(_unit TRIBUFF_F_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18694
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18696
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18698
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18699
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18700
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18701
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928144240 TRIBUFF_F_24
(_unit TRIBUFF_F_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18747
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18749
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18751
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18752
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18753
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18754
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928144245 TRIBUFF_F_24D
(_unit TRIBUFF_F_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18801
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18803
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18805
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18806
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18807
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18808
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928144250 TRIBUFF_F_24U
(_unit TRIBUFF_F_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18855
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18857
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18859
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18860
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18861
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18862
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928144255 TRIBUFF_F_8
(_unit TRIBUFF_F_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18908
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18910
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18912
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18913
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18914
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18915
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928144260 TRIBUFF_F_8D
(_unit TRIBUFF_F_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18962
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18964
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18966
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18967
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18968
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18969
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928144271 TRIBUFF_F_8U
(_unit TRIBUFF_F_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19016
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19018
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19020
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19021
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19022
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19023
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 937 1268928144276 TRIBUFF_GTLP25
(_unit TRIBUFF_GTLP25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19069
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19071
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19073
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19074
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19075
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19076
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 937 1268928144287 TRIBUFF_GTLP33
(_unit TRIBUFF_GTLP33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19122
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19124
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19126
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19127
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19128
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19129
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 937 1268928144292 TRIBUFF_HSTL_I
(_unit TRIBUFF_HSTL_I
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19175
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19177
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19179
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19180
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19181
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19182
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928144297 TRIBUFF_LVCMOS15
(_unit TRIBUFF_LVCMOS15
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19228
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19230
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19232
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19233
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19234
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19235
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928144302 TRIBUFF_LVCMOS15D
(_unit TRIBUFF_LVCMOS15D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19282
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19284
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19286
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19287
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19288
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19289
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928144307 TRIBUFF_LVCMOS15U
(_unit TRIBUFF_LVCMOS15U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19336
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19338
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19340
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19341
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19342
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19343
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928144312 TRIBUFF_LVCMOS12
(_unit TRIBUFF_LVCMOS12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19388
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19390
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19392
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19393
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19394
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19395
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928144317 TRIBUFF_LVCMOS12D
(_unit TRIBUFF_LVCMOS12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19442
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19444
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19446
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19447
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19448
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19449
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928144322 TRIBUFF_LVCMOS12U
(_unit TRIBUFF_LVCMOS12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19496
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19498
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19500
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19501
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19502
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19503
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928144327 TRIBUFF_LVCMOS18
(_unit TRIBUFF_LVCMOS18
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19549
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19551
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19553
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19554
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19555
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19556
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928144332 TRIBUFF_LVCMOS18D
(_unit TRIBUFF_LVCMOS18D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19603
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19605
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19607
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19608
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19609
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19610
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928144337 TRIBUFF_LVCMOS18U
(_unit TRIBUFF_LVCMOS18U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19657
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19659
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19661
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19662
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19663
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19664
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928144342 TRIBUFF_LVCMOS25
(_unit TRIBUFF_LVCMOS25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19710
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19712
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19714
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19715
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19716
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19717
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928144347 TRIBUFF_LVCMOS25D
(_unit TRIBUFF_LVCMOS25D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19764
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19766
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19768
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19769
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19770
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19771
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928144352 TRIBUFF_LVCMOS25U
(_unit TRIBUFF_LVCMOS25U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19818
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19820
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19822
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19823
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19824
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19825
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928144357 TRIBUFF_LVCMOS33
(_unit TRIBUFF_LVCMOS33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19872
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19874
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19876
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19877
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19878
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19879
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928144362 TRIBUFF_LVCMOS33D
(_unit TRIBUFF_LVCMOS33D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19927
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19929
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19931
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19932
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19933
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19934
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928144367 TRIBUFF_LVCMOS33U
(_unit TRIBUFF_LVCMOS33U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19982
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19984
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19986
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19987
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19988
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19989
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 938 1268928144381 TRIBUFF_LVCMOS5
(_unit TRIBUFF_LVCMOS5
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20036
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20038
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20040
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20041
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20042
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20043
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928144386 TRIBUFF_LVCMOS5D
(_unit TRIBUFF_LVCMOS5D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20090
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20092
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20094
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20095
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20096
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20097
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928144391 TRIBUFF_LVCMOS5U
(_unit TRIBUFF_LVCMOS5U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20144
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20146
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20148
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20149
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20150
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20151
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1503 1268928144413 TRIBUFF_LVDS
(_unit TRIBUFF_LVDS
	(_specify
		(_specparam tpdLH_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADN real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20207
			(_port E in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 20208
			(_port E in )
			(_port PADN out )
		)
		(_modpath parallel unknown 0 20210
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 20211
			(_port D in )
			(_port PADN out )
		)
		(_tchk width 0 20213
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20214
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20215
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20216
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928144427 TRIBUFF_PCI
(_unit TRIBUFF_PCI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20262
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20264
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20266
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20267
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20268
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20269
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928144432 TRIBUFF_PCIX
(_unit TRIBUFF_PCIX
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20315
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20317
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20319
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20320
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20321
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20322
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 938 1268928144437 TRIBUFF_SSTL2_I
(_unit TRIBUFF_SSTL2_I
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20368
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20370
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20372
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20373
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20374
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20375
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928144442 TRIBUFF_SSTL2_II
(_unit TRIBUFF_SSTL2_II
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20421
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20423
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20425
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20426
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20427
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20428
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 938 1268928144447 TRIBUFF_SSTL3_I
(_unit TRIBUFF_SSTL3_I
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20474
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20476
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20478
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20479
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20480
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20481
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928144459 TRIBUFF_SSTL3_II
(_unit TRIBUFF_SSTL3_II
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20527
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20529
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20531
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20532
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20533
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20534
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928144464 TRIBUFF_S_12
(_unit TRIBUFF_S_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20580
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20582
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20584
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20585
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20586
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20587
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928144469 TRIBUFF_S_12D
(_unit TRIBUFF_S_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20634
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20636
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20638
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20639
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20640
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20641
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928144475 TRIBUFF_S_12U
(_unit TRIBUFF_S_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20688
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20690
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20692
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20693
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20694
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20695
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928144490 TRIBUFF_S_16
(_unit TRIBUFF_S_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20741
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20743
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20745
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20746
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20747
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20748
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928144495 TRIBUFF_S_16D
(_unit TRIBUFF_S_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20795
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20797
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20799
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20800
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20801
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20802
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928144500 TRIBUFF_S_16U
(_unit TRIBUFF_S_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20849
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20851
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20853
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20854
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20855
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20856
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928144505 TRIBUFF_S_24
(_unit TRIBUFF_S_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20902
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20904
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20906
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20907
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20908
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20909
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928144510 TRIBUFF_S_24D
(_unit TRIBUFF_S_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20956
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 20958
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 20960
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20961
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20962
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20963
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928144515 TRIBUFF_S_24U
(_unit TRIBUFF_S_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21010
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 21012
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 21014
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21015
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21016
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21017
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928144520 TRIBUFF_S_8
(_unit TRIBUFF_S_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21063
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 21065
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 21067
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21068
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21069
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21070
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928144525 TRIBUFF_S_8D
(_unit TRIBUFF_S_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21117
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 21119
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 21121
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21122
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21123
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21124
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928144537 TRIBUFF_S_8U
(_unit TRIBUFF_S_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21171
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 21173
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 21175
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21176
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21177
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21178
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000033 56 66 1268928144553 VCC
(_unit VCC
	(_specify
		(_specparam MacroType string \comb\)
	)
)
V 000034 56 576 1268928144558 XA1
(_unit XA1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21257
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21258
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21259
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928144568 XA1A
(_unit XA1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21304
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21305
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21306
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928144573 XA1B
(_unit XA1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21352
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21353
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21354
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928144585 XA1C
(_unit XA1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21400
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21401
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21402
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928144590 XAI1
(_unit XAI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21447
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21448
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21449
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928144595 XAI1A
(_unit XAI1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21494
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21495
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21496
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268928144615 XNOR2
(_unit XNOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21537
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21538
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928144631 XNOR3
(_unit XNOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21583
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21584
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21585
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268928144636 XO1
(_unit XO1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21630
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21631
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21632
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928144641 XO1A
(_unit XO1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21677
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21678
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21679
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268928144646 XOR2
(_unit XOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21720
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21721
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928144651 XOR3
(_unit XOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21766
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21767
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21768
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928144656 ZOR3
(_unit ZOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21815
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21816
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21817
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928144661 ZOR3I
(_unit ZOR3I
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21864
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21865
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 21866
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 237 1268928144666 BUFF
(_unit BUFF
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21903
			(_port A in )
			(_port Y out )
		)
	)
)
V 000037 56 239 1268928144671 CLKINT
(_unit CLKINT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21940
			(_port A in )
			(_port Y out )
		)
	)
)
V 000038 56 246 1268928144676 IOIN_IB
(_unit IOIN_IB
	(_specify
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21977
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000040 56 1443 1268928144681 IOIN_IRC
(_unit IOIN_IRC
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 22032
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 22033
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 22037
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22038
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22039
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22040
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22044
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22048
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22049
			(_port ICLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22050
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22054
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1443 1268928144693 IOIN_IRP
(_unit IOIN_IRP
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 22110
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 22111
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 22115
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22116
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22117
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22118
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22123
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22127
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22128
			(_port ICLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22129
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22133
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1989 1268928144709 IOIN_IREC
(_unit IOIN_IREC
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 22190
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 22191
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 22195
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22196
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22197
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22198
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22202
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22203
			(_port ICLK (posedge) (_code  6 Enable05))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22204
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22205
			(_port ICLK (posedge) (_code  8 Enable05))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22206
			(_port ICLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22210
			(_port ICLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22211
			(_port ICLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22212
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22216
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1989 1268928144725 IOIN_IREP
(_unit IOIN_IREP
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 22273
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 22274
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 22278
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22279
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22280
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22281
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22285
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22286
			(_port ICLK (posedge) (_code  6 Enable05))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22287
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22288
			(_port ICLK (posedge) (_code  8 Enable05))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22290
			(_port ICLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22294
			(_port ICLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22295
			(_port ICLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22296
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22300
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 432 1268928144730 IOTRI_OB_EB
(_unit IOTRI_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 22341
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 22342
			(_port E in )
			(_port EOUT out )
		)
	)
)
V 000044 56 1634 1268928144735 IOTRI_OB_ERC
(_unit IOTRI_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 22403
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 22407
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22408
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22412
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22413
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22414
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22415
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22419
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22423
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22424
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22425
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22429
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1634 1268928144740 IOTRI_OB_ERP
(_unit IOTRI_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 22491
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 22495
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22496
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22500
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22501
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22502
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22503
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22508
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22512
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22513
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22514
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22518
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268928144757 IOTRI_OB_EREC
(_unit IOTRI_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 22581
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 22585
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22586
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22590
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22591
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22592
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22593
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22597
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22598
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22599
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22600
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22601
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22605
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22606
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22607
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22611
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268928144762 IOTRI_OB_EREP
(_unit IOTRI_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 22674
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 22678
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22679
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22683
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22684
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22685
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22686
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22690
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22691
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22692
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22693
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22695
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22699
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22700
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22701
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22705
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1634 1268928144788 IOTRI_ORC_EB
(_unit IOTRI_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 22767
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22771
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22772
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22776
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22777
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22778
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22779
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22783
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22787
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22788
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22789
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22793
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1634 1268928144802 IOTRI_ORP_EB
(_unit IOTRI_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 22855
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22859
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22860
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22864
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22865
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22866
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22867
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22872
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22876
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22877
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22878
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22882
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268928144807 IOTRI_OREC_EB
(_unit IOTRI_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 22945
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22949
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22950
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22954
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22955
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22956
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22957
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22961
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22962
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22963
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22964
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22965
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22969
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22970
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22971
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22975
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268928144812 IOTRI_OREP_EB
(_unit IOTRI_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 23038
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 23042
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 23043
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 23047
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23048
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23049
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23050
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23054
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23055
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23056
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23057
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23059
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23063
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23064
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23065
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23069
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2410 1268928144817 IOTRI_ORC_ERC
(_unit IOTRI_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 23136
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 23137
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 23141
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23142
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23143
			(_port OCLK (posedge) (_code  3 NTB*CLR))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23144
			(_port OCLK (posedge) (_code  4 NTB*CLR))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23148
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23152
			(_port OCLK (posedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23153
			(_port OCLK (negedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23154
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23158
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 23163
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23164
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23168
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23169
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23170
			(_port OCLK (posedge) (_code  9 NTB*CLR))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23171
			(_port OCLK (posedge) (_code  10 NTB*CLR))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2970 1268928144822 IOTRI_OREC_EREC
(_unit IOTRI_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 23247
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 23248
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 23252
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23253
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23254
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23255
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23259
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23260
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23261
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23262
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23263
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23267
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23268
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23269
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23273
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 23278
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23279
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23283
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23284
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23285
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23286
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2420 1268928144827 IOTRI_ORP_ERP
(_unit IOTRI_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 23364
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 23365
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 23369
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23370
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23371
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23372
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23376
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23380
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23381
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23382
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23386
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 23390
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23391
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23395
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23396
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23397
			(_port OCLK (posedge) (_code  9 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23398
			(_port OCLK (posedge) (_code  10 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3476 1268928144834 IOTRI_OREP_EREP
(_unit IOTRI_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 23476
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 23477
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 23481
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23482
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23483
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23484
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23488
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23489
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23490
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23491
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23493
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23497
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23498
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23499
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23503
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 23508
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23509
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23513
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23514
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23515
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23516
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23520
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  17 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23521
			(_port OCLK (posedge) (_code  18 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23522
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  19 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23523
			(_port OCLK (posedge) (_code  20 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 610 1268928144881 IOBI_IB_OB_EB
(_unit IOBI_IB_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 23569
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 23570
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel unknown 0 23571
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1852 1268928144886 IOBI_IB_OB_ERC
(_unit IOBI_IB_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23645
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 23652
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23653
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23657
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23658
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23659
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23660
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23664
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23668
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23669
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23670
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23674
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23679
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268928144891 IOBI_IB_OB_EREC
(_unit IOBI_IB_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23756
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 23763
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23764
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23768
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23769
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23770
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23771
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23775
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23776
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23777
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23778
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23779
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23783
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23784
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23785
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23789
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23794
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1852 1268928144896 IOBI_IB_OB_ERP
(_unit IOBI_IB_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23870
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 23877
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23878
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23882
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23883
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23884
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23885
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23890
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23894
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23895
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23896
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23900
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23905
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268928144901 IOBI_IB_OB_EREP
(_unit IOBI_IB_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23982
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 23989
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23990
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23994
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23995
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23996
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23997
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24001
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24002
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24003
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24004
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24006
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24010
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24011
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24012
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24016
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24021
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000045 56 1664 1268928144906 IOBI_IB_OD_EB
(_unit IOBI_IB_OD_EB
	(_specify
		(_modpath parallel unknown 0 24064
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 24065
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 24067
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 24068
			(_port OCLK in )
			(_port DOUT out )
		)
		(_tchk setup 0 24074
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24075
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24076
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24077
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24079
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24080
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24081
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24082
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24084
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24085
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24089
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24090
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24091
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1852 1268928144911 IOBI_IB_ORC_EB
(_unit IOBI_IB_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24164
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 24171
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 24172
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24176
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24177
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24178
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24179
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24183
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24187
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24188
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24189
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24193
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24198
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268928144916 IOBI_IB_OREC_EB
(_unit IOBI_IB_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24275
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 24282
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 24283
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24287
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24288
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24289
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24290
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24294
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24295
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24296
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24297
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24298
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24302
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24303
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24304
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24308
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24313
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1852 1268928144944 IOBI_IB_ORP_EB
(_unit IOBI_IB_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24389
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 24396
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 24397
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24401
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24402
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24403
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24404
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24409
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24413
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24414
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24415
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24419
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24424
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268928144960 IOBI_IB_OREP_EB
(_unit IOBI_IB_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24501
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 24508
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 24509
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24513
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24514
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24515
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24516
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24520
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24521
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24522
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24523
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24525
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24529
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24530
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24531
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24535
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24540
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2598 1268928144974 IOBI_IB_ORC_ERC
(_unit IOBI_IB_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 24622
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 24623
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24627
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24628
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24629
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24630
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24634
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24638
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24639
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24640
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24644
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24651
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24652
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24656
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24657
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24658
			(_port OCLK (posedge) (_code  9 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24659
			(_port OCLK (posedge) (_code  10 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24664
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000049 56 3148 1268928144991 IOBI_IB_OREC_EREC
(_unit IOBI_IB_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 24747
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 24748
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24752
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24753
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24754
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24755
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24759
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24760
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24761
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24762
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24763
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24767
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24768
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24769
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24773
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24780
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24781
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24785
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24786
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24787
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24788
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24793
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2598 1268928145022 IOBI_IB_ORP_ERP
(_unit IOBI_IB_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 24874
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 24875
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 24879
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24880
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24881
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24882
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24887
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24891
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24892
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24893
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24897
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24901
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24902
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24906
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24907
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24908
			(_port OCLK (posedge) (_code  9 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24909
			(_port OCLK (posedge) (_code  10 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24916
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000049 56 3148 1268928145052 IOBI_IB_OREP_EREP
(_unit IOBI_IB_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 24999
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 25000
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 25004
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25005
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25006
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25007
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25011
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25012
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25013
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25014
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25016
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25020
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25021
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25022
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25026
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25030
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 25031
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 25035
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25036
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25037
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25038
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 25044
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1847 1268928145085 IOBI_IRC_OB_EB
(_unit IOBI_IRC_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25120
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 25125
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25132
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25133
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25137
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25138
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25139
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25140
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25144
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25148
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25149
			(_port ICLK (negedge) (_code  6 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25150
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25154
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2393 1268928145100 IOBI_IREC_OB_EB
(_unit IOBI_IREC_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25231
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 25236
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25243
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25244
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25248
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25249
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25250
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25251
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25255
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25256
			(_port ICLK (posedge) (_code  6 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25257
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25258
			(_port ICLK (posedge) (_code  8 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25259
			(_port ICLK (posedge) (_code  9 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25263
			(_port ICLK (posedge) (_code  10 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25264
			(_port ICLK (negedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25265
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25269
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  12 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1847 1268928145131 IOBI_IRP_OB_EB
(_unit IOBI_IRP_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25345
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 25350
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25357
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25358
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25362
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25363
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25364
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25365
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25370
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25374
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25375
			(_port ICLK (negedge) (_code  6 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25376
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25380
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2393 1268928145146 IOBI_IREP_OB_EB
(_unit IOBI_IREP_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25457
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 25462
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25469
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25470
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25474
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25475
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25476
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25477
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25481
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25482
			(_port ICLK (posedge) (_code  6 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25483
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25484
			(_port ICLK (posedge) (_code  8 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25486
			(_port ICLK (posedge) (_code  9 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25490
			(_port ICLK (posedge) (_code  10 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25491
			(_port ICLK (negedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25492
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25496
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  12 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268928145162 IOBI_IRC_OB_ERC
(_unit IOBI_IRC_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25575
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 25582
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 25583
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 25587
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25588
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25589
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25590
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25594
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25598
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25599
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25600
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25604
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25608
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25609
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25613
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25614
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25615
			(_port ICLK (posedge) (_code  9 Enable11))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25616
			(_port ICLK (posedge) (_code  10 Enable11))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25618
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25619
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25621
			(_port ICLK (posedge) (_code  11 Enable12))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25622
			(_port ICLK (negedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3640 1268928145167 IOBI_IREC_OB_ERC
(_unit IOBI_IREC_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25709
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 25716
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 25717
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 25721
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25722
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25723
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25724
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25728
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25732
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25733
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25734
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25738
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25742
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25743
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25747
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25748
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25749
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25750
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25754
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25755
			(_port ICLK (posedge) (_code  12 Enable15))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25756
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25757
			(_port ICLK (posedge) (_code  14 Enable15))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25758
			(_port ICLK (posedge) (_code  15 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25762
			(_port ICLK (posedge) (_code  16 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25763
			(_port ICLK (negedge) (_code  17 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25764
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25768
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  18 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3640 1268928145193 IOBI_IRC_OB_EREC
(_unit IOBI_IRC_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25857
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 25864
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 25865
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 25869
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25870
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25871
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25872
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25876
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25877
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25878
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25879
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25880
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25884
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25885
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25886
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25890
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25897
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25898
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25902
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25903
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25904
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25905
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25909
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25913
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25914
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25915
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25919
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4189 1268928145209 IOBI_IREC_OB_EREC
(_unit IOBI_IREC_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26009
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 26016
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26017
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26021
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26022
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26023
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26024
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26028
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26029
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26030
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26031
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26032
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26036
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26037
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26038
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26042
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26049
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26050
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26054
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26055
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26056
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26057
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26061
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26062
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26063
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26064
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26065
			(_port ICLK (posedge) (_code  21 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26069
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26070
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26071
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26075
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  24 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268928145240 IOBI_IRP_OB_ERP
(_unit IOBI_IRP_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26155
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 26162
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26163
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26167
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26168
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26169
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26170
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26175
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26179
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26180
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26181
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26185
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26192
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26193
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26197
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26198
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26199
			(_port ICLK (posedge) (_code  9 Enable11))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26200
			(_port ICLK (posedge) (_code  10 Enable11))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26205
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26209
			(_port ICLK (posedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26210
			(_port ICLK (negedge) (_code  12 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26214
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928145334 IOBI_IREP_OB_ERP
(_unit IOBI_IREP_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26300
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 26307
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26308
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26312
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26313
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26314
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26315
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26320
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26324
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26325
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26326
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26330
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26337
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26338
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26342
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26343
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26344
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26345
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26349
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26350
			(_port ICLK (posedge) (_code  12 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26351
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26352
			(_port ICLK (posedge) (_code  14 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26354
			(_port ICLK (posedge) (_code  15 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26358
			(_port ICLK (posedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26359
			(_port ICLK (negedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26363
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  18 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928145339 IOBI_IRP_OB_EREP
(_unit IOBI_IRP_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26449
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 26456
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26457
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26461
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26462
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26463
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26464
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26468
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26469
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26470
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26471
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26473
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26477
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26478
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26479
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26483
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26490
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26491
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26495
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26496
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26497
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26498
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26503
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26507
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26508
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26512
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4109 1268928145366 IOBI_IREP_OB_EREP
(_unit IOBI_IREP_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26598
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 26605
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26606
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26610
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26611
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26612
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26613
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26617
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26618
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26619
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26620
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26622
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26626
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26627
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26631
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26635
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26636
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26640
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26641
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26642
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26643
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26647
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26648
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26649
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26650
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26652
			(_port ICLK (posedge) (_code  21 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26656
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26657
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26658
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26662
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  24 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268928145371 IOBI_IRC_ORC_EB
(_unit IOBI_IRC_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26747
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 26752
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26753
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26757
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26758
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26759
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26760
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26764
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26768
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26769
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26770
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26774
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26779
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26780
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26784
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26785
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26786
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26787
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26791
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26795
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26796
			(_port ICLK (negedge) (_code  12 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26800
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928145382 IOBI_IREC_ORC_EB
(_unit IOBI_IREC_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26885
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 26890
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26891
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26895
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26896
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26897
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26898
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26902
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26906
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26907
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26908
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26912
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26919
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26920
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26924
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26925
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26926
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26927
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26931
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26932
			(_port ICLK (posedge) (_code  12 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26933
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26934
			(_port ICLK (posedge) (_code  14 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26935
			(_port ICLK (posedge) (_code  15 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26939
			(_port ICLK (posedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26940
			(_port ICLK (negedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26944
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  18 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928145387 IOBI_IRC_OREC_EB
(_unit IOBI_IRC_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 27030
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 27035
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27036
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27040
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27041
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27042
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27043
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27047
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27048
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27049
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27050
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27051
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27055
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27056
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27060
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27065
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27066
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27070
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27071
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27072
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27073
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27077
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27081
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27082
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27083
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27087
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4109 1268928145392 IOBI_IREC_OREC_EB
(_unit IOBI_IREC_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 27172
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 27176
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27177
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27181
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27182
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27183
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27184
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27188
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27189
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27190
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27191
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27192
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27196
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27197
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27198
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27202
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27207
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27208
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27212
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27213
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27214
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27215
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27219
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27220
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27221
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27222
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27223
			(_port ICLK (posedge) (_code  21 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27227
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27228
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27232
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  24 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268928145398 IOBI_IRP_ORP_EB
(_unit IOBI_IRP_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 27315
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 27320
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27321
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27325
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27326
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27327
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27328
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27333
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27337
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27338
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27339
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27343
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27347
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27348
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27352
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27353
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27354
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27355
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27360
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27364
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27365
			(_port ICLK (negedge) (_code  12 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27369
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928145403 IOBI_IRP_OREP_EB
(_unit IOBI_IRP_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 27454
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 27458
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27459
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27463
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27464
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27465
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27466
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27470
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27471
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27472
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27473
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27475
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27479
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27480
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27481
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27485
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27490
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27491
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27495
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27496
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27497
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27498
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27503
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27507
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27508
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27512
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928145408 IOBI_IREP_ORP_EB
(_unit IOBI_IREP_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 27597
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 27601
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27602
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27606
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27607
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27608
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27609
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27614
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27618
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27619
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27623
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27627
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27628
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27632
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27633
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27634
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27635
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27639
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27640
			(_port ICLK (posedge) (_code  12 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27641
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27642
			(_port ICLK (posedge) (_code  14 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27644
			(_port ICLK (posedge) (_code  15 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27648
			(_port ICLK (posedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27649
			(_port ICLK (negedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27650
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27654
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  18 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4109 1268928145413 IOBI_IREP_OREP_EB
(_unit IOBI_IREP_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 27741
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 27745
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27746
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27750
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27751
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27752
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27753
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27757
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27758
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27759
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27760
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27762
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27766
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27767
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27768
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27772
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27776
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27777
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27781
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27782
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27783
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27784
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27788
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27789
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27790
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27791
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27793
			(_port ICLK (posedge) (_code  21 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27797
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27798
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27801
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  24 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3840 1268928145429 IOBI_IRC_ORC_ERC
(_unit IOBI_IRC_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 27895
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27896
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27900
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27901
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27902
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27903
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27907
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27911
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27912
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27913
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27917
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27922
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 27923
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 27927
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27928
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27929
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27930
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27935
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27936
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27940
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27941
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27942
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27943
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27947
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27951
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27952
			(_port ICLK (negedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27953
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27957
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000050 56 4310 1268928145490 IOBI_IRC_OREC_EREC
(_unit IOBI_IRC_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 28054
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 28055
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 28059
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28060
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28061
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28062
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28066
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28067
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28068
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28069
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28070
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28074
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28075
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28076
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28080
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28084
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 28085
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 28089
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28090
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28091
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28092
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28096
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 28097
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 28101
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28102
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28103
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28104
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28108
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28112
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28113
			(_port ICLK (negedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28117
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4414 1268928145506 IOBI_IREC_ORC_ERC
(_unit IOBI_IREC_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 28211
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 28212
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 28216
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28217
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28218
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28219
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28223
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28227
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28228
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28229
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28233
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28238
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 28239
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 28243
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28244
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28245
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28246
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28250
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28254
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 28255
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 28259
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28260
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28261
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28262
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28266
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28267
			(_port ICLK (posedge) (_code  16 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28268
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28269
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28270
			(_port ICLK (posedge) (_code  19 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28274
			(_port ICLK (posedge) (_code  20 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28275
			(_port ICLK (negedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28279
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  22 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000051 56 4859 1268928145511 IOBI_IREC_OREC_EREC
(_unit IOBI_IREC_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 28376
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 28377
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 28381
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28382
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28383
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28384
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28388
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28389
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28390
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28391
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28392
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28396
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28397
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28398
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28402
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28406
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 28407
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 28411
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28412
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28413
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28414
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28419
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 28420
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 28424
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28425
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28426
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28427
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28431
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28432
			(_port ICLK (posedge) (_code  22 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28433
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28434
			(_port ICLK (posedge) (_code  24 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28435
			(_port ICLK (posedge) (_code  25 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28439
			(_port ICLK (posedge) (_code  26 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28440
			(_port ICLK (negedge) (_code  27 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28444
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  28 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3865 1268928145522 IOBI_IRP_ORP_ERP
(_unit IOBI_IRP_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 28538
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 28539
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 28543
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28544
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28545
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28546
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28551
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28555
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28556
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28557
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28561
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28566
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 28567
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 28571
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28572
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28573
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28574
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28579
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28584
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 28585
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 28589
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28590
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28591
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28592
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28597
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28601
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28602
			(_port ICLK (negedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28605
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000050 56 4310 1268928145538 IOBI_IRP_OREP_EREP
(_unit IOBI_IRP_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 28698
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 28699
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 28703
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28704
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28705
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28706
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28710
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28711
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28712
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28713
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28715
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28719
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28720
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28721
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28725
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28729
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 28730
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 28734
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28735
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28736
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28737
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28741
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 28742
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 28746
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28747
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28748
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28749
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28754
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28758
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28759
			(_port ICLK (negedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28763
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4309 1268928145553 IOBI_IREP_ORP_ERP
(_unit IOBI_IREP_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 28855
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 28856
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 28860
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28861
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28862
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28863
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28867
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28871
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28872
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28873
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28877
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28881
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 28882
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 28886
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28887
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28888
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28889
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 28893
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 28894
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 28898
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28899
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28900
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28901
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28905
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28906
			(_port ICLK (posedge) (_code  16 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28907
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28908
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28910
			(_port ICLK (posedge) (_code  19 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28914
			(_port ICLK (posedge) (_code  20 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28915
			(_port ICLK (negedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28919
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  22 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000051 56 4859 1268928145558 IOBI_IREP_OREP_EREP
(_unit IOBI_IREP_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 29019
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 29020
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 29024
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29025
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29026
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29027
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29031
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29032
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29033
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29034
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29036
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29040
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29041
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29042
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 29046
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 29051
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 29052
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 29056
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29057
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29058
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29059
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 29064
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 29065
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 29069
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29070
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29071
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29072
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29076
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29077
			(_port ICLK (posedge) (_code  22 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29078
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29079
			(_port ICLK (posedge) (_code  24 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29081
			(_port ICLK (posedge) (_code  25 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29085
			(_port ICLK (posedge) (_code  26 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29086
			(_port ICLK (negedge) (_code  27 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 29090
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  28 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 447 1268928145569 IOPAD_IN
(_unit IOPAD_IN
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 29129
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29131
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29132
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1962 1268928145584 IOPADP_BI
(_unit IOPADP_BI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_N2PIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_N2PIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_modpath parallel unknown 0 29193
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29194
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29196
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29197
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29198
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29199
			(_port N2PIN in )
			(_port Y out )
		)
		(_tchk width 0 29207
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29208
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29209
			(_port N2PIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29210
			(_port N2PIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29211
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29212
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29213
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29214
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 753 1268928145600 IOPADP_IN
(_unit IOPADP_IN
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam InputLoad$PAD integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$N2PIN$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 29253
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29254
			(_port N2PIN in )
			(_port Y out )
		)
		(_tchk width 0 29257
			(_port N2PIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29258
			(_port N2PIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29259
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29260
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1414 1268928145616 IOPADN_BI
(_unit IOPADN_BI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_N2POUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_N2POUT real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$DB$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$PAD$N2POUT real 0.1)
		(_modpath parallel unknown 0 29311
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29312
			(_port DB in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29314
			(_port PAD in )
			(_port N2POUT out )
		)
		(_tchk width 0 29320
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29321
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29322
			(_port DB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29323
			(_port DB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29324
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29325
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 477 1268928145632 IOPADN_IN
(_unit IOPADN_IN
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam InputLoad$PAD integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$PAD$N2POUT real 0.1)
		(_modpath parallel unknown 0 29364
			(_port PAD in )
			(_port N2POUT out )
		)
		(_tchk width 0 29366
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29367
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1012 1268928145647 IOPAD_TRI
(_unit IOPAD_TRI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 29411
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29413
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29416
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29417
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29418
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29419
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 775 1268928145662 IOPADP_TRI
(_unit IOPADP_TRI
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 29459
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29460
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29463
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29464
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29465
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29466
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 780 1268928145709 IOPADN_TRI
(_unit IOPADN_TRI
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$DB$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 29506
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29507
			(_port DB in )
			(_port PAD out )
		)
		(_tchk width 0 29510
			(_port DB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29511
			(_port DB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29512
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29513
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1615 1268928145804 IOPAD_BI
(_unit IOPAD_BI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 29562
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29564
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29565
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29566
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29567
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29573
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29574
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29575
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29576
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29577
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29578
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 449 1268928145809 IOPAD_IN_U
(_unit IOPAD_IN_U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 29618
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29620
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29621
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 449 1268928145814 IOPAD_IN_D
(_unit IOPAD_IN_D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 29662
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29664
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29665
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1014 1268928145819 IOPAD_TRI_U
(_unit IOPAD_TRI_U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 29712
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29714
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29717
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29718
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29719
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29720
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1014 1268928145824 IOPAD_TRI_D
(_unit IOPAD_TRI_D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 29768
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29770
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29773
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29774
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29775
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29776
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1617 1268928145829 IOPAD_BI_U
(_unit IOPAD_BI_U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 29828
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29830
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29831
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29832
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29833
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29839
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29840
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29841
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29842
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29843
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29844
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1617 1268928145834 IOPAD_BI_D
(_unit IOPAD_BI_D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 29896
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29898
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29899
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29900
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29901
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29907
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29908
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29909
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29910
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29911
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29912
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 451 1268928145839 IOPADN_OUT
(_unit IOPADN_OUT
	(_specify
		(_specparam tpdLH_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$DB$PAD real 0.1)
		(_modpath parallel unknown 0 29950
			(_port DB in )
			(_port PAD out )
		)
		(_tchk width 0 29953
			(_port DB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29954
			(_port DB (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928145844 BIBUF_F_2
(_unit BIBUF_F_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30002
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30004
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30005
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30006
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30007
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30009
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30010
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30011
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30012
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30013
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30014
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928145849 BIBUF_F_2D
(_unit BIBUF_F_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30065
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30067
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30068
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30069
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30070
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30072
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30073
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30074
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30075
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30076
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30077
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928145854 BIBUF_F_2U
(_unit BIBUF_F_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30128
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30130
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30131
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30132
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30133
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30135
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30136
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30137
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30138
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30139
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30140
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928145865 BIBUF_F_4
(_unit BIBUF_F_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30190
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30192
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30193
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30194
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30195
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30197
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30198
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30199
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30200
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30201
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30202
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928145870 BIBUF_F_4D
(_unit BIBUF_F_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30253
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30255
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30256
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30257
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30258
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30260
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30261
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30262
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30263
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30264
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30265
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928145875 BIBUF_F_4U
(_unit BIBUF_F_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30316
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30318
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30319
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30320
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30321
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30323
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30324
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30325
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30326
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30327
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30328
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928145880 BIBUF_F_6
(_unit BIBUF_F_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30378
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30380
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30381
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30382
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30383
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30385
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30386
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30387
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30388
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30389
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30390
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928145885 BIBUF_F_6D
(_unit BIBUF_F_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30441
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30443
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30444
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30445
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30446
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30448
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30449
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30450
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30451
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30452
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30453
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928145897 BIBUF_F_6U
(_unit BIBUF_F_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30504
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30506
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30507
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30508
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30509
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30511
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30512
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30513
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30514
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30515
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30516
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1422 1268928145902 BIBUF_GTL33
(_unit BIBUF_GTL33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30566
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30568
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30569
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30570
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30571
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30573
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30574
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30575
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30576
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30577
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30578
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1422 1268928145907 BIBUF_GTL25
(_unit BIBUF_GTL25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30628
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30630
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30631
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30632
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30633
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30635
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30636
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30637
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30638
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30639
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30640
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1424 1268928145912 BIBUF_HSTL_II
(_unit BIBUF_HSTL_II
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30690
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30692
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30693
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30694
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30695
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30697
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30698
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30699
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30700
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30701
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30702
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928145917 BIBUF_S_2
(_unit BIBUF_S_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30752
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30754
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30755
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30756
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30757
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30759
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30760
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30761
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30762
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30763
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30764
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928145928 BIBUF_S_2D
(_unit BIBUF_S_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30815
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30817
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30818
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30819
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30820
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30822
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30823
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30824
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30825
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30826
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30827
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928145933 BIBUF_S_2U
(_unit BIBUF_S_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30878
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30880
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30881
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30882
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30883
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30885
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30886
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30887
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30888
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30889
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30890
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928145938 BIBUF_S_4
(_unit BIBUF_S_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30940
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30942
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30943
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30944
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 30945
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 30947
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30948
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30949
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30950
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30951
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30952
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928145944 BIBUF_S_4D
(_unit BIBUF_S_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31003
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31005
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31006
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 31007
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 31008
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 31010
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31011
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31012
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31013
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31014
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31015
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928145960 BIBUF_S_4U
(_unit BIBUF_S_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31066
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31068
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31069
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 31070
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 31071
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 31073
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31074
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31075
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31076
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31077
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31078
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928145965 BIBUF_S_6
(_unit BIBUF_S_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31128
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31130
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31131
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 31132
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 31133
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 31135
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31136
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31137
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31138
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31139
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31140
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928145970 BIBUF_S_6D
(_unit BIBUF_S_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31191
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31193
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31194
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 31195
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 31196
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 31198
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31199
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31200
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31201
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31202
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31203
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928145975 BIBUF_S_6U
(_unit BIBUF_S_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31254
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31256
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31257
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 31258
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 31259
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 31261
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31262
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31263
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31264
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31265
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31266
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 411 1268928145980 CLKBUF_GTL25
(_unit CLKBUF_GTL25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31305
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 31307
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31308
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 411 1268928145990 CLKBUF_GTL33
(_unit CLKBUF_GTL33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31347
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 31349
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31350
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928146037 CLKBUF_HSTL_II
(_unit CLKBUF_HSTL_II
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31389
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 31391
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31392
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 410 1268928146054 INBUF_GTL33
(_unit INBUF_GTL33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31431
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 31433
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31434
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 410 1268928146059 INBUF_GTL25
(_unit INBUF_GTL25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31473
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 31475
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31476
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 412 1268928146085 INBUF_HSTL_II
(_unit INBUF_HSTL_II
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31515
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 31517
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31518
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928146100 OUTBUF_F_2
(_unit OUTBUF_F_2
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31557
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31559
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31560
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928146105 OUTBUF_F_4
(_unit OUTBUF_F_4
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31599
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31601
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31602
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928146116 OUTBUF_F_6
(_unit OUTBUF_F_6
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31641
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31643
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31644
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 407 1268928146121 OUTBUF_GTL25
(_unit OUTBUF_GTL25
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31683
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31685
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31686
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 407 1268928146126 OUTBUF_GTL33
(_unit OUTBUF_GTL33
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31725
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31727
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31728
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 409 1268928146131 OUTBUF_HSTL_II
(_unit OUTBUF_HSTL_II
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31767
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31769
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31770
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928146136 OUTBUF_S_2
(_unit OUTBUF_S_2
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31809
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31811
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31812
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928146147 OUTBUF_S_4
(_unit OUTBUF_S_4
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31851
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31853
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31854
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928146152 OUTBUF_S_6
(_unit OUTBUF_S_6
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31893
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31895
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31896
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928146163 TRIBUFF_F_2
(_unit TRIBUFF_F_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31942
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31944
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 31946
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31947
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31948
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31949
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928146168 TRIBUFF_F_2D
(_unit TRIBUFF_F_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 31996
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 31998
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32000
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32001
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32002
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32003
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928146173 TRIBUFF_F_2U
(_unit TRIBUFF_F_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32049
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32051
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32053
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32054
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32055
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32056
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928146178 TRIBUFF_F_4
(_unit TRIBUFF_F_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32102
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32104
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32106
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32107
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32108
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32109
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928146183 TRIBUFF_F_4D
(_unit TRIBUFF_F_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32156
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32158
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32160
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32161
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32162
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32163
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928146240 TRIBUFF_F_4U
(_unit TRIBUFF_F_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32210
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32212
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32214
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32215
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32216
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32217
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928146257 TRIBUFF_F_6
(_unit TRIBUFF_F_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32263
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32265
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32267
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32268
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32269
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32270
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928146262 TRIBUFF_F_6D
(_unit TRIBUFF_F_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32317
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32319
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32321
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32322
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32323
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32324
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928146267 TRIBUFF_F_6U
(_unit TRIBUFF_F_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32371
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32373
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32375
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32376
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32377
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32378
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928146287 TRIBUFF_GTL25
(_unit TRIBUFF_GTL25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32424
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32426
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32428
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32429
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32430
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32431
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928146304 TRIBUFF_GTL33
(_unit TRIBUFF_GTL33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32477
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32479
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32481
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32482
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32483
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32484
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 938 1268928146318 TRIBUFF_HSTL_II
(_unit TRIBUFF_HSTL_II
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32530
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32532
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32534
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32535
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32536
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32537
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928146678 TRIBUFF_S_2
(_unit TRIBUFF_S_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32583
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32585
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32587
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32588
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32589
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32590
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928146694 TRIBUFF_S_2D
(_unit TRIBUFF_S_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32637
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32639
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32641
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32642
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32643
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32644
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928147006 TRIBUFF_S_2U
(_unit TRIBUFF_S_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32691
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32693
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32695
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32696
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32697
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32698
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928147021 TRIBUFF_S_4
(_unit TRIBUFF_S_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32744
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32746
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32748
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32749
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32750
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32751
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928147037 TRIBUFF_S_4D
(_unit TRIBUFF_S_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32798
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32800
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32802
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32803
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32804
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32805
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928147084 TRIBUFF_S_4U
(_unit TRIBUFF_S_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32852
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32854
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32856
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32857
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32858
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32859
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928147100 TRIBUFF_S_6
(_unit TRIBUFF_S_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32905
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32907
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32909
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32910
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32911
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32912
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928147131 TRIBUFF_S_6D
(_unit TRIBUFF_S_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 32959
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 32961
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 32963
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32964
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32965
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32966
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928147147 TRIBUFF_S_6U
(_unit TRIBUFF_S_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 33013
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 33015
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 33017
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33018
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33019
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33020
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 237 1268928147193 BUFD
(_unit BUFD
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 33057
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 237 1268928147240 INVD
(_unit INVD
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 33094
			(_port A in )
			(_port Y out )
		)
	)
)
V 000038 56 837 1268928147272 IOIN_IR
(_unit IOIN_IR
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 33142
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 33146
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33147
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33148
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33149
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33156
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33157
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1340 1268928147287 IOIN_IRE
(_unit IOIN_IRE
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 33212
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 33216
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33217
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33218
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33219
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33223
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33224
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33225
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33226
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33230
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33231
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1019 1268928147349 IOTRI_OB_ER
(_unit IOTRI_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 33289
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 33293
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33297
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33298
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33299
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33300
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33307
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33308
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1522 1268928147396 IOTRI_OB_ERE
(_unit IOTRI_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 33369
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 33373
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33377
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33378
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33379
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33380
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33384
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33385
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33386
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33387
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33391
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33392
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1019 1268928147428 IOTRI_OR_EB
(_unit IOTRI_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 33450
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 33454
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33458
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33459
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33460
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33461
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33468
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33469
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1522 1268928147490 IOTRI_ORE_EB
(_unit IOTRI_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 33530
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 33534
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33538
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33539
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33540
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33541
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33545
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33546
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33547
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33548
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33552
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33553
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2107 1268928147537 IOTRI_ORE_ERE
(_unit IOTRI_ORE_ERE
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 33628
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33632
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33633
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33634
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33635
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33639
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33640
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33641
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33642
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33646
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33647
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33651
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33655
			(_port D (posedge))
			(_port OCLK (posedge) (_code  5 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33656
			(_port D (negedge))
			(_port OCLK (posedge) (_code  6 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33657
			(_port OCLK (posedge) (_code  7 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33658
			(_port OCLK (posedge) (_code  8 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1523 1268928147600 IOTRI_OR_ER
(_unit IOTRI_OR_ER
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 33719
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33723
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33724
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33725
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33726
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33730
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33731
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33736
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33740
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33741
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33742
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33743
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1237 1268928147631 IOBI_IB_OB_ER
(_unit IOBI_IB_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 33805
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 33810
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 33817
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33821
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33822
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33823
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33824
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33831
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33832
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1740 1268928147678 IOBI_IB_OB_ERE
(_unit IOBI_IB_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 33904
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 33909
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 33916
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33920
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33921
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33922
			(_port OCLK (posedge) (_code  3 Enable21))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33923
			(_port OCLK (posedge) (_code  4 Enable21))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33927
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33928
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33929
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33930
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33934
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33935
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1099 1268928147772 IOBI_IB_OR_EB
(_unit IOBI_IB_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 33995
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel unknown 0 33997
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 34001
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 34005
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34006
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34007
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34008
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34015
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34016
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1740 1268928147834 IOBI_IB_ORE_EB
(_unit IOBI_IB_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34090
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel unknown 0 34095
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 34102
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 34106
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34107
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34108
			(_port OCLK (posedge) (_code  3 Enable21))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34109
			(_port OCLK (posedge) (_code  4 Enable21))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34113
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34114
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34115
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34116
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34120
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34121
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1701 1268928147881 IOBI_IB_OR_ER
(_unit IOBI_IB_OR_ER
	(_specify
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34186
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 34193
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 34197
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34198
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34199
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34200
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34207
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34208
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34213
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 34217
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34218
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34219
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34220
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2285 1268928147928 IOBI_IB_ORE_ERE
(_unit IOBI_IB_ORE_ERE
	(_specify
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34293
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 34298
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 34302
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34303
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34304
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34305
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34309
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34310
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34311
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34312
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34316
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34317
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34322
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 34326
			(_port E (posedge))
			(_port OCLK (posedge) (_code  5 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34327
			(_port E (negedge))
			(_port OCLK (posedge) (_code  6 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34328
			(_port OCLK (posedge) (_code  7 Enable21))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34329
			(_port OCLK (posedge) (_code  8 Enable21))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1241 1268928147944 IOBI_IR_OB_EB
(_unit IOBI_IR_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34389
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 34394
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 34399
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34403
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34404
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34405
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34406
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34413
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34414
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1744 1268928147975 IOBI_IRE_OB_EB
(_unit IOBI_IRE_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34483
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 34487
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 34491
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34495
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34496
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34497
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34498
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34502
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34503
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34504
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34505
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34509
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34510
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1867 1268928148022 IOBI_IR_OB_ER
(_unit IOBI_IR_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34577
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 34581
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 34585
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34586
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34587
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34588
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34595
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34596
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34601
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34605
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34606
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34607
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34608
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34615
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34616
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268928148037 IOBI_IRE_OB_ER
(_unit IOBI_IRE_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34691
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 34696
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 34700
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34701
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34702
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34703
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34710
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34711
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34716
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34720
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34721
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34722
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34723
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34727
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34728
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34729
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34730
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34734
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34735
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268928148068 IOBI_IR_OB_ERE
(_unit IOBI_IR_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34807
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 34814
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 34818
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34819
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34820
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34821
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34825
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34826
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34827
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34828
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34832
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34833
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34838
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34842
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34843
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34844
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34845
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34852
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34853
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2873 1268928148100 IOBI_IRE_OB_ERE
(_unit IOBI_IRE_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 34933
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 34937
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 34941
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34942
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34943
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34944
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34948
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34949
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34950
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34951
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34955
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34956
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 34960
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34964
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  5 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34965
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  6 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34966
			(_port ICLK (posedge) (_code  7 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34967
			(_port ICLK (posedge) (_code  8 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34971
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34972
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34973
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34974
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34978
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34979
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1867 1268928148162 IOBI_IR_OR_EB
(_unit IOBI_IR_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 35044
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 35048
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 35052
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35053
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35054
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35055
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35062
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35063
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35067
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 35071
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35072
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35073
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35074
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35081
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35082
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268928148240 IOBI_IRE_OR_EB
(_unit IOBI_IRE_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 35151
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 35156
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 35160
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35161
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35162
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35163
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35170
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35171
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35175
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 35179
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35180
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35181
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35182
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35186
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35187
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35188
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35189
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35193
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35194
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268928148318 IOBI_IR_ORE_EB
(_unit IOBI_IR_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 35263
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 35267
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 35271
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35272
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35273
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35274
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35278
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35279
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35280
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35281
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35285
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35286
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35290
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 35294
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35295
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35296
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35297
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35304
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35305
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2873 1268928148428 IOBI_IRE_ORE_EB
(_unit IOBI_IRE_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 35379
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 35384
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 35388
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35389
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35390
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35391
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35395
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35396
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35397
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35398
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35402
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35403
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35408
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 35412
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  5 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35413
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  6 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35414
			(_port ICLK (posedge) (_code  7 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35415
			(_port ICLK (posedge) (_code  8 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35419
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35420
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35421
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35422
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35426
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35427
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2331 1268928148506 IOBI_IR_OR_ER
(_unit IOBI_IR_OR_ER
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 35495
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 35499
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35500
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35501
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35502
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35504
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 35508
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35509
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35510
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35511
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35517
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35518
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35522
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 35526
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35527
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35528
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35529
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35534
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35535
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2915 1268928148631 IOBI_IR_ORE_ERE
(_unit IOBI_IR_ORE_ERE
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 35619
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 35623
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35624
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35625
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35626
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35630
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35631
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35632
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35633
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35637
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35638
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35642
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 35646
			(_port D (posedge))
			(_port OCLK (posedge) (_code  5 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35647
			(_port D (negedge))
			(_port OCLK (posedge) (_code  6 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35648
			(_port OCLK (posedge) (_code  7 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35649
			(_port OCLK (posedge) (_code  8 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35655
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 35659
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35660
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35661
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35662
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35669
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35670
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2834 1268928148740 IOBI_IRE_OR_ER
(_unit IOBI_IRE_OR_ER
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 35744
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 35748
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35749
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35750
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35751
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35758
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35759
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35763
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 35767
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35768
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35769
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35770
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35775
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 35779
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35780
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35781
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35782
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35786
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35787
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35788
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35789
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35793
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35794
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3421 1268928148803 IOBI_IRE_ORE_ERE
(_unit IOBI_IRE_ORE_ERE
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 35874
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 35878
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35879
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35880
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35881
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35885
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35886
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35887
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35888
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35892
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35893
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35897
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 35901
			(_port D (posedge))
			(_port OCLK (posedge) (_code  5 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35902
			(_port D (negedge))
			(_port OCLK (posedge) (_code  6 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35903
			(_port OCLK (posedge) (_code  7 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35904
			(_port OCLK (posedge) (_code  8 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 35907
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 35911
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  9 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35912
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  10 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35913
			(_port ICLK (posedge) (_code  11 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35914
			(_port ICLK (posedge) (_code  12 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35918
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35919
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35920
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35921
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35925
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35926
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 238 1268928148865 CLKIO
(_unit CLKIO
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 35965
			(_port A in )
			(_port Y out )
		)
	)
)
V 000040 56 1419 1268928148944 CLKBIBUF
(_unit CLKBIBUF
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 36011
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 36013
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 36014
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 36015
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 36016
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 36018
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36019
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36020
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36021
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36022
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36023
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1758 1268928149037 DDR_OUT
(_unit DDR_OUT
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam InputLoad$DR integer 2)
		(_specparam InputLoad$DF integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \ddr_out\)
		(_modpath parallel unknown 0 36075
			(_port CLK in )
			(_port Q out )
		)
		(_modpath parallel positive 0 36076
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 36080
			(_port DR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36081
			(_port DR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36082
			(_port CLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36083
			(_port CLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36085
			(_port DF (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36086
			(_port DF (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36087
			(_port CLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36088
			(_port CLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36093
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36097
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36098
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36099
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36103
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 2007 1268928149115 DDR_REG
(_unit DDR_REG
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam InputLoad$YIN integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$ICLK integer 2)
		(_specparam OutputLoad$YR integer 2)
		(_specparam OutputLoad$YF integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel positive 0 36154
			(_port CLK in posedge)
			(_port QR out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 36155
			(_port CLR in posedge)
			(_port QR out posedge)
		)
		(_modpath parallel unknown 0 36156
			(_port CLK in )
			(_port QF out )
		)
		(_modpath parallel positive 0 36157
			(_port CLR in posedge)
			(_port QF out posedge)
		)
		(_tchk setup 0 36161
			(_port D (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36162
			(_port D (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36163
			(_port CLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36164
			(_port CLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36166
			(_port D (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36167
			(_port D (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36168
			(_port CLK (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36169
			(_port CLK (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36175
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36179
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36180
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36181
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36185
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1886 1268928149194 IOBI_ID_OB_EB
(_unit IOBI_ID_OB_EB
	(_specify
		(_modpath parallel unknown 0 36227
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 36228
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 36230
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_modpath parallel positive 0 36231
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel unknown 0 36233
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 36234
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 36238
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36239
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36240
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36241
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36243
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36244
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36245
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36246
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36248
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36249
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36253
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36254
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36255
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 3277 1268928149303 IOBI_ID_OD_EB
(_unit IOBI_ID_OD_EB
	(_specify
		(_modpath parallel positive 0 36303
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 36304
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel positive 0 36305
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_modpath parallel unknown 0 36306
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 36307
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 36308
			(_port OCLK in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 36309
			(_port E in )
			(_port EOUT out )
		)
		(_tchk setup 0 36313
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36314
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36315
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36316
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36318
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36319
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36320
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36321
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36327
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36331
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36332
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36333
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36337
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36341
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36342
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36343
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36344
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36346
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36347
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36348
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36349
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36354
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36358
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36359
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36360
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36364
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 3711 1268928149381 IOBI_ID_OD_ERC
(_unit IOBI_ID_OD_ERC
	(_specify
		(_modpath parallel positive 0 36415
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 36416
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel positive 0 36417
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_modpath parallel unknown 0 36418
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 36419
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 36420
			(_port OCLK in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 36421
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_modpath parallel unknown 0 36422
			(_port OCLK in )
			(_port EOUT out )
		)
		(_tchk setup 0 36426
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36427
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36428
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36429
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36431
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36432
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36433
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36434
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36440
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36444
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36445
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36446
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36450
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36453
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36454
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36455
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36456
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36458
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36459
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36460
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36461
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36466
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36470
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36471
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36475
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36477
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36478
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36479
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36480
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1901 1268928149490 IOTRI_OD_EB
(_unit IOTRI_OD_EB
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam InputLoad$DR integer 2)
		(_specparam InputLoad$DF integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$OCLK integer 2)
		(_specparam OutputLoad$DOUT integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel unknown 0 36535
			(_port OCLK in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 36536
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 36537
			(_port E in )
			(_port EOUT out )
		)
		(_tchk setup 0 36541
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36542
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36543
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36544
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36546
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36547
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36548
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36549
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36555
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36559
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36560
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36561
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36565
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 2039 1268928149615 IOIN_ID
(_unit IOIN_ID
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam InputLoad$YIN integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$ICLK integer 2)
		(_specparam OutputLoad$YR integer 2)
		(_specparam OutputLoad$YF integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel positive 0 36616
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 36617
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel unknown 0 36618
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 36619
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_tchk setup 0 36623
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36624
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36625
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36626
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36628
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36629
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36630
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36631
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36637
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36641
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36642
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36643
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36647
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 2415 1268928149709 IOTRI_OD_ERC
(_unit IOTRI_OD_ERC
	(_specify
		(_specparam LibName string \proasic3l\)
		(_specparam InputLoad$DR integer 2)
		(_specparam InputLoad$DF integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$OCLK integer 2)
		(_specparam OutputLoad$DOUT integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel unknown 0 36704
			(_port OCLK in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 36705
			(_port OCLK in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 36706
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel positive 0 36707
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 36711
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36712
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36713
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36714
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36716
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36717
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36718
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36719
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36723
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36727
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36728
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36729
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36733
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36735
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36736
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36737
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36738
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 28746 1268928149834 RAM4K9
(_unit RAM4K9
	(_specify
		(_specparam LibName string \igloo\)
		(_modpath parallel positive 0 38002
			(_port CLKA in posedge)
			(_port DOUTA0 out posedge)
			(_datain DOUTA0 in posedge)
		)
		(_modpath parallel positive 0 38003
			(_port CLKA in posedge)
			(_port DOUTA1 out posedge)
			(_datain DOUTA1 in posedge)
		)
		(_modpath parallel positive 0 38004
			(_port CLKA in posedge)
			(_port DOUTA2 out posedge)
			(_datain DOUTA2 in posedge)
		)
		(_modpath parallel positive 0 38005
			(_port CLKA in posedge)
			(_port DOUTA3 out posedge)
			(_datain DOUTA3 in posedge)
		)
		(_modpath parallel positive 0 38006
			(_port CLKA in posedge)
			(_port DOUTA4 out posedge)
			(_datain DOUTA4 in posedge)
		)
		(_modpath parallel positive 0 38007
			(_port CLKA in posedge)
			(_port DOUTA5 out posedge)
			(_datain DOUTA5 in posedge)
		)
		(_modpath parallel positive 0 38008
			(_port CLKA in posedge)
			(_port DOUTA6 out posedge)
			(_datain DOUTA6 in posedge)
		)
		(_modpath parallel positive 0 38009
			(_port CLKA in posedge)
			(_port DOUTA7 out posedge)
			(_datain DOUTA7 in posedge)
		)
		(_modpath parallel positive 0 38010
			(_port CLKA in posedge)
			(_port DOUTA8 out posedge)
			(_datain DOUTA8 in posedge)
		)
		(_modpath parallel positive 0 38012
			(_port CLKB in posedge)
			(_port DOUTB0 out posedge)
			(_datain DOUTB0 in posedge)
		)
		(_modpath parallel positive 0 38013
			(_port CLKB in posedge)
			(_port DOUTB1 out posedge)
			(_datain DOUTB1 in posedge)
		)
		(_modpath parallel positive 0 38014
			(_port CLKB in posedge)
			(_port DOUTB2 out posedge)
			(_datain DOUTB2 in posedge)
		)
		(_modpath parallel positive 0 38015
			(_port CLKB in posedge)
			(_port DOUTB3 out posedge)
			(_datain DOUTB3 in posedge)
		)
		(_modpath parallel positive 0 38016
			(_port CLKB in posedge)
			(_port DOUTB4 out posedge)
			(_datain DOUTB4 in posedge)
		)
		(_modpath parallel positive 0 38017
			(_port CLKB in posedge)
			(_port DOUTB5 out posedge)
			(_datain DOUTB5 in posedge)
		)
		(_modpath parallel positive 0 38018
			(_port CLKB in posedge)
			(_port DOUTB6 out posedge)
			(_datain DOUTB6 in posedge)
		)
		(_modpath parallel positive 0 38019
			(_port CLKB in posedge)
			(_port DOUTB7 out posedge)
			(_datain DOUTB7 in posedge)
		)
		(_modpath parallel positive 0 38020
			(_port CLKB in posedge)
			(_port DOUTB8 out posedge)
			(_datain DOUTB8 in posedge)
		)
		(_modpath parallel positive 0 38023
			(_port RESET in negedge)
			(_port DOUTA0 out negedge)
		)
		(_modpath parallel positive 0 38024
			(_port RESET in negedge)
			(_port DOUTA1 out negedge)
		)
		(_modpath parallel positive 0 38025
			(_port RESET in negedge)
			(_port DOUTA2 out negedge)
		)
		(_modpath parallel positive 0 38026
			(_port RESET in negedge)
			(_port DOUTA3 out negedge)
		)
		(_modpath parallel positive 0 38027
			(_port RESET in negedge)
			(_port DOUTA4 out negedge)
		)
		(_modpath parallel positive 0 38028
			(_port RESET in negedge)
			(_port DOUTA5 out negedge)
		)
		(_modpath parallel positive 0 38029
			(_port RESET in negedge)
			(_port DOUTA6 out negedge)
		)
		(_modpath parallel positive 0 38030
			(_port RESET in negedge)
			(_port DOUTA7 out negedge)
		)
		(_modpath parallel positive 0 38031
			(_port RESET in negedge)
			(_port DOUTA8 out negedge)
		)
		(_modpath parallel positive 0 38033
			(_port RESET in negedge)
			(_port DOUTB0 out negedge)
		)
		(_modpath parallel positive 0 38034
			(_port RESET in negedge)
			(_port DOUTB1 out negedge)
		)
		(_modpath parallel positive 0 38035
			(_port RESET in negedge)
			(_port DOUTB2 out negedge)
		)
		(_modpath parallel positive 0 38036
			(_port RESET in negedge)
			(_port DOUTB3 out negedge)
		)
		(_modpath parallel positive 0 38037
			(_port RESET in negedge)
			(_port DOUTB4 out negedge)
		)
		(_modpath parallel positive 0 38038
			(_port RESET in negedge)
			(_port DOUTB5 out negedge)
		)
		(_modpath parallel positive 0 38039
			(_port RESET in negedge)
			(_port DOUTB6 out negedge)
		)
		(_modpath parallel positive 0 38040
			(_port RESET in negedge)
			(_port DOUTB7 out negedge)
		)
		(_modpath parallel positive 0 38041
			(_port RESET in negedge)
			(_port DOUTB8 out negedge)
		)
		(_tchk width 0 38044
			(_port CLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38045
			(_port CLKA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38046
			(_port CLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38047
			(_port CLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38050
			(_port ADDRA11 (posedge))
			(_port CLKA (posedge) (_code  16 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38051
			(_port ADDRA11 (negedge))
			(_port CLKA (posedge) (_code  17 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38052
			(_port CLKA (posedge) (_code  18 BLKA_EN))
			(_port ADDRA11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38053
			(_port CLKA (posedge) (_code  19 BLKA_EN))
			(_port ADDRA11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38054
			(_port ADDRA10 (posedge))
			(_port CLKA (posedge) (_code  20 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38055
			(_port ADDRA10 (negedge))
			(_port CLKA (posedge) (_code  21 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38056
			(_port CLKA (posedge) (_code  22 BLKA_EN))
			(_port ADDRA10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38057
			(_port CLKA (posedge) (_code  23 BLKA_EN))
			(_port ADDRA10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38058
			(_port ADDRA9 (posedge))
			(_port CLKA (posedge) (_code  24 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38059
			(_port ADDRA9 (negedge))
			(_port CLKA (posedge) (_code  25 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38060
			(_port CLKA (posedge) (_code  26 BLKA_EN))
			(_port ADDRA9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38061
			(_port CLKA (posedge) (_code  27 BLKA_EN))
			(_port ADDRA9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38062
			(_port ADDRA8 (posedge))
			(_port CLKA (posedge) (_code  28 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38063
			(_port ADDRA8 (negedge))
			(_port CLKA (posedge) (_code  29 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38064
			(_port CLKA (posedge) (_code  30 BLKA_EN))
			(_port ADDRA8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38065
			(_port CLKA (posedge) (_code  31 BLKA_EN))
			(_port ADDRA8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38066
			(_port ADDRA7 (posedge))
			(_port CLKA (posedge) (_code  32 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38067
			(_port ADDRA7 (negedge))
			(_port CLKA (posedge) (_code  33 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38068
			(_port CLKA (posedge) (_code  34 BLKA_EN))
			(_port ADDRA7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38069
			(_port CLKA (posedge) (_code  35 BLKA_EN))
			(_port ADDRA7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38070
			(_port ADDRA6 (posedge))
			(_port CLKA (posedge) (_code  36 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38071
			(_port ADDRA6 (negedge))
			(_port CLKA (posedge) (_code  37 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38072
			(_port CLKA (posedge) (_code  38 BLKA_EN))
			(_port ADDRA6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38073
			(_port CLKA (posedge) (_code  39 BLKA_EN))
			(_port ADDRA6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38074
			(_port ADDRA5 (posedge))
			(_port CLKA (posedge) (_code  40 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38075
			(_port ADDRA5 (negedge))
			(_port CLKA (posedge) (_code  41 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38076
			(_port CLKA (posedge) (_code  42 BLKA_EN))
			(_port ADDRA5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38077
			(_port CLKA (posedge) (_code  43 BLKA_EN))
			(_port ADDRA5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38078
			(_port ADDRA4 (posedge))
			(_port CLKA (posedge) (_code  44 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38079
			(_port ADDRA4 (negedge))
			(_port CLKA (posedge) (_code  45 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38080
			(_port CLKA (posedge) (_code  46 BLKA_EN))
			(_port ADDRA4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38081
			(_port CLKA (posedge) (_code  47 BLKA_EN))
			(_port ADDRA4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38082
			(_port ADDRA3 (posedge))
			(_port CLKA (posedge) (_code  48 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38083
			(_port ADDRA3 (negedge))
			(_port CLKA (posedge) (_code  49 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38084
			(_port CLKA (posedge) (_code  50 BLKA_EN))
			(_port ADDRA3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38085
			(_port CLKA (posedge) (_code  51 BLKA_EN))
			(_port ADDRA3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38086
			(_port ADDRA2 (posedge))
			(_port CLKA (posedge) (_code  52 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38087
			(_port ADDRA2 (negedge))
			(_port CLKA (posedge) (_code  53 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38088
			(_port CLKA (posedge) (_code  54 BLKA_EN))
			(_port ADDRA2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38089
			(_port CLKA (posedge) (_code  55 BLKA_EN))
			(_port ADDRA2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38090
			(_port ADDRA1 (posedge))
			(_port CLKA (posedge) (_code  56 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38091
			(_port ADDRA1 (negedge))
			(_port CLKA (posedge) (_code  57 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38092
			(_port CLKA (posedge) (_code  58 BLKA_EN))
			(_port ADDRA1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38093
			(_port CLKA (posedge) (_code  59 BLKA_EN))
			(_port ADDRA1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38094
			(_port ADDRA0 (posedge))
			(_port CLKA (posedge) (_code  60 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38095
			(_port ADDRA0 (negedge))
			(_port CLKA (posedge) (_code  61 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38096
			(_port CLKA (posedge) (_code  62 BLKA_EN))
			(_port ADDRA0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38097
			(_port CLKA (posedge) (_code  63 BLKA_EN))
			(_port ADDRA0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38099
			(_port DINA8 (posedge))
			(_port CLKA (posedge) (_code  64 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38100
			(_port DINA8 (negedge))
			(_port CLKA (posedge) (_code  65 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38101
			(_port CLKA (posedge) (_code  66 BLKA_WEN))
			(_port DINA8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38102
			(_port CLKA (posedge) (_code  67 BLKA_WEN))
			(_port DINA8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38103
			(_port DINA7 (posedge))
			(_port CLKA (posedge) (_code  68 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38104
			(_port DINA7 (negedge))
			(_port CLKA (posedge) (_code  69 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38105
			(_port CLKA (posedge) (_code  70 BLKA_WEN))
			(_port DINA7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38106
			(_port CLKA (posedge) (_code  71 BLKA_WEN))
			(_port DINA7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38107
			(_port DINA6 (posedge))
			(_port CLKA (posedge) (_code  72 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38108
			(_port DINA6 (negedge))
			(_port CLKA (posedge) (_code  73 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38109
			(_port CLKA (posedge) (_code  74 BLKA_WEN))
			(_port DINA6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38110
			(_port CLKA (posedge) (_code  75 BLKA_WEN))
			(_port DINA6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38111
			(_port DINA5 (posedge))
			(_port CLKA (posedge) (_code  76 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38112
			(_port DINA5 (negedge))
			(_port CLKA (posedge) (_code  77 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38113
			(_port CLKA (posedge) (_code  78 BLKA_WEN))
			(_port DINA5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38114
			(_port CLKA (posedge) (_code  79 BLKA_WEN))
			(_port DINA5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38115
			(_port DINA4 (posedge))
			(_port CLKA (posedge) (_code  80 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38116
			(_port DINA4 (negedge))
			(_port CLKA (posedge) (_code  81 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38117
			(_port CLKA (posedge) (_code  82 BLKA_WEN))
			(_port DINA4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38118
			(_port CLKA (posedge) (_code  83 BLKA_WEN))
			(_port DINA4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38119
			(_port DINA3 (posedge))
			(_port CLKA (posedge) (_code  84 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38120
			(_port DINA3 (negedge))
			(_port CLKA (posedge) (_code  85 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38121
			(_port CLKA (posedge) (_code  86 BLKA_WEN))
			(_port DINA3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38122
			(_port CLKA (posedge) (_code  87 BLKA_WEN))
			(_port DINA3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38123
			(_port DINA2 (posedge))
			(_port CLKA (posedge) (_code  88 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38124
			(_port DINA2 (negedge))
			(_port CLKA (posedge) (_code  89 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38125
			(_port CLKA (posedge) (_code  90 BLKA_WEN))
			(_port DINA2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38126
			(_port CLKA (posedge) (_code  91 BLKA_WEN))
			(_port DINA2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38127
			(_port DINA1 (posedge))
			(_port CLKA (posedge) (_code  92 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38128
			(_port DINA1 (negedge))
			(_port CLKA (posedge) (_code  93 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38129
			(_port CLKA (posedge) (_code  94 BLKA_WEN))
			(_port DINA1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38130
			(_port CLKA (posedge) (_code  95 BLKA_WEN))
			(_port DINA1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38131
			(_port DINA0 (posedge))
			(_port CLKA (posedge) (_code  96 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38132
			(_port DINA0 (negedge))
			(_port CLKA (posedge) (_code  97 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38133
			(_port CLKA (posedge) (_code  98 BLKA_WEN))
			(_port DINA0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38134
			(_port CLKA (posedge) (_code  99 BLKA_WEN))
			(_port DINA0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38137
			(_port WENA (posedge))
			(_port CLKA (posedge) (_code  100 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38138
			(_port WENA (negedge))
			(_port CLKA (posedge) (_code  101 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38139
			(_port CLKA (posedge) (_code  102 RESET))
			(_port WENA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38140
			(_port CLKA (posedge) (_code  103 RESET))
			(_port WENA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38142
			(_port BLKA (posedge))
			(_port CLKA (posedge) (_code  104 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38143
			(_port BLKA (negedge))
			(_port CLKA (posedge) (_code  105 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38144
			(_port CLKA (posedge) (_code  106 RESET))
			(_port BLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38145
			(_port CLKA (posedge) (_code  107 RESET))
			(_port BLKA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 38147
			(_port RESET (posedge))
			(_port CLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38148
			(_port CLKA (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 38150
			(_port RESET (posedge))
			(_port CLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38151
			(_port CLKB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38153
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38156
			(_port ADDRB11 (posedge))
			(_port CLKB (posedge) (_code  108 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38157
			(_port ADDRB11 (negedge))
			(_port CLKB (posedge) (_code  109 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38158
			(_port CLKB (posedge) (_code  110 BLKB_EN))
			(_port ADDRB11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38159
			(_port CLKB (posedge) (_code  111 BLKB_EN))
			(_port ADDRB11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38160
			(_port ADDRB10 (posedge))
			(_port CLKB (posedge) (_code  112 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38161
			(_port ADDRB10 (negedge))
			(_port CLKB (posedge) (_code  113 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38162
			(_port CLKB (posedge) (_code  114 BLKB_EN))
			(_port ADDRB10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38163
			(_port CLKB (posedge) (_code  115 BLKB_EN))
			(_port ADDRB10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38164
			(_port ADDRB9 (posedge))
			(_port CLKB (posedge) (_code  116 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38165
			(_port ADDRB9 (negedge))
			(_port CLKB (posedge) (_code  117 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38166
			(_port CLKB (posedge) (_code  118 BLKB_EN))
			(_port ADDRB9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38167
			(_port CLKB (posedge) (_code  119 BLKB_EN))
			(_port ADDRB9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38168
			(_port ADDRB8 (posedge))
			(_port CLKB (posedge) (_code  120 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38169
			(_port ADDRB8 (negedge))
			(_port CLKB (posedge) (_code  121 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38170
			(_port CLKB (posedge) (_code  122 BLKB_EN))
			(_port ADDRB8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38171
			(_port CLKB (posedge) (_code  123 BLKB_EN))
			(_port ADDRB8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38172
			(_port ADDRB7 (posedge))
			(_port CLKB (posedge) (_code  124 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38173
			(_port ADDRB7 (negedge))
			(_port CLKB (posedge) (_code  125 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38174
			(_port CLKB (posedge) (_code  126 BLKB_EN))
			(_port ADDRB7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38175
			(_port CLKB (posedge) (_code  127 BLKB_EN))
			(_port ADDRB7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38176
			(_port ADDRB6 (posedge))
			(_port CLKB (posedge) (_code  128 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38177
			(_port ADDRB6 (negedge))
			(_port CLKB (posedge) (_code  129 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38178
			(_port CLKB (posedge) (_code  130 BLKB_EN))
			(_port ADDRB6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38179
			(_port CLKB (posedge) (_code  131 BLKB_EN))
			(_port ADDRB6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38180
			(_port ADDRB5 (posedge))
			(_port CLKB (posedge) (_code  132 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38181
			(_port ADDRB5 (negedge))
			(_port CLKB (posedge) (_code  133 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38182
			(_port CLKB (posedge) (_code  134 BLKB_EN))
			(_port ADDRB5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38183
			(_port CLKB (posedge) (_code  135 BLKB_EN))
			(_port ADDRB5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38184
			(_port ADDRB4 (posedge))
			(_port CLKB (posedge) (_code  136 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38185
			(_port ADDRB4 (negedge))
			(_port CLKB (posedge) (_code  137 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38186
			(_port CLKB (posedge) (_code  138 BLKB_EN))
			(_port ADDRB4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38187
			(_port CLKB (posedge) (_code  139 BLKB_EN))
			(_port ADDRB4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38188
			(_port ADDRB3 (posedge))
			(_port CLKB (posedge) (_code  140 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38189
			(_port ADDRB3 (negedge))
			(_port CLKB (posedge) (_code  141 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38190
			(_port CLKB (posedge) (_code  142 BLKB_EN))
			(_port ADDRB3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38191
			(_port CLKB (posedge) (_code  143 BLKB_EN))
			(_port ADDRB3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38192
			(_port ADDRB2 (posedge))
			(_port CLKB (posedge) (_code  144 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38193
			(_port ADDRB2 (negedge))
			(_port CLKB (posedge) (_code  145 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38194
			(_port CLKB (posedge) (_code  146 BLKB_EN))
			(_port ADDRB2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38195
			(_port CLKB (posedge) (_code  147 BLKB_EN))
			(_port ADDRB2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38196
			(_port ADDRB1 (posedge))
			(_port CLKB (posedge) (_code  148 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38197
			(_port ADDRB1 (negedge))
			(_port CLKB (posedge) (_code  149 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38198
			(_port CLKB (posedge) (_code  150 BLKB_EN))
			(_port ADDRB1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38199
			(_port CLKB (posedge) (_code  151 BLKB_EN))
			(_port ADDRB1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38200
			(_port ADDRB0 (posedge))
			(_port CLKB (posedge) (_code  152 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38201
			(_port ADDRB0 (negedge))
			(_port CLKB (posedge) (_code  153 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38202
			(_port CLKB (posedge) (_code  154 BLKB_EN))
			(_port ADDRB0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38203
			(_port CLKB (posedge) (_code  155 BLKB_EN))
			(_port ADDRB0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38205
			(_port DINB8 (posedge))
			(_port CLKB (posedge) (_code  156 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38206
			(_port DINB8 (negedge))
			(_port CLKB (posedge) (_code  157 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38207
			(_port CLKB (posedge) (_code  158 BLKB_WEN))
			(_port DINB8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38208
			(_port CLKB (posedge) (_code  159 BLKB_WEN))
			(_port DINB8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38209
			(_port DINB7 (posedge))
			(_port CLKB (posedge) (_code  160 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38210
			(_port DINB7 (negedge))
			(_port CLKB (posedge) (_code  161 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38211
			(_port CLKB (posedge) (_code  162 BLKB_WEN))
			(_port DINB7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38212
			(_port CLKB (posedge) (_code  163 BLKB_WEN))
			(_port DINB7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38213
			(_port DINB6 (posedge))
			(_port CLKB (posedge) (_code  164 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38214
			(_port DINB6 (negedge))
			(_port CLKB (posedge) (_code  165 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38215
			(_port CLKB (posedge) (_code  166 BLKB_WEN))
			(_port DINB6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38216
			(_port CLKB (posedge) (_code  167 BLKB_WEN))
			(_port DINB6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38217
			(_port DINB5 (posedge))
			(_port CLKB (posedge) (_code  168 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38218
			(_port DINB5 (negedge))
			(_port CLKB (posedge) (_code  169 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38219
			(_port CLKB (posedge) (_code  170 BLKB_WEN))
			(_port DINB5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38220
			(_port CLKB (posedge) (_code  171 BLKB_WEN))
			(_port DINB5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38221
			(_port DINB4 (posedge))
			(_port CLKB (posedge) (_code  172 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38222
			(_port DINB4 (negedge))
			(_port CLKB (posedge) (_code  173 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38223
			(_port CLKB (posedge) (_code  174 BLKB_WEN))
			(_port DINB4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38224
			(_port CLKB (posedge) (_code  175 BLKB_WEN))
			(_port DINB4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38225
			(_port DINB3 (posedge))
			(_port CLKB (posedge) (_code  176 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38226
			(_port DINB3 (negedge))
			(_port CLKB (posedge) (_code  177 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38227
			(_port CLKB (posedge) (_code  178 BLKB_WEN))
			(_port DINB3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38228
			(_port CLKB (posedge) (_code  179 BLKB_WEN))
			(_port DINB3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38229
			(_port DINB2 (posedge))
			(_port CLKB (posedge) (_code  180 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38230
			(_port DINB2 (negedge))
			(_port CLKB (posedge) (_code  181 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38231
			(_port CLKB (posedge) (_code  182 BLKB_WEN))
			(_port DINB2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38232
			(_port CLKB (posedge) (_code  183 BLKB_WEN))
			(_port DINB2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38233
			(_port DINB1 (posedge))
			(_port CLKB (posedge) (_code  184 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38234
			(_port DINB1 (negedge))
			(_port CLKB (posedge) (_code  185 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38235
			(_port CLKB (posedge) (_code  186 BLKB_WEN))
			(_port DINB1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38236
			(_port CLKB (posedge) (_code  187 BLKB_WEN))
			(_port DINB1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38237
			(_port DINB0 (posedge))
			(_port CLKB (posedge) (_code  188 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38238
			(_port DINB0 (negedge))
			(_port CLKB (posedge) (_code  189 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38239
			(_port CLKB (posedge) (_code  190 BLKB_WEN))
			(_port DINB0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38240
			(_port CLKB (posedge) (_code  191 BLKB_WEN))
			(_port DINB0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38243
			(_port WENB (posedge))
			(_port CLKB (posedge) (_code  192 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38244
			(_port WENB (negedge))
			(_port CLKB (posedge) (_code  193 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38245
			(_port CLKB (posedge) (_code  194 RESET))
			(_port WENB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38246
			(_port CLKB (posedge) (_code  195 RESET))
			(_port WENB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38248
			(_port BLKB (posedge))
			(_port CLKB (posedge) (_code  196 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38249
			(_port BLKB (negedge))
			(_port CLKB (posedge) (_code  197 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38250
			(_port CLKB (posedge) (_code  198 RESET))
			(_port BLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38251
			(_port CLKB (posedge) (_code  199 RESET))
			(_port BLKB (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 24139 1268928149897 RAM512X18
(_unit RAM512X18
	(_specify
		(_specparam LibName string \proasic3l\)
		(_modpath parallel positive 0 38818
			(_port RCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel positive 0 38819
			(_port RCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 38820
			(_port RCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 38821
			(_port RCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 38822
			(_port RCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 38823
			(_port RCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 38824
			(_port RCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 38825
			(_port RCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 38826
			(_port RCLK in posedge)
			(_port RD8 out posedge)
			(_datain RD8 in posedge)
		)
		(_modpath parallel positive 0 38827
			(_port RCLK in posedge)
			(_port RD9 out posedge)
			(_datain RD9 in posedge)
		)
		(_modpath parallel positive 0 38828
			(_port RCLK in posedge)
			(_port RD10 out posedge)
			(_datain RD10 in posedge)
		)
		(_modpath parallel positive 0 38829
			(_port RCLK in posedge)
			(_port RD11 out posedge)
			(_datain RD11 in posedge)
		)
		(_modpath parallel positive 0 38830
			(_port RCLK in posedge)
			(_port RD12 out posedge)
			(_datain RD12 in posedge)
		)
		(_modpath parallel positive 0 38831
			(_port RCLK in posedge)
			(_port RD13 out posedge)
			(_datain RD13 in posedge)
		)
		(_modpath parallel positive 0 38832
			(_port RCLK in posedge)
			(_port RD14 out posedge)
			(_datain RD14 in posedge)
		)
		(_modpath parallel positive 0 38833
			(_port RCLK in posedge)
			(_port RD15 out posedge)
			(_datain RD15 in posedge)
		)
		(_modpath parallel positive 0 38834
			(_port RCLK in posedge)
			(_port RD16 out posedge)
			(_datain RD16 in posedge)
		)
		(_modpath parallel positive 0 38835
			(_port RCLK in posedge)
			(_port RD17 out posedge)
			(_datain RD17 in posedge)
		)
		(_modpath parallel positive 0 38837
			(_port RESET in negedge)
			(_port RD0 out negedge)
		)
		(_modpath parallel positive 0 38838
			(_port RESET in negedge)
			(_port RD1 out negedge)
		)
		(_modpath parallel positive 0 38839
			(_port RESET in negedge)
			(_port RD2 out negedge)
		)
		(_modpath parallel positive 0 38840
			(_port RESET in negedge)
			(_port RD3 out negedge)
		)
		(_modpath parallel positive 0 38841
			(_port RESET in negedge)
			(_port RD4 out negedge)
		)
		(_modpath parallel positive 0 38842
			(_port RESET in negedge)
			(_port RD5 out negedge)
		)
		(_modpath parallel positive 0 38843
			(_port RESET in negedge)
			(_port RD6 out negedge)
		)
		(_modpath parallel positive 0 38844
			(_port RESET in negedge)
			(_port RD7 out negedge)
		)
		(_modpath parallel positive 0 38845
			(_port RESET in negedge)
			(_port RD8 out negedge)
		)
		(_modpath parallel positive 0 38846
			(_port RESET in negedge)
			(_port RD9 out negedge)
		)
		(_modpath parallel positive 0 38847
			(_port RESET in negedge)
			(_port RD10 out negedge)
		)
		(_modpath parallel positive 0 38848
			(_port RESET in negedge)
			(_port RD11 out negedge)
		)
		(_modpath parallel positive 0 38849
			(_port RESET in negedge)
			(_port RD12 out negedge)
		)
		(_modpath parallel positive 0 38850
			(_port RESET in negedge)
			(_port RD13 out negedge)
		)
		(_modpath parallel positive 0 38851
			(_port RESET in negedge)
			(_port RD14 out negedge)
		)
		(_modpath parallel positive 0 38852
			(_port RESET in negedge)
			(_port RD15 out negedge)
		)
		(_modpath parallel positive 0 38853
			(_port RESET in negedge)
			(_port RD16 out negedge)
		)
		(_modpath parallel positive 0 38854
			(_port RESET in negedge)
			(_port RD17 out negedge)
		)
		(_tchk setup 0 38857
			(_port RADDR8 (posedge))
			(_port RCLK (posedge) (_code  12 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38858
			(_port RADDR8 (negedge))
			(_port RCLK (posedge) (_code  13 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38859
			(_port RCLK (posedge) (_code  14 RENABLE))
			(_port RADDR8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38860
			(_port RCLK (posedge) (_code  15 RENABLE))
			(_port RADDR8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38861
			(_port RADDR7 (posedge))
			(_port RCLK (posedge) (_code  16 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38862
			(_port RADDR7 (negedge))
			(_port RCLK (posedge) (_code  17 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38863
			(_port RCLK (posedge) (_code  18 RENABLE))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38864
			(_port RCLK (posedge) (_code  19 RENABLE))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38865
			(_port RADDR6 (posedge))
			(_port RCLK (posedge) (_code  20 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38866
			(_port RADDR6 (negedge))
			(_port RCLK (posedge) (_code  21 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38867
			(_port RCLK (posedge) (_code  22 RENABLE))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38868
			(_port RCLK (posedge) (_code  23 RENABLE))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38869
			(_port RADDR5 (posedge))
			(_port RCLK (posedge) (_code  24 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38870
			(_port RADDR5 (negedge))
			(_port RCLK (posedge) (_code  25 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38871
			(_port RCLK (posedge) (_code  26 RENABLE))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38872
			(_port RCLK (posedge) (_code  27 RENABLE))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38873
			(_port RADDR4 (posedge))
			(_port RCLK (posedge) (_code  28 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38874
			(_port RADDR4 (negedge))
			(_port RCLK (posedge) (_code  29 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38875
			(_port RCLK (posedge) (_code  30 RENABLE))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38876
			(_port RCLK (posedge) (_code  31 RENABLE))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38877
			(_port RADDR3 (posedge))
			(_port RCLK (posedge) (_code  32 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38878
			(_port RADDR3 (negedge))
			(_port RCLK (posedge) (_code  33 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38879
			(_port RCLK (posedge) (_code  34 RENABLE))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38880
			(_port RCLK (posedge) (_code  35 RENABLE))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38881
			(_port RADDR2 (posedge))
			(_port RCLK (posedge) (_code  36 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38882
			(_port RADDR2 (negedge))
			(_port RCLK (posedge) (_code  37 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38883
			(_port RCLK (posedge) (_code  38 RENABLE))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38884
			(_port RCLK (posedge) (_code  39 RENABLE))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38885
			(_port RADDR1 (posedge))
			(_port RCLK (posedge) (_code  40 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38886
			(_port RADDR1 (negedge))
			(_port RCLK (posedge) (_code  41 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38887
			(_port RCLK (posedge) (_code  42 RENABLE))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38888
			(_port RCLK (posedge) (_code  43 RENABLE))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38889
			(_port RADDR0 (posedge))
			(_port RCLK (posedge) (_code  44 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38890
			(_port RADDR0 (negedge))
			(_port RCLK (posedge) (_code  45 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38891
			(_port RCLK (posedge) (_code  46 RENABLE))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38892
			(_port RCLK (posedge) (_code  47 RENABLE))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38894
			(_port REN (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38895
			(_port REN (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38896
			(_port RCLK (posedge))
			(_port REN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38897
			(_port RCLK (posedge))
			(_port REN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38900
			(_port WADDR8 (posedge))
			(_port WCLK (posedge) (_code  48 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38901
			(_port WADDR8 (negedge))
			(_port WCLK (posedge) (_code  49 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38902
			(_port WCLK (posedge) (_code  50 WENABLE))
			(_port WADDR8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38903
			(_port WCLK (posedge) (_code  51 WENABLE))
			(_port WADDR8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38904
			(_port WADDR7 (posedge))
			(_port WCLK (posedge) (_code  52 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38905
			(_port WADDR7 (negedge))
			(_port WCLK (posedge) (_code  53 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38906
			(_port WCLK (posedge) (_code  54 WENABLE))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38907
			(_port WCLK (posedge) (_code  55 WENABLE))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38908
			(_port WADDR6 (posedge))
			(_port WCLK (posedge) (_code  56 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38909
			(_port WADDR6 (negedge))
			(_port WCLK (posedge) (_code  57 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38910
			(_port WCLK (posedge) (_code  58 WENABLE))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38911
			(_port WCLK (posedge) (_code  59 WENABLE))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38912
			(_port WADDR5 (posedge))
			(_port WCLK (posedge) (_code  60 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38913
			(_port WADDR5 (negedge))
			(_port WCLK (posedge) (_code  61 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38914
			(_port WCLK (posedge) (_code  62 WENABLE))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38915
			(_port WCLK (posedge) (_code  63 WENABLE))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38916
			(_port WADDR4 (posedge))
			(_port WCLK (posedge) (_code  64 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38917
			(_port WADDR4 (negedge))
			(_port WCLK (posedge) (_code  65 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38918
			(_port WCLK (posedge) (_code  66 WENABLE))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38919
			(_port WCLK (posedge) (_code  67 WENABLE))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38920
			(_port WADDR3 (posedge))
			(_port WCLK (posedge) (_code  68 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38921
			(_port WADDR3 (negedge))
			(_port WCLK (posedge) (_code  69 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38922
			(_port WCLK (posedge) (_code  70 WENABLE))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38923
			(_port WCLK (posedge) (_code  71 WENABLE))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38924
			(_port WADDR2 (posedge))
			(_port WCLK (posedge) (_code  72 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38925
			(_port WADDR2 (negedge))
			(_port WCLK (posedge) (_code  73 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38926
			(_port WCLK (posedge) (_code  74 WENABLE))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38927
			(_port WCLK (posedge) (_code  75 WENABLE))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38928
			(_port WADDR1 (posedge))
			(_port WCLK (posedge) (_code  76 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38929
			(_port WADDR1 (negedge))
			(_port WCLK (posedge) (_code  77 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38930
			(_port WCLK (posedge) (_code  78 WENABLE))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38931
			(_port WCLK (posedge) (_code  79 WENABLE))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38932
			(_port WADDR0 (posedge))
			(_port WCLK (posedge) (_code  80 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38933
			(_port WADDR0 (negedge))
			(_port WCLK (posedge) (_code  81 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38934
			(_port WCLK (posedge) (_code  82 WENABLE))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38935
			(_port WCLK (posedge) (_code  83 WENABLE))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38937
			(_port WD17 (posedge))
			(_port WCLK (posedge) (_code  84 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38938
			(_port WD17 (negedge))
			(_port WCLK (posedge) (_code  85 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38939
			(_port WCLK (posedge) (_code  86 WENABLE))
			(_port WD17 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38940
			(_port WCLK (posedge) (_code  87 WENABLE))
			(_port WD17 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38941
			(_port WD16 (posedge))
			(_port WCLK (posedge) (_code  88 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38942
			(_port WD16 (negedge))
			(_port WCLK (posedge) (_code  89 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38943
			(_port WCLK (posedge) (_code  90 WENABLE))
			(_port WD16 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38944
			(_port WCLK (posedge) (_code  91 WENABLE))
			(_port WD16 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38945
			(_port WD15 (posedge))
			(_port WCLK (posedge) (_code  92 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38946
			(_port WD15 (negedge))
			(_port WCLK (posedge) (_code  93 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38947
			(_port WCLK (posedge) (_code  94 WENABLE))
			(_port WD15 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38948
			(_port WCLK (posedge) (_code  95 WENABLE))
			(_port WD15 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38949
			(_port WD14 (posedge))
			(_port WCLK (posedge) (_code  96 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38950
			(_port WD14 (negedge))
			(_port WCLK (posedge) (_code  97 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38951
			(_port WCLK (posedge) (_code  98 WENABLE))
			(_port WD14 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38952
			(_port WCLK (posedge) (_code  99 WENABLE))
			(_port WD14 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38953
			(_port WD13 (posedge))
			(_port WCLK (posedge) (_code  100 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38954
			(_port WD13 (negedge))
			(_port WCLK (posedge) (_code  101 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38955
			(_port WCLK (posedge) (_code  102 WENABLE))
			(_port WD13 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38956
			(_port WCLK (posedge) (_code  103 WENABLE))
			(_port WD13 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38957
			(_port WD12 (posedge))
			(_port WCLK (posedge) (_code  104 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38958
			(_port WD12 (negedge))
			(_port WCLK (posedge) (_code  105 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38959
			(_port WCLK (posedge) (_code  106 WENABLE))
			(_port WD12 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38960
			(_port WCLK (posedge) (_code  107 WENABLE))
			(_port WD12 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38961
			(_port WD11 (posedge))
			(_port WCLK (posedge) (_code  108 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38962
			(_port WD11 (negedge))
			(_port WCLK (posedge) (_code  109 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38963
			(_port WCLK (posedge) (_code  110 WENABLE))
			(_port WD11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38964
			(_port WCLK (posedge) (_code  111 WENABLE))
			(_port WD11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38965
			(_port WD10 (posedge))
			(_port WCLK (posedge) (_code  112 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38966
			(_port WD10 (negedge))
			(_port WCLK (posedge) (_code  113 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38967
			(_port WCLK (posedge) (_code  114 WENABLE))
			(_port WD10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38968
			(_port WCLK (posedge) (_code  115 WENABLE))
			(_port WD10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38969
			(_port WD9 (posedge))
			(_port WCLK (posedge) (_code  116 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38970
			(_port WD9 (negedge))
			(_port WCLK (posedge) (_code  117 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38971
			(_port WCLK (posedge) (_code  118 WENABLE))
			(_port WD9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38972
			(_port WCLK (posedge) (_code  119 WENABLE))
			(_port WD9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38974
			(_port WD8 (posedge))
			(_port WCLK (posedge) (_code  120 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38975
			(_port WD8 (negedge))
			(_port WCLK (posedge) (_code  121 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38976
			(_port WCLK (posedge) (_code  122 WENABLE))
			(_port WD8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38977
			(_port WCLK (posedge) (_code  123 WENABLE))
			(_port WD8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38978
			(_port WD7 (posedge))
			(_port WCLK (posedge) (_code  124 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38979
			(_port WD7 (negedge))
			(_port WCLK (posedge) (_code  125 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38980
			(_port WCLK (posedge) (_code  126 WENABLE))
			(_port WD7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38981
			(_port WCLK (posedge) (_code  127 WENABLE))
			(_port WD7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38982
			(_port WD6 (posedge))
			(_port WCLK (posedge) (_code  128 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38983
			(_port WD6 (negedge))
			(_port WCLK (posedge) (_code  129 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38984
			(_port WCLK (posedge) (_code  130 WENABLE))
			(_port WD6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38985
			(_port WCLK (posedge) (_code  131 WENABLE))
			(_port WD6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38986
			(_port WD5 (posedge))
			(_port WCLK (posedge) (_code  132 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38987
			(_port WD5 (negedge))
			(_port WCLK (posedge) (_code  133 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38988
			(_port WCLK (posedge) (_code  134 WENABLE))
			(_port WD5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38989
			(_port WCLK (posedge) (_code  135 WENABLE))
			(_port WD5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38990
			(_port WD4 (posedge))
			(_port WCLK (posedge) (_code  136 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38991
			(_port WD4 (negedge))
			(_port WCLK (posedge) (_code  137 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38992
			(_port WCLK (posedge) (_code  138 WENABLE))
			(_port WD4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38993
			(_port WCLK (posedge) (_code  139 WENABLE))
			(_port WD4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38994
			(_port WD3 (posedge))
			(_port WCLK (posedge) (_code  140 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38995
			(_port WD3 (negedge))
			(_port WCLK (posedge) (_code  141 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38996
			(_port WCLK (posedge) (_code  142 WENABLE))
			(_port WD3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38997
			(_port WCLK (posedge) (_code  143 WENABLE))
			(_port WD3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38998
			(_port WD2 (posedge))
			(_port WCLK (posedge) (_code  144 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38999
			(_port WD2 (negedge))
			(_port WCLK (posedge) (_code  145 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39000
			(_port WCLK (posedge) (_code  146 WENABLE))
			(_port WD2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39001
			(_port WCLK (posedge) (_code  147 WENABLE))
			(_port WD2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39002
			(_port WD1 (posedge))
			(_port WCLK (posedge) (_code  148 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39003
			(_port WD1 (negedge))
			(_port WCLK (posedge) (_code  149 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39004
			(_port WCLK (posedge) (_code  150 WENABLE))
			(_port WD1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39005
			(_port WCLK (posedge) (_code  151 WENABLE))
			(_port WD1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39006
			(_port WD0 (posedge))
			(_port WCLK (posedge) (_code  152 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39007
			(_port WD0 (negedge))
			(_port WCLK (posedge) (_code  153 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39008
			(_port WCLK (posedge) (_code  154 WENABLE))
			(_port WD0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39009
			(_port WCLK (posedge) (_code  155 WENABLE))
			(_port WD0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39011
			(_port WEN (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39012
			(_port WEN (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39013
			(_port WCLK (posedge))
			(_port WEN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39014
			(_port WCLK (posedge))
			(_port WEN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 39016
			(_port RESET (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39017
			(_port RCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 39019
			(_port RESET (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39020
			(_port WCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 39022
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 39023
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 39024
			(_port RCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 39025
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 39026
			(_port WCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 20966 1268928149990 FIFO4K18
(_unit FIFO4K18
	(_specify
		(_specparam LibName string \proasic3l\)
		(_modpath parallel positive 0 39913
			(_port RCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel positive 0 39914
			(_port RCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 39915
			(_port RCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 39916
			(_port RCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 39917
			(_port RCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 39918
			(_port RCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 39919
			(_port RCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 39920
			(_port RCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 39921
			(_port RCLK in posedge)
			(_port RD8 out posedge)
			(_datain RD8 in posedge)
		)
		(_modpath parallel positive 0 39922
			(_port RCLK in posedge)
			(_port RD9 out posedge)
			(_datain RD9 in posedge)
		)
		(_modpath parallel positive 0 39923
			(_port RCLK in posedge)
			(_port RD10 out posedge)
			(_datain RD10 in posedge)
		)
		(_modpath parallel positive 0 39924
			(_port RCLK in posedge)
			(_port RD11 out posedge)
			(_datain RD11 in posedge)
		)
		(_modpath parallel positive 0 39925
			(_port RCLK in posedge)
			(_port RD12 out posedge)
			(_datain RD12 in posedge)
		)
		(_modpath parallel positive 0 39926
			(_port RCLK in posedge)
			(_port RD13 out posedge)
			(_datain RD13 in posedge)
		)
		(_modpath parallel positive 0 39927
			(_port RCLK in posedge)
			(_port RD14 out posedge)
			(_datain RD14 in posedge)
		)
		(_modpath parallel positive 0 39928
			(_port RCLK in posedge)
			(_port RD15 out posedge)
			(_datain RD15 in posedge)
		)
		(_modpath parallel positive 0 39929
			(_port RCLK in posedge)
			(_port RD16 out posedge)
			(_datain RD16 in posedge)
		)
		(_modpath parallel positive 0 39930
			(_port RCLK in posedge)
			(_port RD17 out posedge)
			(_datain RD17 in posedge)
		)
		(_modpath parallel positive 0 39932
			(_port RCLK in posedge)
			(_port EMPTY out posedge)
		)
		(_modpath parallel positive 0 39934
			(_code  19 AEMPTYP)
			(_port RCLK in posedge)
			(_port AEMPTY out posedge)
		)
		(_modpath parallel positive 0 39936
			(_code  20 NT*AFULLP)
			(_port RCLK in posedge)
			(_port AFULL out posedge)
		)
		(_modpath parallel positive 0 39939
			(_code  21 NT*AEMPTYP)
			(_port WCLK in posedge)
			(_port AEMPTY out posedge)
		)
		(_modpath parallel positive 0 39941
			(_code  22 AFULLP)
			(_port WCLK in posedge)
			(_port AFULL out posedge)
		)
		(_modpath parallel positive 0 39942
			(_port WCLK in posedge)
			(_port FULL out posedge)
		)
		(_modpath parallel positive 0 39944
			(_port RESET in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_modpath parallel positive 0 39945
			(_port RESET in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 39946
			(_port RESET in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 39947
			(_port RESET in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 39948
			(_port RESET in negedge)
			(_port RD4 out negedge)
			(_datain RD4 in negedge)
		)
		(_modpath parallel positive 0 39949
			(_port RESET in negedge)
			(_port RD5 out negedge)
			(_datain RD5 in negedge)
		)
		(_modpath parallel positive 0 39950
			(_port RESET in negedge)
			(_port RD6 out negedge)
			(_datain RD6 in negedge)
		)
		(_modpath parallel positive 0 39951
			(_port RESET in negedge)
			(_port RD7 out negedge)
			(_datain RD7 in negedge)
		)
		(_modpath parallel positive 0 39952
			(_port RESET in negedge)
			(_port RD8 out negedge)
			(_datain RD8 in negedge)
		)
		(_modpath parallel positive 0 39953
			(_port RESET in negedge)
			(_port RD9 out negedge)
			(_datain RD9 in negedge)
		)
		(_modpath parallel positive 0 39954
			(_port RESET in negedge)
			(_port RD10 out negedge)
			(_datain RD10 in negedge)
		)
		(_modpath parallel positive 0 39955
			(_port RESET in negedge)
			(_port RD11 out negedge)
			(_datain RD11 in negedge)
		)
		(_modpath parallel positive 0 39956
			(_port RESET in negedge)
			(_port RD12 out negedge)
			(_datain RD12 in negedge)
		)
		(_modpath parallel positive 0 39957
			(_port RESET in negedge)
			(_port RD13 out negedge)
			(_datain RD13 in negedge)
		)
		(_modpath parallel positive 0 39958
			(_port RESET in negedge)
			(_port RD14 out negedge)
			(_datain RD14 in negedge)
		)
		(_modpath parallel positive 0 39959
			(_port RESET in negedge)
			(_port RD15 out negedge)
			(_datain RD15 in negedge)
		)
		(_modpath parallel positive 0 39960
			(_port RESET in negedge)
			(_port RD16 out negedge)
			(_datain RD16 in negedge)
		)
		(_modpath parallel positive 0 39961
			(_port RESET in negedge)
			(_port RD17 out negedge)
			(_datain RD17 in negedge)
		)
		(_modpath parallel positive 0 39963
			(_port RESET in negedge)
			(_port EMPTY out negedge)
		)
		(_modpath parallel positive 0 39964
			(_port RESET in negedge)
			(_port AEMPTY out negedge)
		)
		(_modpath parallel positive 0 39965
			(_port RESET in negedge)
			(_port FULL out negedge)
		)
		(_modpath parallel positive 0 39966
			(_port RESET in negedge)
			(_port AFULL out negedge)
		)
		(_tchk setup 0 39968
			(_port WD17 (posedge))
			(_port WCLK (posedge) (_code  23 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39969
			(_port WD17 (negedge))
			(_port WCLK (posedge) (_code  24 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39970
			(_port WCLK (posedge) (_code  25 WENABLE))
			(_port WD17 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39971
			(_port WCLK (posedge) (_code  26 WENABLE))
			(_port WD17 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39972
			(_port WD16 (posedge))
			(_port WCLK (posedge) (_code  27 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39973
			(_port WD16 (negedge))
			(_port WCLK (posedge) (_code  28 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39974
			(_port WCLK (posedge) (_code  29 WENABLE))
			(_port WD16 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39975
			(_port WCLK (posedge) (_code  30 WENABLE))
			(_port WD16 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39976
			(_port WD15 (posedge))
			(_port WCLK (posedge) (_code  31 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39977
			(_port WD15 (negedge))
			(_port WCLK (posedge) (_code  32 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39978
			(_port WCLK (posedge) (_code  33 WENABLE))
			(_port WD15 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39979
			(_port WCLK (posedge) (_code  34 WENABLE))
			(_port WD15 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39980
			(_port WD14 (posedge))
			(_port WCLK (posedge) (_code  35 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39981
			(_port WD14 (negedge))
			(_port WCLK (posedge) (_code  36 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39982
			(_port WCLK (posedge) (_code  37 WENABLE))
			(_port WD14 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39983
			(_port WCLK (posedge) (_code  38 WENABLE))
			(_port WD14 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39984
			(_port WD13 (posedge))
			(_port WCLK (posedge) (_code  39 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39985
			(_port WD13 (negedge))
			(_port WCLK (posedge) (_code  40 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39986
			(_port WCLK (posedge) (_code  41 WENABLE))
			(_port WD13 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39987
			(_port WCLK (posedge) (_code  42 WENABLE))
			(_port WD13 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39988
			(_port WD12 (posedge))
			(_port WCLK (posedge) (_code  43 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39989
			(_port WD12 (negedge))
			(_port WCLK (posedge) (_code  44 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39990
			(_port WCLK (posedge) (_code  45 WENABLE))
			(_port WD12 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39991
			(_port WCLK (posedge) (_code  46 WENABLE))
			(_port WD12 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39992
			(_port WD11 (posedge))
			(_port WCLK (posedge) (_code  47 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39993
			(_port WD11 (negedge))
			(_port WCLK (posedge) (_code  48 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39994
			(_port WCLK (posedge) (_code  49 WENABLE))
			(_port WD11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39995
			(_port WCLK (posedge) (_code  50 WENABLE))
			(_port WD11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39996
			(_port WD10 (posedge))
			(_port WCLK (posedge) (_code  51 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39997
			(_port WD10 (negedge))
			(_port WCLK (posedge) (_code  52 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39998
			(_port WCLK (posedge) (_code  53 WENABLE))
			(_port WD10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39999
			(_port WCLK (posedge) (_code  54 WENABLE))
			(_port WD10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40000
			(_port WD9 (posedge))
			(_port WCLK (posedge) (_code  55 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40001
			(_port WD9 (negedge))
			(_port WCLK (posedge) (_code  56 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40002
			(_port WCLK (posedge) (_code  57 WENABLE))
			(_port WD9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40003
			(_port WCLK (posedge) (_code  58 WENABLE))
			(_port WD9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40005
			(_port WD8 (posedge))
			(_port WCLK (posedge) (_code  59 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40006
			(_port WD8 (negedge))
			(_port WCLK (posedge) (_code  60 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40007
			(_port WCLK (posedge) (_code  61 WENABLE))
			(_port WD8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40008
			(_port WCLK (posedge) (_code  62 WENABLE))
			(_port WD8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40009
			(_port WD7 (posedge))
			(_port WCLK (posedge) (_code  63 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40010
			(_port WD7 (negedge))
			(_port WCLK (posedge) (_code  64 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40011
			(_port WCLK (posedge) (_code  65 WENABLE))
			(_port WD7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40012
			(_port WCLK (posedge) (_code  66 WENABLE))
			(_port WD7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40013
			(_port WD6 (posedge))
			(_port WCLK (posedge) (_code  67 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40014
			(_port WD6 (negedge))
			(_port WCLK (posedge) (_code  68 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40015
			(_port WCLK (posedge) (_code  69 WENABLE))
			(_port WD6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40016
			(_port WCLK (posedge) (_code  70 WENABLE))
			(_port WD6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40017
			(_port WD5 (posedge))
			(_port WCLK (posedge) (_code  71 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40018
			(_port WD5 (negedge))
			(_port WCLK (posedge) (_code  72 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40019
			(_port WCLK (posedge) (_code  73 WENABLE))
			(_port WD5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40020
			(_port WCLK (posedge) (_code  74 WENABLE))
			(_port WD5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40021
			(_port WD4 (posedge))
			(_port WCLK (posedge) (_code  75 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40022
			(_port WD4 (negedge))
			(_port WCLK (posedge) (_code  76 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40023
			(_port WCLK (posedge) (_code  77 WENABLE))
			(_port WD4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40024
			(_port WCLK (posedge) (_code  78 WENABLE))
			(_port WD4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40025
			(_port WD3 (posedge))
			(_port WCLK (posedge) (_code  79 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40026
			(_port WD3 (negedge))
			(_port WCLK (posedge) (_code  80 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40027
			(_port WCLK (posedge) (_code  81 WENABLE))
			(_port WD3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40028
			(_port WCLK (posedge) (_code  82 WENABLE))
			(_port WD3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40029
			(_port WD2 (posedge))
			(_port WCLK (posedge) (_code  83 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40030
			(_port WD2 (negedge))
			(_port WCLK (posedge) (_code  84 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40031
			(_port WCLK (posedge) (_code  85 WENABLE))
			(_port WD2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40032
			(_port WCLK (posedge) (_code  86 WENABLE))
			(_port WD2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40033
			(_port WD1 (posedge))
			(_port WCLK (posedge) (_code  87 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40034
			(_port WD1 (negedge))
			(_port WCLK (posedge) (_code  88 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40035
			(_port WCLK (posedge) (_code  89 WENABLE))
			(_port WD1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40036
			(_port WCLK (posedge) (_code  90 WENABLE))
			(_port WD1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40037
			(_port WD0 (posedge))
			(_port WCLK (posedge) (_code  91 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40038
			(_port WD0 (negedge))
			(_port WCLK (posedge) (_code  92 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40039
			(_port WCLK (posedge) (_code  93 WENABLE))
			(_port WD0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40040
			(_port WCLK (posedge) (_code  94 WENABLE))
			(_port WD0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40042
			(_port WEN (posedge))
			(_port WCLK (posedge) (_code  95 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40043
			(_port WEN (negedge))
			(_port WCLK (posedge) (_code  96 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40044
			(_port WCLK (posedge) (_code  97 RESET))
			(_port WEN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40045
			(_port WCLK (posedge) (_code  98 RESET))
			(_port WEN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40046
			(_port WBLK (posedge))
			(_port WCLK (posedge) (_code  99 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40047
			(_port WBLK (negedge))
			(_port WCLK (posedge) (_code  100 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40048
			(_port WCLK (posedge) (_code  101 RESET))
			(_port WBLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40049
			(_port WCLK (posedge) (_code  102 RESET))
			(_port WBLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40051
			(_port FSTOP (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40052
			(_port FSTOP (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40053
			(_port WCLK (posedge))
			(_port FSTOP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40054
			(_port WCLK (posedge))
			(_port FSTOP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40056
			(_port WW2 (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40057
			(_port WW2 (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40058
			(_port WCLK (posedge))
			(_port WW2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40059
			(_port WCLK (posedge))
			(_port WW2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40060
			(_port WW1 (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40061
			(_port WW1 (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40062
			(_port WCLK (posedge))
			(_port WW1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40063
			(_port WCLK (posedge))
			(_port WW1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40064
			(_port WW0 (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40065
			(_port WW0 (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40066
			(_port WCLK (posedge))
			(_port WW0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40067
			(_port WCLK (posedge))
			(_port WW0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40069
			(_port REN (posedge))
			(_port RCLK (posedge) (_code  103 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40070
			(_port REN (negedge))
			(_port RCLK (posedge) (_code  104 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40071
			(_port RCLK (posedge) (_code  105 RESET))
			(_port REN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40072
			(_port RCLK (posedge) (_code  106 RESET))
			(_port REN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40073
			(_port RBLK (posedge))
			(_port RCLK (posedge) (_code  107 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40074
			(_port RBLK (negedge))
			(_port RCLK (posedge) (_code  108 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40075
			(_port RCLK (posedge) (_code  109 RESET))
			(_port RBLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40076
			(_port RCLK (posedge) (_code  110 RESET))
			(_port RBLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40078
			(_port ESTOP (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40079
			(_port ESTOP (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40080
			(_port RCLK (posedge))
			(_port ESTOP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40081
			(_port RCLK (posedge))
			(_port ESTOP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40083
			(_port RW2 (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40084
			(_port RW2 (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40085
			(_port RCLK (posedge))
			(_port RW2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40086
			(_port RCLK (posedge))
			(_port RW2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40087
			(_port RW1 (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40088
			(_port RW1 (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40089
			(_port RCLK (posedge))
			(_port RW1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40090
			(_port RCLK (posedge))
			(_port RW1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40091
			(_port RW0 (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40092
			(_port RW0 (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40093
			(_port RCLK (posedge))
			(_port RW0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40094
			(_port RCLK (posedge))
			(_port RW0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40096
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40097
			(_port WCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40098
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40099
			(_port RCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 40101
			(_port RESET (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 40102
			(_port RESET (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40103
			(_port WCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40104
			(_port RCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40106
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 4147 1268928150069 UFROM
(_unit UFROM
	(_specify
		(_specparam PATHPULSE$CLK$DO7 real 0.1)
		(_specparam PATHPULSE$CLK$DO6 real 0.1)
		(_specparam PATHPULSE$CLK$DO5 real 0.1)
		(_specparam PATHPULSE$CLK$DO4 real 0.1)
		(_specparam PATHPULSE$CLK$DO3 real 0.1)
		(_specparam PATHPULSE$CLK$DO2 real 0.1)
		(_specparam PATHPULSE$CLK$DO1 real 0.1)
		(_specparam PATHPULSE$CLK$DO0 real 0.1)
		(_tchk setup 0 40251
			(_port ADDR6 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40252
			(_port ADDR6 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40253
			(_port CLK (posedge))
			(_port ADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40254
			(_port CLK (posedge))
			(_port ADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40256
			(_port ADDR5 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40257
			(_port ADDR5 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40258
			(_port CLK (posedge))
			(_port ADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40259
			(_port CLK (posedge))
			(_port ADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40261
			(_port ADDR4 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40262
			(_port ADDR4 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40263
			(_port CLK (posedge))
			(_port ADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40264
			(_port CLK (posedge))
			(_port ADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40266
			(_port ADDR3 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40267
			(_port ADDR3 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40268
			(_port CLK (posedge))
			(_port ADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40269
			(_port CLK (posedge))
			(_port ADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40271
			(_port ADDR2 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40272
			(_port ADDR2 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40273
			(_port CLK (posedge))
			(_port ADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40274
			(_port CLK (posedge))
			(_port ADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40276
			(_port ADDR1 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40277
			(_port ADDR1 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40278
			(_port CLK (posedge))
			(_port ADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40279
			(_port CLK (posedge))
			(_port ADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40281
			(_port ADDR0 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40282
			(_port ADDR0 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40283
			(_port CLK (posedge))
			(_port ADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40284
			(_port CLK (posedge))
			(_port ADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40288
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40289
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 40293
			(_port CLK in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 40294
			(_port CLK in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 40295
			(_port CLK in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 40296
			(_port CLK in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 40297
			(_port CLK in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 40298
			(_port CLK in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 40299
			(_port CLK in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 40300
			(_port CLK in )
			(_port DO0 out )
		)
	)
)
V 000038 56 4148 1268928150147 UFROMH
(_unit UFROMH
	(_specify
		(_specparam PATHPULSE$CLK$DO7 real 0.1)
		(_specparam PATHPULSE$CLK$DO6 real 0.1)
		(_specparam PATHPULSE$CLK$DO5 real 0.1)
		(_specparam PATHPULSE$CLK$DO4 real 0.1)
		(_specparam PATHPULSE$CLK$DO3 real 0.1)
		(_specparam PATHPULSE$CLK$DO2 real 0.1)
		(_specparam PATHPULSE$CLK$DO1 real 0.1)
		(_specparam PATHPULSE$CLK$DO0 real 0.1)
		(_tchk setup 0 40454
			(_port ADDR6 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40455
			(_port ADDR6 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40456
			(_port CLK (posedge))
			(_port ADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40457
			(_port CLK (posedge))
			(_port ADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40459
			(_port ADDR5 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40460
			(_port ADDR5 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40461
			(_port CLK (posedge))
			(_port ADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40462
			(_port CLK (posedge))
			(_port ADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40464
			(_port ADDR4 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40465
			(_port ADDR4 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40466
			(_port CLK (posedge))
			(_port ADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40467
			(_port CLK (posedge))
			(_port ADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40469
			(_port ADDR3 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40470
			(_port ADDR3 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40471
			(_port CLK (posedge))
			(_port ADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40472
			(_port CLK (posedge))
			(_port ADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40474
			(_port ADDR2 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40475
			(_port ADDR2 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40476
			(_port CLK (posedge))
			(_port ADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40477
			(_port CLK (posedge))
			(_port ADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40479
			(_port ADDR1 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40480
			(_port ADDR1 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40481
			(_port CLK (posedge))
			(_port ADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40482
			(_port CLK (posedge))
			(_port ADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40484
			(_port ADDR0 (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40485
			(_port ADDR0 (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40486
			(_port CLK (posedge))
			(_port ADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40487
			(_port CLK (posedge))
			(_port ADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40491
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40492
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 40496
			(_port CLK in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 40497
			(_port CLK in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 40498
			(_port CLK in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 40499
			(_port CLK in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 40500
			(_port CLK in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 40501
			(_port CLK in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 40502
			(_port CLK in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 40503
			(_port CLK in )
			(_port DO0 out )
		)
	)
)
V 000039 56 217 1268928150725 CLKDLYIO
(_unit CLKDLYIO
	(_specify
		(_specparam tpdLH_CLK_to_GL integer (100 100 100))
		(_specparam tpdHL_CLK_to_GL integer (100 100 100))
		(_modpath parallel unknown 0 40955
			(_port CLK in )
			(_port GL out )
		)
	)
)
V 000040 56 218 1268928150773 CLKDLYINT
(_unit CLKDLYINT
	(_specify
		(_specparam tpdLH_CLK_to_GL integer (100 100 100))
		(_specparam tpdHL_CLK_to_GL integer (100 100 100))
		(_modpath parallel unknown 0 41027
			(_port CLK in )
			(_port GL out )
		)
	)
)
V 000035 56 1348 1268928151053 PLL
(_unit PLL
	(_specify
		(_modpath parallel unknown 0 42952
			(_port CLKA in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 42953
			(_port EXTFB in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 42954
			(_port POWERDOWN in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 42956
			(_port CLKA in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 42957
			(_port EXTFB in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 42958
			(_port POWERDOWN in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 42960
			(_port CLKA in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 42961
			(_port EXTFB in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 42962
			(_port POWERDOWN in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 42964
			(_port CLKA in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 42965
			(_port EXTFB in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 42966
			(_port POWERDOWN in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 42968
			(_port CLKA in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 42969
			(_port EXTFB in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 42970
			(_port POWERDOWN in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 42972
			(_port CLKA in )
			(_port LOCK out )
		)
	)
)
V 000038 56 2783 1268928151131 DYNCCC
(_unit DYNCCC
	(_specify
		(_specparam LibName string \proasic3l\)
		(_modpath parallel unknown 0 43501
			(_port CLKA in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 43502
			(_port EXTFB in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 43503
			(_port POWERDOWN in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 43505
			(_port CLKA in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 43506
			(_port EXTFB in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 43507
			(_port POWERDOWN in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 43509
			(_port CLKA in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 43510
			(_port EXTFB in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 43511
			(_port POWERDOWN in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 43513
			(_port CLKA in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 43514
			(_port EXTFB in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 43515
			(_port POWERDOWN in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 43517
			(_port CLKA in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 43518
			(_port EXTFB in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 43519
			(_port POWERDOWN in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 43521
			(_port CLKA in )
			(_port LOCK out )
		)
		(_modpath parallel positive 0 43527
			(_port SCLK in posedge)
			(_port SDOUT out posedge)
			(_datain SDOUT in posedge)
		)
		(_tchk setup 0 43531
			(_port SDIN (posedge))
			(_port SCLK (posedge) (_code  4 SSHIFT))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43532
			(_port SDIN (negedge))
			(_port SCLK (posedge) (_code  5 SSHIFT))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43533
			(_port SCLK (posedge) (_code  6 SSHIFT))
			(_port SDIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43534
			(_port SCLK (posedge) (_code  7 SSHIFT))
			(_port SDIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43538
			(_port SSHIFT (posedge))
			(_port SCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43539
			(_port SSHIFT (negedge))
			(_port SCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43540
			(_port SCLK (posedge))
			(_port SSHIFT (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43541
			(_port SCLK (posedge))
			(_port SSHIFT (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 43545
			(_port SUPDATE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 43546
			(_port SUPDATE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 43547
			(_port SCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 43548
			(_port SCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 5349 1268928151178 UJTAG
(_unit UJTAG
	(_specify
		(_specparam LibName string \proasic3l\)
		(_modpath parallel positive 0 43718
			(_port TCK in negedge)
			(_port UIREG0 out negedge)
			(_datain UIREG0 in negedge)
		)
		(_modpath parallel positive 0 43719
			(_port TCK in negedge)
			(_port UIREG1 out negedge)
			(_datain UIREG1 in negedge)
		)
		(_modpath parallel positive 0 43720
			(_port TCK in negedge)
			(_port UIREG2 out negedge)
			(_datain UIREG2 in negedge)
		)
		(_modpath parallel positive 0 43721
			(_port TCK in negedge)
			(_port UIREG3 out negedge)
			(_datain UIREG3 in negedge)
		)
		(_modpath parallel positive 0 43722
			(_port TCK in negedge)
			(_port UIREG4 out negedge)
			(_datain UIREG4 in negedge)
		)
		(_modpath parallel positive 0 43723
			(_port TCK in negedge)
			(_port UIREG5 out negedge)
			(_datain UIREG5 in negedge)
		)
		(_modpath parallel positive 0 43724
			(_port TCK in negedge)
			(_port UIREG6 out negedge)
			(_datain UIREG6 in negedge)
		)
		(_modpath parallel positive 0 43725
			(_port TCK in negedge)
			(_port UIREG7 out negedge)
			(_datain UIREG7 in negedge)
		)
		(_modpath parallel positive 0 43727
			(_port TCK in posedge)
			(_port UDRCK out posedge)
		)
		(_modpath parallel positive 0 43728
			(_port TCK in negedge)
			(_port UDRCK out negedge)
		)
		(_modpath parallel positive 0 43730
			(_port TDI in posedge)
			(_port UTDI out posedge)
		)
		(_modpath parallel positive 0 43731
			(_port TDI in negedge)
			(_port UTDI out negedge)
		)
		(_modpath parallel positive 0 43733
			(_port TCK in negedge)
			(_port URSTB out negedge)
			(_datain URSTB in negedge)
		)
		(_modpath parallel positive 0 43734
			(_port TCK in negedge)
			(_port UDRSH out negedge)
			(_datain UDRSH in negedge)
		)
		(_modpath parallel positive 0 43735
			(_port TCK in negedge)
			(_port UDRCAP out negedge)
			(_datain UDRCAP in negedge)
		)
		(_modpath parallel positive 0 43736
			(_port TCK in negedge)
			(_port UDRUPD out negedge)
			(_datain UDRUPD in negedge)
		)
		(_modpath parallel positive 0 43738
			(_port TCK in negedge)
			(_port TDO out negedge)
			(_datain TDO in negedge)
		)
		(_modpath parallel positive 0 43740
			(_port TRSTB in negedge)
			(_port UIREG0 out negedge)
		)
		(_modpath parallel positive 0 43741
			(_port TRSTB in negedge)
			(_port UIREG1 out negedge)
		)
		(_modpath parallel positive 0 43742
			(_port TRSTB in negedge)
			(_port UIREG2 out negedge)
		)
		(_modpath parallel positive 0 43743
			(_port TRSTB in negedge)
			(_port UIREG3 out negedge)
		)
		(_modpath parallel positive 0 43744
			(_port TRSTB in negedge)
			(_port UIREG4 out negedge)
		)
		(_modpath parallel positive 0 43745
			(_port TRSTB in negedge)
			(_port UIREG5 out negedge)
		)
		(_modpath parallel positive 0 43746
			(_port TRSTB in negedge)
			(_port UIREG6 out negedge)
		)
		(_modpath parallel positive 0 43747
			(_port TRSTB in negedge)
			(_port UIREG7 out negedge)
		)
		(_modpath parallel positive 0 43749
			(_port TRSTB in negedge)
			(_port URSTB out negedge)
		)
		(_modpath parallel positive 0 43750
			(_port TRSTB in negedge)
			(_port UDRSH out negedge)
		)
		(_modpath parallel positive 0 43751
			(_port TRSTB in negedge)
			(_port UDRCAP out negedge)
		)
		(_modpath parallel positive 0 43752
			(_port TRSTB in negedge)
			(_port UDRUPD out negedge)
		)
		(_modpath parallel positive 0 43754
			(_port TRSTB in negedge)
			(_port TDO out negedge)
		)
		(_tchk setup 0 43756
			(_port TDI (posedge))
			(_port TCK (posedge) (_code  8 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43757
			(_port TDI (negedge))
			(_port TCK (posedge) (_code  9 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43758
			(_port TCK (posedge) (_code  10 TRSTB))
			(_port TDI (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43759
			(_port TCK (posedge) (_code  11 TRSTB))
			(_port TDI (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43761
			(_port TMS (posedge))
			(_port TCK (posedge) (_code  12 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43762
			(_port TMS (negedge))
			(_port TCK (posedge) (_code  13 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43763
			(_port TCK (posedge) (_code  14 TRSTB))
			(_port TMS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43764
			(_port TCK (posedge) (_code  15 TRSTB))
			(_port TMS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43766
			(_port UTDO (posedge))
			(_port TCK (negedge) (_code  16 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43767
			(_port UTDO (negedge))
			(_port TCK (negedge) (_code  17 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43768
			(_port TCK (negedge) (_code  18 TRSTB))
			(_port UTDO (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43769
			(_port TCK (negedge) (_code  19 TRSTB))
			(_port UTDO (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 43771
			(_port TRSTB (posedge))
			(_port TCK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43772
			(_port TCK (posedge))
			(_port TRSTB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 43774
			(_port TRSTB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 43775
			(_port TCK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 43776
			(_port TCK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1059 1268928151350 PLL_DLY_SDF
(_unit PLL_DLY_SDF
	(_specify
		(_specparam PATHPULSE$GLAIN$GLA real 0.0)
		(_specparam PATHPULSE$GLBIN$GLB real 0.0)
		(_specparam PATHPULSE$GLCIN$GLC real 0.0)
		(_specparam PATHPULSE$YBIN$YB real 0.0)
		(_specparam PATHPULSE$YCIN$YC real 0.0)
		(_specparam PATHPULSE$LOCKIN$LOCK real 0.0)
		(_specparam PATHPULSE$VCOIN$PLLOUT real 0.0)
		(_specparam PATHPULSE$EXTFBIN$EXTFBOUT real 0.0)
		(_modpath parallel unknown 0 44892
			(_port GLAIN in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 44895
			(_port GLBIN in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 44898
			(_port GLCIN in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 44901
			(_port YBIN in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 44904
			(_port YCIN in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 44907
			(_port LOCKIN in )
			(_port LOCK out )
		)
		(_modpath parallel unknown 0 44910
			(_port VCOIN in )
			(_port PLLOUT out )
		)
		(_modpath parallel unknown 0 44913
			(_port EXTFBIN in )
			(_port EXTFBOUT out )
		)
	)
)
