// Seed: 5961084
module module_0 (
    input wire id_0,
    output wand id_1,
    output tri0 id_2,
    input tri id_3,
    input tri id_4,
    input supply1 id_5,
    output uwire id_6,
    input supply1 id_7,
    output uwire id_8,
    input uwire id_9,
    input supply1 id_10,
    input wand id_11,
    output uwire id_12,
    input wand id_13,
    output wand id_14,
    output tri id_15,
    input uwire id_16
);
  parameter id_18 = -1'b0;
  assign id_8 = id_13.id_5;
  wire id_19, id_20;
  wire id_21;
endmodule
program module_1 (
    output logic id_0,
    input  tri0  id_1,
    output uwire id_2
);
  always_latch id_0 = 1;
  assign id_2 = id_1;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.id_5 = 0;
  wire id_4, id_5;
endprogram
