<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p9/procedures/xml/error_info/p9_hcd_cache_stopclocks_errors.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2015,2017                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- Error definitions for p9_hcd_cache_startclocks procedures -->
<hwpErrors>
  <!-- ********************************************************************* -->
  <hwpError>
    <rc>RC_PMPROC_CACHECLKSYNCDROP_TIMEOUT</rc>
    <description>
        L2 EXs clock sync done drop timed out.
    </description>
    <ffdc>EQPPMQACSR</ffdc>
  </hwpError>
  <!-- ********************************************************************* -->
  <hwpError>
    <rc>RC_PMPROC_CACHECLKSTOP_FAILED</rc>
    <description>
        cache clock stop failed.
    </description>
    <ffdc>EQCLKSTAT</ffdc>
  </hwpError>
  <!-- ********************************************************************* -->
  <hwpError>
    <rc>RC_PMPROC_CACHECLKSTOP_TIMEOUT</rc>
    <description>
        cache clock stop timed out.
    </description>
    <ffdc>EQCPLTSTAT</ffdc>
  </hwpError>
  <!-- ********************************************************************* -->
  <hwpError>
    <rc>RC_QPPM_QCCR_PB_PURGE_DONE_LVL_TIMEOUT</rc>
    <description>
    A timeout occured while waiting for Acknowledgement from 
    Powerbus that the buffers are empty and can safely be
    fenced and clocked off
    </description>
    <ffdc>TARGET</ffdc>
    <ffdc>EQPPMQCCR</ffdc>
  </hwpError>
  <!-- ********************************************************************* -->
</hwpErrors>
