
;; Function check_thread_list (check_thread_list, funcdef_no=46, decl_uid=8774, cgraph_uid=46, symbol_order=48)

Partition 1: size 8 align 8
	ofs
Partition 0: size 8 align 8
	next

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14
Edge 2->14 redirected to 19
Edge 5->14 redirected to 20


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 98.
Merging block 20 into block 19...
Merged blocks 19 and 20.
Merged 19 and 20 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 12 NOTE_INSN_DELETED)
(note 12 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 12 3 2 (set (reg/v/f:DI 110 [ th ])
        (reg:DI 5 di [ th ])) td_thr_validate.c:25 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:DI 111 [ head ])
        (reg:DI 4 si [ head ])) td_thr_validate.c:25 -1
     (nil))
(insn 4 3 5 2 (set (reg/v/f:DI 112 [ uninit ])
        (reg:DI 1 dx [ uninit ])) td_thr_validate.c:25 -1
     (nil))
(note 5 4 14 2 NOTE_INSN_FUNCTION_BEG)
(insn 14 5 15 2 (set (reg/f:DI 88 [ D.8878 ])
        (mem/f:DI (reg/v/f:DI 110 [ th ]) [2 th_6(D)->th_ta_p+0 S8 A64])) td_thr_validate.c:29 -1
     (nil))
(insn 15 14 16 2 (parallel [
            (set (reg:DI 113)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_validate.c:29 -1
     (nil))
(insn 16 15 17 2 (parallel [
            (set (reg:DI 114 [ D.8879 ])
                (plus:DI (reg/f:DI 88 [ D.8878 ])
                    (const_int 188 [0xbc])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_validate.c:29 -1
     (nil))
(insn 17 16 18 2 (set (reg:DI 38 r9)
        (reg:DI 113)) td_thr_validate.c:29 -1
     (nil))
(insn 18 17 19 2 (set (reg:DI 37 r8)
        (reg/v/f:DI 111 [ head ])) td_thr_validate.c:29 -1
     (nil))
(insn 19 18 20 2 (set (reg:DI 2 cx)
        (const_int 0 [0])) td_thr_validate.c:29 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 1 dx)
        (const_int 15 [0xf])) td_thr_validate.c:29 -1
     (nil))
(insn 21 20 22 2 (set (reg:DI 4 si)
        (reg:DI 114 [ D.8879 ])) td_thr_validate.c:29 -1
     (nil))
(insn 22 21 23 2 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.8878 ])) td_thr_validate.c:29 -1
     (nil))
(call_insn 23 22 24 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_td_fetch_value") [flags 0x43]  <function_decl 0x2b1addf171b0 _td_fetch_value>) [0 _td_fetch_value S1 A8])
            (const_int 0 [0]))) td_thr_validate.c:29 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_td_fetch_value") [flags 0x43]  <function_decl 0x2b1addf171b0 _td_fetch_value>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 24 23 25 2 (set (reg/v:SI 91 [ err ])
        (reg:SI 0 ax)) td_thr_validate.c:29 -1
     (nil))
(insn 25 24 26 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 91 [ err ])
            (const_int 0 [0]))) td_thr_validate.c:30 -1
     (nil))
(jump_insn 26 25 27 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 108)
            (pc))) td_thr_validate.c:30 612 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 108)
(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])) [2 next+0 S8 A64])
            (const_int 0 [0]))) td_thr_validate.c:32 -1
     (nil))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 34)
            (pc))) td_thr_validate.c:32 -1
     (int_list:REG_BR_PROB 5327 (nil))
 -> 34)
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 6 5 (set (mem:QI (reg/v/f:DI 112 [ uninit ]) [3 *uninit_14(D)+0 S1 A8])
        (const_int 1 [0x1])) td_thr_validate.c:34 -1
     (nil))
(insn 6 31 32 5 (set (reg:SI 87 [ D.8877 ])
        (const_int 2 [0x2])) td_thr_validate.c:35 -1
     (nil))
(jump_insn 32 6 33 5 (set (pc)
        (label_ref 95)) td_thr_validate.c:35 -1
     (nil)
 -> 95)
(barrier 33 32 34)
(code_label 34 33 35 6 3 "" [1 uses])
(note 35 34 36 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 6 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [2 ofs+0 S8 A64])
        (const_int 0 [0])) td_thr_validate.c:37 -1
     (nil))
(insn 37 36 38 6 (set (reg/f:DI 93 [ D.8878 ])
        (mem/f:DI (reg/v/f:DI 110 [ th ]) [2 th_6(D)->th_ta_p+0 S8 A64])) td_thr_validate.c:37 -1
     (nil))
(insn 38 37 39 6 (parallel [
            (set (reg:DI 115)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_validate.c:37 -1
     (nil))
(insn 39 38 40 6 (parallel [
            (set (reg:DI 116 [ D.8879 ])
                (plus:DI (reg/f:DI 93 [ D.8878 ])
                    (const_int 28 [0x1c])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_validate.c:37 -1
     (nil))
(insn 40 39 41 6 (set (reg:DI 37 r8)
        (reg:DI 115)) td_thr_validate.c:37 -1
     (nil))
(insn 41 40 42 6 (set (reg:DI 2 cx)
        (const_int 0 [0])) td_thr_validate.c:37 -1
     (nil))
(insn 42 41 43 6 (set (reg:SI 1 dx)
        (const_int 1 [0x1])) td_thr_validate.c:37 -1
     (nil))
(insn 43 42 44 6 (set (reg:DI 4 si)
        (reg:DI 116 [ D.8879 ])) td_thr_validate.c:37 -1
     (nil))
(insn 44 43 45 6 (set (reg:DI 5 di)
        (reg/f:DI 93 [ D.8878 ])) td_thr_validate.c:37 -1
     (nil))
(call_insn 45 44 46 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_td_locate_field") [flags 0x43]  <function_decl 0x2b1addf170d8 _td_locate_field>) [0 _td_locate_field S1 A8])
            (const_int 0 [0]))) td_thr_validate.c:37 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_td_locate_field") [flags 0x43]  <function_decl 0x2b1addf170d8 _td_locate_field>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
(insn 46 45 47 6 (set (reg/v:SI 96 [ err ])
        (reg:SI 0 ax)) td_thr_validate.c:37 -1
     (nil))
(insn 47 46 48 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 96 [ err ])
            (const_int 0 [0]))) td_thr_validate.c:40 -1
     (nil))
(jump_insn 48 47 49 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 112)
            (pc))) td_thr_validate.c:40 612 {*jcc_1}
     (int_list:REG_BR_PROB 0 (nil))
 -> 112)
(note 49 48 50 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 7 (set (reg/f:DI 95 [ D.8881 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [2 next+0 S8 A64])) td_thr_validate.c:42 -1
     (nil))
(insn 51 50 52 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 111 [ head ])
            (reg/f:DI 95 [ D.8881 ]))) td_thr_validate.c:42 -1
     (nil))
(jump_insn 52 51 66 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) td_thr_validate.c:42 -1
     (int_list:REG_BR_PROB 9700 (nil))
 -> 56)
(code_label 66 52 53 8 6 "" [1 uses])
(note 53 66 8 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 8 53 54 8 (set (reg:SI 87 [ D.8877 ])
        (const_int 2 [0x2])) td_thr_validate.c:43 -1
     (nil))
(jump_insn 54 8 55 8 (set (pc)
        (label_ref 95)) td_thr_validate.c:42 -1
     (nil)
 -> 95)
(barrier 55 54 56)
(code_label 56 55 57 9 4 "" [1 uses])
(note 57 56 58 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 58 57 59 9 (parallel [
            (set (reg:DI 117 [ D.8881 ])
                (minus:DI (reg/f:DI 95 [ D.8881 ])
                    (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -8 [0xfffffffffffffff8])) [2 ofs+0 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_validate.c:45 -1
     (nil))
(insn 59 58 60 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:DI (plus:DI (reg/v/f:DI 110 [ th ])
                    (const_int 8 [0x8])) [2 th_6(D)->th_unique+0 S8 A64])
            (reg:DI 117 [ D.8881 ]))) td_thr_validate.c:45 -1
     (nil))
(jump_insn 60 59 70 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) td_thr_validate.c:45 -1
     (int_list:REG_BR_PROB 9700 (nil))
 -> 77)
(code_label 70 60 61 10 7 "" [1 uses])
(note 61 70 7 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 7 61 62 10 (set (reg:SI 87 [ D.8877 ])
        (const_int 0 [0])) td_thr_validate.c:46 -1
     (nil))
(jump_insn 62 7 63 10 (set (pc)
        (label_ref 95)) td_thr_validate.c:45 -1
     (nil)
 -> 95)
(barrier 63 62 92)
(code_label 92 63 64 11 9 "" [1 uses])
(note 64 92 65 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 67 11 (set (reg/f:DI 95 [ D.8881 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [2 next+0 S8 A64])) td_thr_validate.c:42 -1
     (nil))
(insn 67 65 68 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 111 [ head ])
            (reg/f:DI 95 [ D.8881 ]))) td_thr_validate.c:42 -1
     (nil))
(jump_insn 68 67 69 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) td_thr_validate.c:42 -1
     (int_list:REG_BR_PROB 300 (nil))
 -> 66)
(note 69 68 71 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 71 69 72 12 (parallel [
            (set (reg:DI 118 [ D.8881 ])
                (minus:DI (reg/f:DI 95 [ D.8881 ])
                    (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -8 [0xfffffffffffffff8])) [2 ofs+0 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_validate.c:45 -1
     (nil))
(insn 72 71 73 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:DI (plus:DI (reg/v/f:DI 110 [ th ])
                    (const_int 8 [0x8])) [2 th_6(D)->th_unique+0 S8 A64])
            (reg:DI 118 [ D.8881 ]))) td_thr_validate.c:45 -1
     (nil))
(jump_insn 73 72 76 12 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 70)
            (pc))) td_thr_validate.c:45 -1
     (int_list:REG_BR_PROB 300 (nil))
 -> 70)
(note 76 73 74 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(jump_insn 74 76 75 13 (set (pc)
        (label_ref 79)) -1
     (nil)
 -> 79)
(barrier 75 74 77)
(code_label 77 75 78 14 5 "" [1 uses])
(note 78 77 79 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(code_label 79 78 80 15 8 "" [1 uses])
(note 80 79 81 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 81 80 82 15 (set (reg/f:DI 102 [ D.8878 ])
        (mem/f:DI (reg/v/f:DI 110 [ th ]) [2 th_6(D)->th_ta_p+0 S8 A64])) td_thr_validate.c:48 -1
     (nil))
(insn 82 81 83 15 (parallel [
            (set (reg:DI 119)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_validate.c:48 -1
     (nil))
(insn 83 82 84 15 (parallel [
            (set (reg:DI 120 [ D.8879 ])
                (plus:DI (reg/f:DI 102 [ D.8878 ])
                    (const_int 188 [0xbc])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_validate.c:48 -1
     (nil))
(insn 84 83 85 15 (set (reg:DI 38 r9)
        (reg:DI 119)) td_thr_validate.c:48 -1
     (nil))
(insn 85 84 86 15 (set (reg:DI 37 r8)
        (reg/f:DI 95 [ D.8881 ])) td_thr_validate.c:48 -1
     (nil))
(insn 86 85 87 15 (set (reg:DI 2 cx)
        (const_int 0 [0])) td_thr_validate.c:48 -1
     (nil))
(insn 87 86 88 15 (set (reg:SI 1 dx)
        (const_int 15 [0xf])) td_thr_validate.c:48 -1
     (nil))
(insn 88 87 89 15 (set (reg:DI 4 si)
        (reg:DI 120 [ D.8879 ])) td_thr_validate.c:48 -1
     (nil))
(insn 89 88 90 15 (set (reg:DI 5 di)
        (reg/f:DI 102 [ D.8878 ])) td_thr_validate.c:48 -1
     (nil))
(call_insn 90 89 91 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_td_fetch_value") [flags 0x43]  <function_decl 0x2b1addf171b0 _td_fetch_value>) [0 _td_fetch_value S1 A8])
            (const_int 0 [0]))) td_thr_validate.c:48 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_td_fetch_value") [flags 0x43]  <function_decl 0x2b1addf171b0 _td_fetch_value>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 91 90 93 15 (set (reg/v:SI 104 [ err ])
        (reg:SI 0 ax)) td_thr_validate.c:48 -1
     (nil))
(insn 93 91 94 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 104 [ err ])
            (const_int 0 [0]))) td_thr_validate.c:40 -1
     (nil))
(jump_insn 94 93 104 15 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) td_thr_validate.c:40 -1
     (int_list:REG_BR_PROB 10000 (nil))
 -> 92)
(note 104 94 10 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 10 104 105 16 (set (reg:SI 87 [ D.8877 ])
        (reg/v:SI 104 [ err ])) td_thr_validate.c:48 -1
     (nil))
(jump_insn 105 10 106 16 (set (pc)
        (label_ref 95)) -1
     (nil)
 -> 95)
(barrier 106 105 108)
(code_label 108 106 107 17 10 "" [1 uses])
(note 107 108 9 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 9 107 109 17 (set (reg:SI 87 [ D.8877 ])
        (reg/v:SI 91 [ err ])) -1
     (nil))
(jump_insn 109 9 110 17 (set (pc)
        (label_ref 95)) -1
     (nil)
 -> 95)
(barrier 110 109 112)
(code_label 112 110 111 18 11 "" [1 uses])
(note 111 112 11 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 11 111 95 18 (set (reg:SI 87 [ D.8877 ])
        (reg/v:SI 96 [ err ])) td_thr_validate.c:40 -1
     (nil))
(code_label 95 11 96 19 2 "" [5 uses])
(note 96 95 97 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 101 19 (set (reg:SI 109 [ <retval> ])
        (reg:SI 87 [ D.8877 ])) -1
     (nil))
(insn 101 97 102 19 (set (reg/i:SI 0 ax)
        (reg:SI 109 [ <retval> ])) td_thr_validate.c:52 -1
     (nil))
(insn 102 101 0 19 (use (reg/i:SI 0 ax)) td_thr_validate.c:52 -1
     (nil))

;; Function td_thr_validate (td_thr_validate, funcdef_no=47, decl_uid=5918, cgraph_uid=47, symbol_order=49)

Partition 1: size 8 align 8
	pid
Partition 0: size 1 align 1
	uninit

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17

;; Generating RTL for gimple basic block 18

;; Generating RTL for gimple basic block 19

;; Generating RTL for gimple basic block 20

;; Generating RTL for gimple basic block 21

;; Generating RTL for gimple basic block 22

;; Generating RTL for gimple basic block 23

;; Generating RTL for gimple basic block 24

;; Generating RTL for gimple basic block 25

;; Generating RTL for gimple basic block 26
Edge 19->23 redirected to 31
Edge 21->23 redirected to 32


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Forwarding edge 15->16 to 29 failed.
Redirecting jump 103 from 28 to 29.
Forwarding edge 17->18 to 29 failed.
Edge 19->30 redirected to 24
Redirecting jump 127 from 30 to 24.
Forwarding edge 24->25 to 29 failed.
Redirecting jump 172 from 28 to 29.
Redirecting jump 176 from 28 to 29.
Merging block 28 into block 27...
Merged blocks 27 and 28.
Merged 27 and 28 without moving.
deleting block 30


try_optimize_cfg iteration 2

Forwarding edge 15->16 to 29 failed.
Forwarding edge 17->18 to 29 failed.
Forwarding edge 24->25 to 29 failed.


;;
;; Full RTL generated for this function:
;;
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 123 [ th ])
        (reg:DI 5 di [ th ])) td_thr_validate.c:57 -1
     (nil))
(note 3 2 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 3 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (symbol_ref:DI ("__td_debug") [flags 0x42]  <var_decl 0x2b1addefe240 __td_debug>) [4 __td_debug+0 S4 A32])
            (const_int 0 [0]))) td_thr_validate.c:61 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 17)
            (pc))) td_thr_validate.c:61 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 17)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 1 dx)
        (const_int 16 [0x10])) td_thr_validate.c:61 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2b1addf5d870 *.LC1>)) td_thr_validate.c:61 -1
     (nil))
(insn 15 14 16 4 (set (reg:SI 5 di)
        (const_int 2 [0x2])) td_thr_validate.c:61 -1
     (nil))
(call_insn 16 15 17 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b1addc6e288 write>) [0 write S1 A8])
            (const_int 0 [0]))) td_thr_validate.c:61 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b1addc6e288 write>)
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(code_label 17 16 18 5 18 "" [1 uses])
(note 18 17 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 5 (set (mem/c:QI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -9 [0xfffffffffffffff7])) [3 uninit+0 S1 A8])
        (const_int 0 [0])) td_thr_validate.c:64 -1
     (nil))
(insn 20 19 21 5 (set (reg/f:DI 91 [ D.8885 ])
        (mem/f:DI (reg/v/f:DI 123 [ th ]) [2 th_25(D)->th_ta_p+0 S8 A64])) td_thr_validate.c:65 -1
     (nil))
(insn 21 20 22 5 (set (reg/f:DI 92 [ D.8884 ])
        (mem/f:DI (plus:DI (reg/f:DI 91 [ D.8885 ])
                (const_int 264 [0x108])) [2 _26->ta_addr___stack_user+0 S8 A64])) td_thr_validate.c:65 -1
     (nil))
(insn 22 21 23 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 92 [ D.8884 ])
            (const_int 0 [0]))) td_thr_validate.c:65 -1
     (nil))
(jump_insn 23 22 24 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) td_thr_validate.c:65 -1
     (int_list:REG_BR_PROB 9328 (nil))
 -> 38)
(note 24 23 25 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 6 (parallel [
            (set (reg:DI 124 [ D.8887 ])
                (plus:DI (reg/f:DI 91 [ D.8885 ])
                    (const_int 264 [0x108])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_validate.c:65 -1
     (nil))
(insn 26 25 27 6 (set (reg:DI 125)
        (mem/f:DI (plus:DI (reg/f:DI 91 [ D.8885 ])
                (const_int 16 [0x10])) [2 _26->ph+0 S8 A64])) td_thr_validate.c:65 -1
     (nil))
(insn 27 26 28 6 (set (reg:DI 2 cx)
        (reg:DI 124 [ D.8887 ])) td_thr_validate.c:65 -1
     (nil))
(insn 28 27 29 6 (set (reg:SI 1 dx)
        (const_int 23 [0x17])) td_thr_validate.c:65 -1
     (nil))
(insn 29 28 30 6 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x2b1addf5d900 *.LC2>)) td_thr_validate.c:65 -1
     (nil))
(insn 30 29 31 6 (set (reg:DI 5 di)
        (reg:DI 125)) td_thr_validate.c:65 -1
     (nil))
(call_insn 31 30 32 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("td_mod_lookup") [flags 0x43]  <function_decl 0x2b1addf17000 td_mod_lookup>) [0 td_mod_lookup S1 A8])
            (const_int 0 [0]))) td_thr_validate.c:65 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("td_mod_lookup") [flags 0x43]  <function_decl 0x2b1addf17000 td_mod_lookup>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 32 31 33 6 (set (reg:SI 95 [ D.8889 ])
        (reg:SI 0 ax)) td_thr_validate.c:65 -1
     (nil))
(insn 33 32 34 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 95 [ D.8889 ])
            (const_int 0 [0]))) td_thr_validate.c:65 -1
     (nil))
(jump_insn 34 33 35 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 164)
            (pc))) td_thr_validate.c:65 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 164)
(note 35 34 36 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 7 (set (reg/f:DI 126)
        (mem/f:DI (reg/v/f:DI 123 [ th ]) [2 th_25(D)->th_ta_p+0 S8 A64])) -1
     (nil))
(insn 37 36 38 7 (set (reg/f:DI 92 [ D.8884 ])
        (mem/f:DI (plus:DI (reg/f:DI 126)
                (const_int 264 [0x108])) [2 _76->ta_addr___stack_user+0 S8 A64])) -1
     (nil))
(code_label 38 37 39 8 19 "" [1 uses])
(note 39 38 40 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 8 (parallel [
            (set (reg:DI 127)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -9 [0xfffffffffffffff7])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_validate.c:67 -1
     (nil))
(insn 41 40 42 8 (set (reg:DI 1 dx)
        (reg:DI 127)) td_thr_validate.c:67 -1
     (nil))
(insn 42 41 43 8 (set (reg:DI 4 si)
        (reg/f:DI 92 [ D.8884 ])) td_thr_validate.c:67 -1
     (nil))
(insn 43 42 44 8 (set (reg:DI 5 di)
        (reg/v/f:DI 123 [ th ])) td_thr_validate.c:67 -1
     (nil))
(call_insn 44 43 45 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("check_thread_list") [flags 0x3]  <function_decl 0x2b1addf176c0 check_thread_list>) [0 check_thread_list S1 A8])
            (const_int 0 [0]))) td_thr_validate.c:67 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("check_thread_list") [flags 0x3]  <function_decl 0x2b1addf176c0 check_thread_list>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 45 44 46 8 (set (reg/v:SI 87 [ err ])
        (reg:SI 0 ax)) td_thr_validate.c:67 -1
     (nil))
(insn 46 45 47 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ err ])
            (const_int 2 [0x2]))) td_thr_validate.c:71 -1
     (nil))
(jump_insn 47 46 48 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) td_thr_validate.c:71 -1
     (int_list:REG_BR_PROB 345 (nil))
 -> 106)
(note 48 47 49 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 9 (set (reg/f:DI 96 [ D.8885 ])
        (mem/f:DI (reg/v/f:DI 123 [ th ]) [2 th_25(D)->th_ta_p+0 S8 A64])) td_thr_validate.c:73 -1
     (nil))
(insn 50 49 51 9 (set (reg/f:DI 88 [ D.8884 ])
        (mem/f:DI (plus:DI (reg/f:DI 96 [ D.8885 ])
                (const_int 256 [0x100])) [2 _37->ta_addr_stack_used+0 S8 A64])) td_thr_validate.c:73 -1
     (nil))
(insn 51 50 52 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 88 [ D.8884 ])
            (const_int 0 [0]))) td_thr_validate.c:73 -1
     (nil))
(jump_insn 52 51 53 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 67)
            (pc))) td_thr_validate.c:73 -1
     (int_list:REG_BR_PROB 9328 (nil))
 -> 67)
(note 53 52 54 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 10 (parallel [
            (set (reg:DI 128 [ D.8887 ])
                (plus:DI (reg/f:DI 96 [ D.8885 ])
                    (const_int 256 [0x100])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_validate.c:73 -1
     (nil))
(insn 55 54 56 10 (set (reg:DI 129)
        (mem/f:DI (plus:DI (reg/f:DI 96 [ D.8885 ])
                (const_int 16 [0x10])) [2 _37->ph+0 S8 A64])) td_thr_validate.c:73 -1
     (nil))
(insn 56 55 57 10 (set (reg:DI 2 cx)
        (reg:DI 128 [ D.8887 ])) td_thr_validate.c:73 -1
     (nil))
(insn 57 56 58 10 (set (reg:SI 1 dx)
        (const_int 22 [0x16])) td_thr_validate.c:73 -1
     (nil))
(insn 58 57 59 10 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x2b1addf5d900 *.LC2>)) td_thr_validate.c:73 -1
     (nil))
(insn 59 58 60 10 (set (reg:DI 5 di)
        (reg:DI 129)) td_thr_validate.c:73 -1
     (nil))
(call_insn 60 59 61 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("td_mod_lookup") [flags 0x43]  <function_decl 0x2b1addf17000 td_mod_lookup>) [0 td_mod_lookup S1 A8])
            (const_int 0 [0]))) td_thr_validate.c:73 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("td_mod_lookup") [flags 0x43]  <function_decl 0x2b1addf17000 td_mod_lookup>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 61 60 62 10 (set (reg:SI 99 [ D.8889 ])
        (reg:SI 0 ax)) td_thr_validate.c:73 -1
     (nil))
(insn 62 61 63 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 99 [ D.8889 ])
            (const_int 0 [0]))) td_thr_validate.c:73 -1
     (nil))
(jump_insn 63 62 64 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 164)
            (pc))) td_thr_validate.c:73 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 164)
(note 64 63 65 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 66 11 (set (reg/f:DI 130)
        (mem/f:DI (reg/v/f:DI 123 [ th ]) [2 th_25(D)->th_ta_p+0 S8 A64])) -1
     (nil))
(insn 66 65 67 11 (set (reg/f:DI 88 [ D.8884 ])
        (mem/f:DI (plus:DI (reg/f:DI 130)
                (const_int 256 [0x100])) [2 _17->ta_addr_stack_used+0 S8 A64])) -1
     (nil))
(code_label 67 66 68 12 22 "" [1 uses])
(note 68 67 69 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 12 (parallel [
            (set (reg:DI 131)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -9 [0xfffffffffffffff7])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_validate.c:75 -1
     (nil))
(insn 70 69 71 12 (set (reg:DI 1 dx)
        (reg:DI 131)) td_thr_validate.c:75 -1
     (nil))
(insn 71 70 72 12 (set (reg:DI 4 si)
        (reg/f:DI 88 [ D.8884 ])) td_thr_validate.c:75 -1
     (nil))
(insn 72 71 73 12 (set (reg:DI 5 di)
        (reg/v/f:DI 123 [ th ])) td_thr_validate.c:75 -1
     (nil))
(call_insn 73 72 74 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("check_thread_list") [flags 0x3]  <function_decl 0x2b1addf176c0 check_thread_list>) [0 check_thread_list S1 A8])
            (const_int 0 [0]))) td_thr_validate.c:75 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("check_thread_list") [flags 0x3]  <function_decl 0x2b1addf176c0 check_thread_list>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 74 73 75 12 (set (reg/v:SI 87 [ err ])
        (reg:SI 0 ax)) td_thr_validate.c:75 -1
     (nil))
(insn 75 74 76 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ err ])
            (const_int 2 [0x2]))) td_thr_validate.c:77 -1
     (nil))
(jump_insn 76 75 77 12 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 106)
            (pc))) td_thr_validate.c:77 -1
     (int_list:REG_BR_PROB 345 (nil))
 -> 106)
(note 77 76 78 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 79 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -9 [0xfffffffffffffff7])) [3 uninit+0 S1 A8])
            (const_int 0 [0]))) td_thr_validate.c:77 -1
     (nil))
(jump_insn 79 78 80 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 154)
            (pc))) td_thr_validate.c:77 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 154)
(note 80 79 81 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 81 80 82 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:DI (plus:DI (reg/v/f:DI 123 [ th ])
                    (const_int 8 [0x8])) [2 th_25(D)->th_unique+0 S8 A64])
            (const_int 0 [0]))) td_thr_validate.c:77 -1
     (nil))
(jump_insn 82 81 108 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 154)
            (pc))) td_thr_validate.c:77 -1
     (int_list:REG_BR_PROB 8500 (nil))
 -> 154)
(code_label 108 82 83 15 26 "" [1 uses])
(note 83 108 84 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 85 15 (set (reg/f:DI 132)
        (mem/f:DI (reg/v/f:DI 123 [ th ]) [2 th_25(D)->th_ta_p+0 S8 A64])) td_thr_validate.c:86 -1
     (nil))
(insn 85 84 86 15 (set (reg:DI 133)
        (mem/f:DI (plus:DI (reg/f:DI 132)
                (const_int 16 [0x10])) [2 _49->ph+0 S8 A64])) td_thr_validate.c:86 -1
     (nil))
(insn 86 85 87 15 (set (reg:DI 5 di)
        (reg:DI 133)) td_thr_validate.c:86 -1
     (nil))
(call_insn 87 86 88 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ps_getpid") [flags 0x41]  <function_decl 0x2b1addcd8798 ps_getpid>) [0 ps_getpid S1 A8])
            (const_int 0 [0]))) td_thr_validate.c:86 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("ps_getpid") [flags 0x41]  <function_decl 0x2b1addcd8798 ps_getpid>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 88 87 89 15 (set (reg/v:SI 104 [ match_pid ])
        (reg:SI 0 ax)) td_thr_validate.c:86 -1
     (nil))
(insn 89 88 90 15 (set (reg/f:DI 106 [ D.8885 ])
        (mem/f:DI (reg/v/f:DI 123 [ th ]) [2 th_25(D)->th_ta_p+0 S8 A64])) td_thr_validate.c:88 -1
     (nil))
(insn 90 89 91 15 (parallel [
            (set (reg:DI 134)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_validate.c:88 -1
     (nil))
(insn 91 90 92 15 (set (reg:DI 135)
        (mem/f:DI (plus:DI (reg/v/f:DI 123 [ th ])
                (const_int 8 [0x8])) [2 th_25(D)->th_unique+0 S8 A64])) td_thr_validate.c:88 -1
     (nil))
(insn 92 91 93 15 (parallel [
            (set (reg:DI 136 [ D.8891 ])
                (plus:DI (reg/f:DI 106 [ D.8885 ])
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_validate.c:88 -1
     (nil))
(insn 93 92 94 15 (set (reg:DI 38 r9)
        (reg:DI 134)) td_thr_validate.c:88 -1
     (nil))
(insn 94 93 95 15 (set (reg:DI 37 r8)
        (reg:DI 135)) td_thr_validate.c:88 -1
     (nil))
(insn 95 94 96 15 (set (reg:DI 2 cx)
        (const_int 0 [0])) td_thr_validate.c:88 -1
     (nil))
(insn 96 95 97 15 (set (reg:SI 1 dx)
        (const_int 4 [0x4])) td_thr_validate.c:88 -1
     (nil))
(insn 97 96 98 15 (set (reg:DI 4 si)
        (reg:DI 136 [ D.8891 ])) td_thr_validate.c:88 -1
     (nil))
(insn 98 97 99 15 (set (reg:DI 5 di)
        (reg/f:DI 106 [ D.8885 ])) td_thr_validate.c:88 -1
     (nil))
(call_insn 99 98 100 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_td_fetch_value") [flags 0x43]  <function_decl 0x2b1addf171b0 _td_fetch_value>) [0 _td_fetch_value S1 A8])
            (const_int 0 [0]))) td_thr_validate.c:88 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_td_fetch_value") [flags 0x43]  <function_decl 0x2b1addf171b0 _td_fetch_value>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 100 99 101 15 (set (reg/v:SI 87 [ err ])
        (reg:SI 0 ax)) td_thr_validate.c:88 -1
     (nil))
(insn 101 100 102 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ err ])
            (const_int 0 [0]))) td_thr_validate.c:89 -1
     (nil))
(jump_insn 102 101 105 15 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 114)
            (pc))) td_thr_validate.c:89 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 114)
(note 105 102 103 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(jump_insn 103 105 104 16 (set (pc)
        (label_ref:DI 154)) 654 {jump}
     (nil)
 -> 154)
(barrier 104 103 106)
(code_label 106 104 107 17 21 "" [2 uses])
(note 107 106 109 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 109 107 110 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ err ])
            (const_int 0 [0]))) td_thr_validate.c:83 -1
     (nil))
(jump_insn 110 109 113 17 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 108)
            (pc))) td_thr_validate.c:83 -1
     (int_list:REG_BR_PROB 4370 (nil))
 -> 108)
(note 113 110 111 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(jump_insn 111 113 112 18 (set (pc)
        (label_ref 154)) -1
     (nil)
 -> 154)
(barrier 112 111 114)
(code_label 114 112 115 19 24 "" [1 uses])
(note 115 114 116 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 116 115 117 19 (set (reg/f:DI 137)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [2 pid+0 S8 A64])) td_thr_validate.c:89 -1
     (nil))
(insn 117 116 118 19 (set (reg:SI 110 [ D.8886 ])
        (subreg:SI (reg/f:DI 137) 0)) td_thr_validate.c:89 -1
     (nil))
(insn 118 117 119 19 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:SI 110 [ D.8886 ])
            (const_int 0 [0]))) td_thr_validate.c:89 -1
     (nil))
(jump_insn 119 118 120 19 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 161)
            (pc))) td_thr_validate.c:89 612 {*jcc_1}
     (int_list:REG_BR_PROB 7300 (nil))
 -> 161)
(note 120 119 121 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 121 120 122 20 (parallel [
            (set (reg:SI 138 [ D.8886 ])
                (neg:SI (reg:SI 110 [ D.8886 ])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_validate.c:94 -1
     (nil))
(insn 122 121 123 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 104 [ match_pid ])
            (reg:SI 138 [ D.8886 ]))) td_thr_validate.c:94 -1
     (nil))
(jump_insn 123 122 124 20 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 129)
            (pc))) td_thr_validate.c:94 -1
     (int_list:REG_BR_PROB 5123 (nil))
 -> 129)
(note 124 123 125 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 125 124 126 21 (set (reg/f:DI 113 [ D.8884 ])
        (sign_extend:DI (reg/v:SI 104 [ match_pid ]))) td_thr_validate.c:96 -1
     (nil))
(insn 126 125 7 21 (set (reg:DI 119 [ D.8892 ])
        (sign_extend:DI (reg/v:SI 104 [ match_pid ]))) -1
     (nil))
(insn 7 126 127 21 (set (reg:SI 110 [ D.8886 ])
        (reg/v:SI 104 [ match_pid ])) -1
     (nil))
(jump_insn 127 7 128 21 (set (pc)
        (label_ref:DI 161)) 654 {jump}
     (nil)
 -> 161)
(barrier 128 127 129)
(code_label 129 128 130 22 28 "" [1 uses])
(note 130 129 131 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 131 130 132 22 (set (reg/f:DI 115 [ D.8885 ])
        (mem/f:DI (reg/v/f:DI 123 [ th ]) [2 th_25(D)->th_ta_p+0 S8 A64])) td_thr_validate.c:99 -1
     (nil))
(insn 132 131 133 22 (parallel [
            (set (reg:DI 139)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_validate.c:99 -1
     (nil))
(insn 133 132 134 22 (set (reg:DI 140)
        (mem/f:DI (plus:DI (reg/v/f:DI 123 [ th ])
                (const_int 8 [0x8])) [2 th_25(D)->th_unique+0 S8 A64])) td_thr_validate.c:99 -1
     (nil))
(insn 134 133 135 22 (parallel [
            (set (reg:DI 141 [ D.8891 ])
                (plus:DI (reg/f:DI 115 [ D.8885 ])
                    (const_int 52 [0x34])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_validate.c:99 -1
     (nil))
(insn 135 134 136 22 (set (reg:DI 38 r9)
        (reg:DI 139)) td_thr_validate.c:99 -1
     (nil))
(insn 136 135 137 22 (set (reg:DI 37 r8)
        (reg:DI 140)) td_thr_validate.c:99 -1
     (nil))
(insn 137 136 138 22 (set (reg:DI 2 cx)
        (const_int 0 [0])) td_thr_validate.c:99 -1
     (nil))
(insn 138 137 139 22 (set (reg:SI 1 dx)
        (const_int 3 [0x3])) td_thr_validate.c:99 -1
     (nil))
(insn 139 138 140 22 (set (reg:DI 4 si)
        (reg:DI 141 [ D.8891 ])) td_thr_validate.c:99 -1
     (nil))
(insn 140 139 141 22 (set (reg:DI 5 di)
        (reg/f:DI 115 [ D.8885 ])) td_thr_validate.c:99 -1
     (nil))
(call_insn 141 140 142 22 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_td_fetch_value") [flags 0x43]  <function_decl 0x2b1addf171b0 _td_fetch_value>) [0 _td_fetch_value S1 A8])
            (const_int 0 [0]))) td_thr_validate.c:99 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_td_fetch_value") [flags 0x43]  <function_decl 0x2b1addf171b0 _td_fetch_value>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 142 141 143 22 (set (reg/v:SI 117 [ err ])
        (reg:SI 0 ax)) td_thr_validate.c:99 -1
     (nil))
(insn 143 142 144 22 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 117 [ err ])
            (const_int 0 [0]))) td_thr_validate.c:102 -1
     (nil))
(jump_insn 144 143 145 22 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 175)
            (pc))) td_thr_validate.c:102 612 {*jcc_1}
     (int_list:REG_BR_PROB 0 (nil))
 -> 175)
(note 145 144 146 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 146 145 147 23 (set (reg/f:DI 142)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [2 pid+0 S8 A64])) -1
     (nil))
(insn 147 146 161 23 (set (reg:SI 110 [ D.8886 ])
        (subreg:SI (reg/f:DI 142) 0)) -1
     (nil))
(code_label 161 147 148 24 29 "" [2 uses])
(note 148 161 149 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 149 148 150 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 110 [ D.8886 ])
            (reg/v:SI 104 [ match_pid ]))) td_thr_validate.c:102 -1
     (nil))
(jump_insn 150 149 151 24 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 179)
            (pc))) td_thr_validate.c:102 612 {*jcc_1}
     (int_list:REG_BR_PROB 7200 (nil))
 -> 179)
(note 151 150 172 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(jump_insn 172 151 173 25 (set (pc)
        (label_ref:DI 154)) 654 {jump}
     (nil)
 -> 154)
(barrier 173 172 175)
(code_label 175 173 174 26 30 "" [1 uses])
(note 174 175 5 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 5 174 176 26 (set (reg/v:SI 87 [ err ])
        (reg/v:SI 117 [ err ])) -1
     (nil))
(jump_insn 176 5 177 26 (set (pc)
        (label_ref:DI 154)) 654 {jump}
     (nil)
 -> 154)
(barrier 177 176 179)
(code_label 179 177 178 27 31 "" [1 uses])
(note 178 179 4 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 4 178 154 27 (set (reg/v:SI 87 [ err ])
        (const_int 2 [0x2])) td_thr_validate.c:103 -1
     (nil))
(code_label 154 4 155 29 23 "" [7 uses])
(note 155 154 156 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 157 29 (set (reg:SI 122 [ <retval> ])
        (reg/v:SI 87 [ err ])) td_thr_validate.c:106 -1
     (nil))
(jump_insn 157 156 158 29 (set (pc)
        (label_ref 168)) td_thr_validate.c:106 -1
     (nil)
 -> 168)
(barrier 158 157 164)
(code_label 164 158 165 31 20 "" [2 uses])
(note 165 164 6 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 6 165 166 31 (set (reg/v:SI 87 [ err ])
        (const_int 1 [0x1])) -1
     (nil))
(jump_insn 166 6 167 31 (set (pc)
        (label_ref 154)) td_thr_validate.c:106 -1
     (nil)
 -> 154)
(barrier 167 166 168)
(code_label 168 167 171 32 17 "" [1 uses])
(note 171 168 169 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 169 171 170 32 (set (reg/i:SI 0 ax)
        (reg:SI 122 [ <retval> ])) td_thr_validate.c:107 -1
     (nil))
(insn 170 169 0 32 (use (reg/i:SI 0 ax)) td_thr_validate.c:107 -1
     (nil))
