$date
	Wed Nov  1 19:43:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module D_Flipflop_tb $end
$var wire 1 ! Q_bar $end
$var wire 1 " Q $end
$var reg 1 # D $end
$var reg 1 $ clk $end
$scope module D_Flipflop $end
$var wire 1 # D $end
$var wire 1 $ clk $end
$var wire 1 % final_R $end
$var wire 1 & final_S $end
$var wire 1 ! Q_bar $end
$var wire 1 ' Q2_bar $end
$var wire 1 ( Q2 $end
$var wire 1 ) Q1_bar $end
$var wire 1 * Q1 $end
$var wire 1 " Q $end
$scope module begin_SR $end
$var wire 1 * Q $end
$var wire 1 ) Q_bar $end
$var wire 1 # R $end
$var wire 1 $ S1 $end
$var wire 1 ( S2 $end
$upscope $end
$scope module final_SR $end
$var wire 1 " Q $end
$var wire 1 ! Q_bar $end
$var wire 1 % R $end
$var wire 1 & S $end
$upscope $end
$scope module mid_SR $end
$var wire 1 ( Q $end
$var wire 1 ' Q_bar $end
$var wire 1 ) R $end
$var wire 1 $ S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
1)
1(
0'
1&
1%
0$
0#
x"
x!
$end
#20
0"
1!
0%
0*
1$
#30
1%
1*
0$
#50
1'
0)
1#
#60
0!
1"
0&
0(
1$
#70
1&
1(
0$
#80
