library ieee;
use ieee.std_logic_arith.all;
use ieee.std_logic_1164.all;
entity parEjer65 is port(
clkl: in std_logic;
led: buffer std_logic:= '0' 
);
end parEjer65;

architecture arqPar of parEjer65 is
begin



end arqPar;