// Seed: 3973167556
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input tri id_2,
    input supply0 id_3,
    input tri1 id_4
);
  genvar id_6;
  assign module_1.id_3 = 0;
  initial id_6 <= {id_6{id_4}};
  logic id_7 = -1;
  reg [(  -1  ) : -1  ==  1] id_8, id_9;
  always begin : LABEL_0
    if (1)
      `define pp_10 0
    else id_9 = id_3;
    id_6 <= id_1;
  end
endmodule
module module_1 (
    input wor   id_0,
    input uwire id_1,
    input tri1  id_2,
    input tri   id_3,
    input logic id_4,
    input uwire id_5
);
  bit ["" : -1] id_7 = id_2, id_8 = id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0,
      id_3
  );
  initial id_8.id_4 <= id_5;
endmodule
