#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Dec  4 15:48:22 2018
# Process ID: 8804
# Current directory: D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/M_Dvi.runs/synth_1
# Command line: vivado.exe -log M_Dvi.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source M_Dvi.tcl
# Log file: D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/M_Dvi.runs/synth_1/M_Dvi.vds
# Journal file: D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/M_Dvi.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source M_Dvi.tcl -notrace
Command: synth_design -top M_Dvi -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14428 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 446.535 ; gain = 104.953
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port reset is neither a static name nor a globally static expression [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/src/M_Dvi.vhd:193]
INFO: [Synth 8-638] synthesizing module 'M_Dvi' [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/src/M_Dvi.vhd:70]
INFO: [Synth 8-3491] module 'M_Dvi_ila' declared at 'D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/M_Dvi.runs/synth_1/.Xil/Vivado-8804-DESKTOP-RG1BP8Q/realtime/M_Dvi_ila_stub.vhdl:5' bound to instance 'U_M_Dvi_ila_0' of component 'M_Dvi_ila' [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/src/M_Dvi.vhd:157]
INFO: [Synth 8-638] synthesizing module 'M_Dvi_ila' [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/M_Dvi.runs/synth_1/.Xil/Vivado-8804-DESKTOP-RG1BP8Q/realtime/M_Dvi_ila_stub.vhdl:13]
INFO: [Synth 8-3491] module 'M_ClkPll' declared at 'D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/M_Dvi.runs/synth_1/.Xil/Vivado-8804-DESKTOP-RG1BP8Q/realtime/M_ClkPll_stub.vhdl:5' bound to instance 'U_M_ClkPll_0' of component 'M_ClkPll' [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/src/M_Dvi.vhd:190]
INFO: [Synth 8-638] synthesizing module 'M_ClkPll' [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/M_Dvi.runs/synth_1/.Xil/Vivado-8804-DESKTOP-RG1BP8Q/realtime/M_ClkPll_stub.vhdl:15]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'U_M_Ibufg_0' to cell 'IBUFG' [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/src/M_Dvi.vhd:203]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'U_M_Ibufg_1' to cell 'IBUFG' [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/src/M_Dvi.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'M_Dvi' (1#1) [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/src/M_Dvi.vhd:70]
WARNING: [Synth 8-3917] design M_Dvi has port HDMI_stag0_out driven by constant 1
WARNING: [Synth 8-3917] design M_Dvi has port HDMI_in_PDO_n driven by constant 1
WARNING: [Synth 8-3917] design M_Dvi has port HDMI_stag1_out driven by constant 1
WARNING: [Synth 8-3917] design M_Dvi has port HDMI_inB_PDO_n driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 495.922 ; gain = 154.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 495.922 ; gain = 154.340
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/M_Dvi.runs/synth_1/.Xil/Vivado-8804-DESKTOP-RG1BP8Q/dcp2/M_ClkPll_in_context.xdc] for cell 'U_M_ClkPll_0'
Finished Parsing XDC File [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/M_Dvi.runs/synth_1/.Xil/Vivado-8804-DESKTOP-RG1BP8Q/dcp2/M_ClkPll_in_context.xdc] for cell 'U_M_ClkPll_0'
Parsing XDC File [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/M_Dvi.runs/synth_1/.Xil/Vivado-8804-DESKTOP-RG1BP8Q/dcp3/M_Dvi_ila_in_context.xdc] for cell 'U_M_Dvi_ila_0'
Finished Parsing XDC File [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/M_Dvi.runs/synth_1/.Xil/Vivado-8804-DESKTOP-RG1BP8Q/dcp3/M_Dvi_ila_in_context.xdc] for cell 'U_M_Dvi_ila_0'
Parsing XDC File [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/M_Dvi.srcs/constrs_1/new/M_Dvi.xdc]
WARNING: [Constraints 18-619] A clock with name 'CpSl_Clk_i' already exists, overwriting the previous clock with the same name. [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/M_Dvi.srcs/constrs_1/new/M_Dvi.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/M_Dvi.srcs/constrs_1/new/M_Dvi.xdc:10]
CRITICAL WARNING: [Designutils 20-1307] Command 'TIMESPEC' is not supported in the xdc constraint file. [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/M_Dvi.srcs/constrs_1/new/M_Dvi.xdc:11]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/M_Dvi.srcs/constrs_1/new/M_Dvi.xdc:102]
CRITICAL WARNING: [Designutils 20-1307] Command 'TIMESPEC' is not supported in the xdc constraint file. [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/M_Dvi.srcs/constrs_1/new/M_Dvi.xdc:103]
Finished Parsing XDC File [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/M_Dvi.srcs/constrs_1/new/M_Dvi.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/M_Dvi.srcs/constrs_1/new/M_Dvi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/M_Dvi_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/M_Dvi_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 892.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 892.094 ; gain = 550.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 892.094 ; gain = 550.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CpSl_Clk_i. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/M_Dvi.runs/synth_1/.Xil/Vivado-8804-DESKTOP-RG1BP8Q/dcp2/M_ClkPll_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CpSl_Clk_i. (constraint file  D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/M_Dvi.runs/synth_1/.Xil/Vivado-8804-DESKTOP-RG1BP8Q/dcp2/M_ClkPll_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for U_M_ClkPll_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_M_Dvi_ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 892.094 ; gain = 550.512
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element PrSv_1sCnt_s_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/src/M_Dvi.vhd:228]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 892.094 ; gain = 550.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 10    
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module M_Dvi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 10    
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element PrSv_1sCnt_s_reg was removed.  [D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/src/M_Dvi.vhd:228]
WARNING: [Synth 8-3917] design M_Dvi has port HDMI_stag0_out driven by constant 1
WARNING: [Synth 8-3917] design M_Dvi has port HDMI_in_PDO_n driven by constant 1
WARNING: [Synth 8-3917] design M_Dvi has port HDMI_stag1_out driven by constant 1
WARNING: [Synth 8-3917] design M_Dvi has port HDMI_inB_PDO_n driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 892.094 ; gain = 550.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U_M_ClkPll_0/clk_out1' to pin 'U_M_ClkPll_0/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'CpSl_Clk_i'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 892.094 ; gain = 550.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 899.832 ; gain = 558.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 900.984 ; gain = 559.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.984 ; gain = 559.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.984 ; gain = 559.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.984 ; gain = 559.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.984 ; gain = 559.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.984 ; gain = 559.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.984 ; gain = 559.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |M_Dvi_ila     |         1|
|2     |M_ClkPll      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |M_ClkPll_bbox_1  |     1|
|2     |M_Dvi_ila_bbox_0 |     1|
|3     |CARRY4           |     7|
|4     |LUT1             |     8|
|5     |LUT2             |    35|
|6     |LUT3             |    10|
|7     |LUT4             |    31|
|8     |LUT5             |    20|
|9     |LUT6             |    54|
|10    |FDCE             |   161|
|11    |IBUF             |    57|
|12    |IBUFG            |     2|
|13    |OBUF             |     7|
+------+-----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   394|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 900.984 ; gain = 559.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 900.984 ; gain = 163.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 900.984 ; gain = 559.402
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 13 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 906.887 ; gain = 567.039
INFO: [Common 17-1381] The checkpoint 'D:/Project_MySelf/1_LcdDis/Vivado/M_Dvi/M_Dvi.runs/synth_1/M_Dvi.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file M_Dvi_utilization_synth.rpt -pb M_Dvi_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 906.887 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec  4 15:49:14 2018...
