{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@296:349@HdlStmProcess", "            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n\n        last_cycle_tkeep_reg <= 0;\n        last_cycle_tuser_reg <= 0;\n        \n        input_axis_tready_reg <= 0;\n\n        busy_reg <= 0;\n        error_bad_fcs_reg <= 0;\n\n        crc_state <= 32'hFFFFFFFF;\n        crc_state3 <= 32'hFFFFFFFF;\n    end else begin\n        state_reg <= state_next;\n\n        last_cycle_tkeep_reg <= last_cycle_tkeep_next;\n        last_cycle_tuser_reg <= last_cycle_tuser_next;\n\n        input_axis_tready_reg <= input_axis_tready_next;\n\n        busy_reg <= state_next != STATE_IDLE;\n        error_bad_fcs_reg <= error_bad_fcs_next;\n\n        // datapath\n        if (reset_crc) begin\n            crc_state <= 32'hFFFFFFFF;\n            crc_state3 <= 32'hFFFFFFFF;\n        end else if (update_crc) begin\n            crc_state <= crc_next7;\n            crc_state3 <= crc_next3;\n        end\n\n        if (shift_reset) begin\n            input_axis_tvalid_d0 <= 0;\n        end else if (shift_in) begin\n            input_axis_tdata_d0 <= input_axis_tdata;\n            input_axis_tkeep_d0 <= input_axis_tkeep;\n            input_axis_tvalid_d0 <= input_axis_tvalid;\n            input_axis_tuser_d0 <= input_axis_tuser;\n        end\n    end\nend\n\n// output datapath logic\nreg [63:0] output_axis_tdata_reg = 0;\nreg [7:0]  output_axis_tkeep_reg = 0;\nreg        output_axis_tvalid_reg = 0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[305, "        last_cycle_tkeep_reg <= 0;\n"], [306, "        last_cycle_tuser_reg <= 0;\n"], [308, "        input_axis_tready_reg <= 0;\n"], [310, "        busy_reg <= 0;\n"], [311, "        error_bad_fcs_reg <= 0;\n"], [318, "        last_cycle_tkeep_reg <= last_cycle_tkeep_next;\n"], [319, "        last_cycle_tuser_reg <= last_cycle_tuser_next;\n"], [336, "            input_axis_tvalid_d0 <= 0;\n"], [338, "            input_axis_tdata_d0 <= input_axis_tdata;\n"], [339, "            input_axis_tkeep_d0 <= input_axis_tkeep;\n"], [341, "            input_axis_tuser_d0 <= input_axis_tuser;\n"]], "Add": [[308, "        input_axis_tready_reg <= 1'b0;\n"], [308, "        busy_reg <= 1'b0;\n"], [308, "        error_bad_fcs_reg <= 1'b0;\n"], [311, "        input_axis_tvalid_d0 <= 1'b0;\n"], [336, "            input_axis_tvalid_d0 <= 1'b0;\n"], [343, "    last_cycle_tkeep_reg <= last_cycle_tkeep_next;\n"], [343, "    last_cycle_tuser_reg <= last_cycle_tuser_next;\n"], [343, "    if (shift_in) begin\n"], [343, "        input_axis_tdata_d0 <= input_axis_tdata;\n"], [343, "        input_axis_tkeep_d0 <= input_axis_tkeep;\n"], [343, "        input_axis_tuser_d0 <= input_axis_tuser;\n"], [343, "    end\n"]]}}