$date
	Sat Oct 22 22:28:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#88009
b101 !
1"
#88010
b101 &
b101 %
1$
#88011
0"
#88014
b10000 &
b10000 %
#88018
b1000 &
b1000 %
#88022
b100 &
b100 %
#88026
b10 &
b10 %
#88030
b1 &
1#
b1 %
#88034
b0 &
b0 %
0#
0$
#1149612
b110 !
1"
#1149614
b110 &
b110 %
1$
#1149615
0"
#1149618
b11 &
b11 %
#1149622
b1010 &
b1010 %
#1149626
b101 &
b101 %
#1149630
b10000 &
b10000 %
#1149634
b1000 &
b1000 %
#1149638
b100 &
b100 %
#1149642
b10 &
b10 %
#1149646
b1 &
1#
b1 %
#1149650
b0 &
b0 %
0#
0$
#2144687
b11110 !
1"
#2144690
b11110 &
b11110 %
1$
#2144691
0"
#2144694
b1111 &
b1111 %
#2144698
b101110 &
b101110 %
#2144702
b10111 &
b10111 %
#2144706
b1000110 &
b1000110 %
#2144710
b100011 &
b100011 %
#2144714
b1101010 &
b1101010 %
#2144718
b110101 &
b110101 %
#2144722
b10100000 &
b10100000 %
#2144726
b1010000 &
b1010000 %
#2144730
b101000 &
b101000 %
#2144734
b10100 &
b10100 %
#2144738
b1010 &
b1010 %
#2144742
b101 &
b101 %
#2144746
b10000 &
b10000 %
#2144750
b1000 &
b1000 %
#2144754
b100 &
b100 %
#2144758
b10 &
b10 %
#2144762
b1 &
b1 %
1#
#2144766
b0 &
0#
b0 %
0$
#4500012
