
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004469                       # Number of seconds simulated
sim_ticks                                  4468541500                       # Number of ticks simulated
final_tick                                 4468541500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 207101                       # Simulator instruction rate (inst/s)
host_op_rate                                   241517                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              203924600                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653608                       # Number of bytes of host memory used
host_seconds                                    21.91                       # Real time elapsed on the host
sim_insts                                     4538148                       # Number of instructions simulated
sim_ops                                       5292292                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         4642176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           58496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4700672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      4642176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4642176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        30592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            72534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               73448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           478                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                478                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1038857086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           13090625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1051947710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1038857086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1038857086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         6846082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6846082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         6846082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1038857086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          13090625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1058793792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       73448                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        478                       # Number of write requests accepted
system.mem_ctrls.readBursts                     73448                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      478                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4699328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4700672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30592                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4468494000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 73448                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  478                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    660.554483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   493.497823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.812607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          660      9.23%      9.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          798     11.16%     20.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          595      8.32%     28.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          507      7.09%     35.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          465      6.50%     42.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          415      5.81%     48.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          416      5.82%     53.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          516      7.22%     61.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2777     38.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7149                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           27                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2718.518519                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1143.386127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2129.098931                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             6     22.22%     22.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      3.70%     25.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      3.70%     29.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      7.41%     37.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      3.70%     40.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      3.70%     44.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      3.70%     48.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      3.70%     51.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      7.41%     59.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      3.70%     62.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      3.70%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      3.70%     70.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            2      7.41%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      3.70%     81.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      3.70%     85.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      3.70%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            2      7.41%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            27                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           27                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.481481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.461233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.848998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               20     74.07%     74.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      3.70%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6     22.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            27                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    271959750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1648716000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  367135000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      3703.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                22453.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1051.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1051.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    66328                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     380                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.37                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      60445.50                       # Average gap between requests
system.mem_ctrls.pageHitRate                    90.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 37308600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 20356875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               355313400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 855360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            291404880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2982967605                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             60430500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             3748637220                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            840.166070                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     85034500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     148980000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    4227887500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 16601760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9058500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               215888400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1820880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            291404880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2843895015                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            182424000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             3561093435                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            798.132682                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    270955500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     148980000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4044109000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 1290453                       # Number of BP lookups
system.cpu.branchPred.condPredicted            928190                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             72988                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               552630                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  511223                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.507283                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  166337                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               4175                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   21                       # Number of system calls
system.cpu.numCycles                          8937084                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2892362                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7169646                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1290453                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             677560                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1639562                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  158809                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  117                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           149                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1004077                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 45574                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4611651                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.800568                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.984869                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3033333     65.78%     65.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   236858      5.14%     70.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   200267      4.34%     75.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    99604      2.16%     77.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   109361      2.37%     79.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    73015      1.58%     81.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    85909      1.86%     83.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   137018      2.97%     86.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   636286     13.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4611651                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.144393                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.802235                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2554750                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                557853                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1332147                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 89705                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  77196                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               212827                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2265                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                7935758                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  4484                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  77196                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2603698                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  239594                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         199359                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1371608                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                120196                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                7762970                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  82808                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    359                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  15155                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            11113621                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              36196174                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         10544475                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               248                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7421138                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3692483                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              16849                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6425                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    244688                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               564095                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              494529                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             24140                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           133987                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7386183                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                6462                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   6141876                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4003                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2100353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6376016                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             14                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4611651                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.331817                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.801187                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2282171     49.49%     49.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              802333     17.40%     66.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              568817     12.33%     79.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              295533      6.41%     85.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              288526      6.26%     91.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              176793      3.83%     95.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              133911      2.90%     98.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               34761      0.75%     99.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               28806      0.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4611651                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   61712     77.58%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   5984      7.52%     85.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 11854     14.90%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5054330     82.29%     82.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               111253      1.81%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              57      0.00%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               3      0.00%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          14784      0.24%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               524896      8.55%     92.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              436553      7.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6141876                       # Type of FU issued
system.cpu.iq.rate                           0.687235                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       79550                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012952                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           16978339                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           9492372                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6010481                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 617                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                710                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          249                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6221116                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     310                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            10285                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       163795                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        98571                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        23804                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            20                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  77196                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  230155                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   600                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7392657                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             23751                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                564095                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               494529                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6416                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    217                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   341                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             88                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          48031                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        38145                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                86176                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               6068994                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                498154                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             72882                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            12                       # number of nop insts executed
system.cpu.iew.exec_refs                       927203                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   926025                       # Number of branches executed
system.cpu.iew.exec_stores                     429049                       # Number of stores executed
system.cpu.iew.exec_rate                     0.679080                       # Inst execution rate
system.cpu.iew.wb_sent                        6019855                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       6010730                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3914558                       # num instructions producing a value
system.cpu.iew.wb_consumers                  10367831                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.672561                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.377568                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2100377                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            6448                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             70780                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4306768                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.228831                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.900286                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2235055     51.90%     51.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       946778     21.98%     73.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       373814      8.68%     82.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       252344      5.86%     88.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       156607      3.64%     92.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        96861      2.25%     94.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       100286      2.33%     96.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        31779      0.74%     97.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       113244      2.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4306768                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4538148                       # Number of instructions committed
system.cpu.commit.committedOps                5292292                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         796258                       # Number of memory references committed
system.cpu.commit.loads                        400300                       # Number of loads committed
system.cpu.commit.membars                          46                       # Number of memory barriers committed
system.cpu.commit.branches                     809992                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4765687                       # Number of committed integer instructions.
system.cpu.commit.function_calls               135110                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4371990     82.61%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          109260      2.06%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        14784      0.28%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          400300      7.56%     92.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         395958      7.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5292292                       # Class of committed instruction
system.cpu.commit.bw_lim_events                113244                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11579597                       # The number of ROB reads
system.cpu.rob.rob_writes                    15084311                       # The number of ROB writes
system.cpu.timesIdled                           66169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         4325433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4538148                       # Number of Instructions Simulated
system.cpu.committedOps                       5292292                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.969324                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.969324                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.507788                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.507788                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  7557571                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4538008                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       136                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      233                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  19554819                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3880727                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  917831                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6427                       # number of misc regfile writes
system.cpu.dcache.tags.replacements               658                       # number of replacements
system.cpu.dcache.tags.tagsinuse           252.955332                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              783072                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               914                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            856.752735                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        2879199750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   252.955332                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.988107                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988107                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          173                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1573518                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1573518                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       390429                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          390429                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       392552                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         392552                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           46                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           46                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           45                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           45                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        782981                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           782981                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       782981                       # number of overall hits
system.cpu.dcache.overall_hits::total          782981                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          811                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           811                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2416                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2416                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         3227                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3227                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3227                       # number of overall misses
system.cpu.dcache.overall_misses::total          3227                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     43669000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     43669000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    101879498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    101879498                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       175500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       175500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    145548498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    145548498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    145548498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    145548498                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       391240                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       391240                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       394968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       394968                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       786208                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       786208                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       786208                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       786208                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002073                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006117                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006117                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.061224                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.061224                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004105                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004105                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004105                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004105                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53845.869297                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53845.869297                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42168.666391                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42168.666391                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 45103.346142                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45103.346142                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 45103.346142                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45103.346142                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          360                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           60                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          478                       # number of writebacks
system.cpu.dcache.writebacks::total               478                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          492                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          492                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1821                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1821                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2313                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2313                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2313                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2313                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          319                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          319                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          595                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          595                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          914                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          914                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          914                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          914                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     17401750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17401750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     34841500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     34841500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     52243250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     52243250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     52243250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     52243250                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000815                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000815                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001506                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001506                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001163                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001163                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001163                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001163                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54550.940439                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54550.940439                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58557.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58557.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57158.916849                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57158.916849                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57158.916849                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57158.916849                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             72468                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.970984                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              908436                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72532                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.524624                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           5530250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.970984                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999547                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999547                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2080680                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2080680                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       908436                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          908436                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        908436                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           908436                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       908436                       # number of overall hits
system.cpu.icache.overall_hits::total          908436                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        95638                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         95638                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        95638                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          95638                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        95638                       # number of overall misses
system.cpu.icache.overall_misses::total         95638                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4363258498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4363258498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4363258498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4363258498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4363258498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4363258498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1004074                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1004074                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1004074                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1004074                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1004074                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1004074                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.095250                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.095250                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.095250                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.095250                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.095250                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.095250                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 45622.644744                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45622.644744                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 45622.644744                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45622.644744                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 45622.644744                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45622.644744                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1577                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.653846                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        23104                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        23104                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        23104                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        23104                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        23104                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        23104                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        72534                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72534                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        72534                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72534                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        72534                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72534                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3395651999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3395651999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3395651999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3395651999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3395651999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3395651999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.072240                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072240                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.072240                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072240                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.072240                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072240                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 46814.624852                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46814.624852                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 46814.624852                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46814.624852                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 46814.624852                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46814.624852                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               72853                       # Transaction distribution
system.membus.trans_dist::ReadResp              72851                       # Transaction distribution
system.membus.trans_dist::Writeback               478                       # Transaction distribution
system.membus.trans_dist::ReadExReq               595                       # Transaction distribution
system.membus.trans_dist::ReadExResp              595                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       145066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 147372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      4642048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        89088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4731136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             73926                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   73926    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               73926                       # Request fanout histogram
system.membus.reqLayer0.occupancy            37919000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          197850750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2472250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
