{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553170614182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553170614198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 13:16:53 2019 " "Processing started: Thu Mar 21 13:16:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553170614198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553170614198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zad5 -c zad5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off zad5 -c zad5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553170614198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553170616339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553170616339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_bcd_4_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_bcd_4_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_BCD_4_bits " "Found entity 1: binary_BCD_4_bits" {  } { { "binary_BCD_4_bits.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad5/binary_BCD_4_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553170642385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553170642385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zad5.v 1 1 " "Found 1 design units, including 1 entities, in source file zad5.v" { { "Info" "ISGN_ENTITY_NAME" "1 zad5 " "Found entity 1: zad5" {  } { { "zad5.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad5/zad5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553170642400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553170642400 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "error zad5.v(27) " "Verilog HDL Procedural Assignment error at zad5.v(27): object \"error\" on left-hand side of assignment must have a variable data type" {  } { { "zad5.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad5/zad5.v" 27 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1553170642400 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "error zad5.v(29) " "Verilog HDL Procedural Assignment error at zad5.v(29): object \"error\" on left-hand side of assignment must have a variable data type" {  } { { "zad5.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad5/zad5.v" 29 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1553170642400 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "zad5.v(37) " "Verilog HDL Instantiation warning at zad5.v(37): instance has no name" {  } { { "zad5.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad5/zad5.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1553170642400 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "zad5.v(38) " "Verilog HDL Instantiation warning at zad5.v(38): instance has no name" {  } { { "zad5.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad5/zad5.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1553170642416 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "zad5.v(39) " "Verilog HDL Instantiation warning at zad5.v(39): instance has no name" {  } { { "zad5.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad5/zad5.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1553170642416 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "zad5.v(40) " "Verilog HDL Instantiation warning at zad5.v(40): instance has no name" {  } { { "zad5.v" "" { Text "C:/Users/Acerek/Desktop/SW/ps3/zad5/zad5.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1553170642416 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553170642572 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 21 13:17:22 2019 " "Processing ended: Thu Mar 21 13:17:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553170642572 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553170642572 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553170642572 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553170642572 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553170643322 ""}
