{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607006196558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607006196559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 20:06:36 2020 " "Processing started: Thu Dec 03 20:06:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607006196559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607006196559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607006196559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607006197320 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607006197320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Struct " "Found design unit 1: ALU-Struct" {  } { { "ALU.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211338 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/ALU.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607006211338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_vec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_vec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_vec-Struct " "Found design unit 1: MUX_vec-Struct" {  } { { "MUX_vec.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/MUX_vec.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211340 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_vec " "Found entity 1: MUX_vec" {  } { { "MUX_vec.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/MUX_vec.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607006211340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Z_check-Struct " "Found design unit 1: Z_check-Struct" {  } { { "Z_check.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/Z_check.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211342 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z_check " "Found entity 1: Z_check" {  } { { "Z_check.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/Z_check.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607006211342 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607006211417 ""}
{ "Warning" "WSGN_SEARCH_FILE" "koggestonefastadder.vhd 2 1 " "Using design file koggestonefastadder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KoggeStoneFastAdder-Structural " "Found design unit 1: KoggeStoneFastAdder-Structural" {  } { { "koggestonefastadder.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/koggestonefastadder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211435 ""} { "Info" "ISGN_ENTITY_NAME" "1 KoggeStoneFastAdder " "Found entity 1: KoggeStoneFastAdder" {  } { { "koggestonefastadder.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/koggestonefastadder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211435 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607006211435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KoggeStoneFastAdder KoggeStoneFastAdder:U0 " "Elaborating entity \"KoggeStoneFastAdder\" for hierarchy \"KoggeStoneFastAdder:U0\"" {  } { { "ALU.vhd" "U0" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/ALU.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607006211436 ""}
{ "Warning" "WSGN_SEARCH_FILE" "gp_generator.vhd 2 1 " "Using design file gp_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GP_Generator-Structural " "Found design unit 1: GP_Generator-Structural" {  } { { "gp_generator.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/gp_generator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211453 ""} { "Info" "ISGN_ENTITY_NAME" "1 GP_Generator " "Found entity 1: GP_Generator" {  } { { "gp_generator.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/gp_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211453 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607006211453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GP_Generator KoggeStoneFastAdder:U0\|GP_Generator:GP_0_0 " "Elaborating entity \"GP_Generator\" for hierarchy \"KoggeStoneFastAdder:U0\|GP_Generator:GP_0_0\"" {  } { { "koggestonefastadder.vhd" "GP_0_0" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/koggestonefastadder.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607006211454 ""}
{ "Warning" "WSGN_SEARCH_FILE" "andgate.vhd 2 1 " "Using design file andgate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andGate-Behavioral " "Found design unit 1: andGate-Behavioral" {  } { { "andgate.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/andgate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211470 ""} { "Info" "ISGN_ENTITY_NAME" "1 andGate " "Found entity 1: andGate" {  } { { "andgate.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/andgate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211470 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607006211470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andGate KoggeStoneFastAdder:U0\|GP_Generator:GP_0_0\|andGate:G " "Elaborating entity \"andGate\" for hierarchy \"KoggeStoneFastAdder:U0\|GP_Generator:GP_0_0\|andGate:G\"" {  } { { "gp_generator.vhd" "G" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/gp_generator.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607006211471 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xorgate.vhd 2 1 " "Using design file xorgate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XORGate-Structural " "Found design unit 1: XORGate-Structural" {  } { { "xorgate.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/xorgate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211487 ""} { "Info" "ISGN_ENTITY_NAME" "1 XORGate " "Found entity 1: XORGate" {  } { { "xorgate.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/xorgate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211487 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607006211487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XORGate KoggeStoneFastAdder:U0\|GP_Generator:GP_0_0\|XORGate:P " "Elaborating entity \"XORGate\" for hierarchy \"KoggeStoneFastAdder:U0\|GP_Generator:GP_0_0\|XORGate:P\"" {  } { { "gp_generator.vhd" "P" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/gp_generator.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607006211488 ""}
{ "Warning" "WSGN_SEARCH_FILE" "notgate.vhd 2 1 " "Using design file notgate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 notGate-Behavioral " "Found design unit 1: notGate-Behavioral" {  } { { "notgate.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/notgate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211503 ""} { "Info" "ISGN_ENTITY_NAME" "1 notGate " "Found entity 1: notGate" {  } { { "notgate.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/notgate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211503 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607006211503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notGate KoggeStoneFastAdder:U0\|GP_Generator:GP_0_0\|XORGate:P\|notGate:I0_bar " "Elaborating entity \"notGate\" for hierarchy \"KoggeStoneFastAdder:U0\|GP_Generator:GP_0_0\|XORGate:P\|notGate:I0_bar\"" {  } { { "xorgate.vhd" "I0_bar" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/xorgate.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607006211504 ""}
{ "Warning" "WSGN_SEARCH_FILE" "orgate.vhd 2 1 " "Using design file orgate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orGate-Behavioral " "Found design unit 1: orGate-Behavioral" {  } { { "orgate.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/orgate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211521 ""} { "Info" "ISGN_ENTITY_NAME" "1 orGate " "Found entity 1: orGate" {  } { { "orgate.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/orgate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211521 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607006211521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orGate KoggeStoneFastAdder:U0\|GP_Generator:GP_0_0\|XORGate:P\|orGate:Output_xor " "Elaborating entity \"orGate\" for hierarchy \"KoggeStoneFastAdder:U0\|GP_Generator:GP_0_0\|XORGate:P\|orGate:Output_xor\"" {  } { { "xorgate.vhd" "Output_xor" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/xorgate.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607006211521 ""}
{ "Warning" "WSGN_SEARCH_FILE" "gpcell.vhd 2 1 " "Using design file gpcell.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPcell-Structural " "Found design unit 1: GPcell-Structural" {  } { { "gpcell.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/gpcell.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211579 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPcell " "Found entity 1: GPcell" {  } { { "gpcell.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/gpcell.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211579 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607006211579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPcell KoggeStoneFastAdder:U0\|GPcell:GP_1_0 " "Elaborating entity \"GPcell\" for hierarchy \"KoggeStoneFastAdder:U0\|GPcell:GP_1_0\"" {  } { { "koggestonefastadder.vhd" "GP_1_0" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/koggestonefastadder.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607006211579 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sumcarrygenerator.vhd 2 1 " "Using design file sumcarrygenerator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SumCarryGenerator-Structural " "Found design unit 1: SumCarryGenerator-Structural" {  } { { "sumcarrygenerator.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/sumcarrygenerator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211655 ""} { "Info" "ISGN_ENTITY_NAME" "1 SumCarrygenerator " "Found entity 1: SumCarrygenerator" {  } { { "sumcarrygenerator.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/sumcarrygenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211655 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607006211655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SumCarrygenerator KoggeStoneFastAdder:U0\|SumCarrygenerator:sum_carry_0 " "Elaborating entity \"SumCarrygenerator\" for hierarchy \"KoggeStoneFastAdder:U0\|SumCarrygenerator:sum_carry_0\"" {  } { { "koggestonefastadder.vhd" "sum_carry_0" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/koggestonefastadder.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607006211656 ""}
{ "Warning" "WSGN_SEARCH_FILE" "my_nand.vhd 2 1 " "Using design file my_nand.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_NAND-behavioral " "Found design unit 1: MY_NAND-behavioral" {  } { { "my_nand.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/my_nand.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211725 ""} { "Info" "ISGN_ENTITY_NAME" "1 MY_NAND " "Found entity 1: MY_NAND" {  } { { "my_nand.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/my_nand.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211725 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607006211725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_NAND MY_NAND:U1 " "Elaborating entity \"MY_NAND\" for hierarchy \"MY_NAND:U1\"" {  } { { "ALU.vhd" "U1" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/ALU.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607006211726 ""}
{ "Warning" "WSGN_SEARCH_FILE" "my_xor.vhd 2 1 " "Using design file my_xor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_XOR-behavioral " "Found design unit 1: MY_XOR-behavioral" {  } { { "my_xor.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/my_xor.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211742 ""} { "Info" "ISGN_ENTITY_NAME" "1 MY_XOR " "Found entity 1: MY_XOR" {  } { { "my_xor.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/my_xor.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211742 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607006211742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_XOR MY_XOR:U2 " "Elaborating entity \"MY_XOR\" for hierarchy \"MY_XOR:U2\"" {  } { { "ALU.vhd" "U2" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/ALU.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607006211742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_vec MUX_vec:U3 " "Elaborating entity \"MUX_vec\" for hierarchy \"MUX_vec:U3\"" {  } { { "ALU.vhd" "U3" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/ALU.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607006211744 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_2.vhd 2 1 " "Using design file mux_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2-Struct " "Found design unit 1: MUX_2-Struct" {  } { { "mux_2.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/mux_2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211759 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "mux_2.vhd" "" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/mux_2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607006211759 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607006211759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 MUX_vec:U3\|MUX_2:\\GEN_MUX:0:U " "Elaborating entity \"MUX_2\" for hierarchy \"MUX_vec:U3\|MUX_2:\\GEN_MUX:0:U\"" {  } { { "MUX_vec.vhd" "\\GEN_MUX:0:U" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/MUX_vec.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607006211760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z_check Z_check:U6 " "Elaborating entity \"Z_check\" for hierarchy \"Z_check:U6\"" {  } { { "ALU.vhd" "U6" { Text "C:/Users/Adit/Desktop/vhdl_project/ALU/ALU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607006211887 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607006214624 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607006215817 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607006215817 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607006216541 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607006216541 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607006216541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607006216541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607006216610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 20:06:56 2020 " "Processing ended: Thu Dec 03 20:06:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607006216610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607006216610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607006216610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607006216610 ""}
