// Seed: 899589052
module module_0 ();
  parameter id_1 = 1;
endmodule
module module_1 #(
    parameter id_1  = 32'd61,
    parameter id_12 = 32'd42,
    parameter id_14 = 32'd60,
    parameter id_15 = 32'd17,
    parameter id_16 = 32'd23,
    parameter id_5  = 32'd61,
    parameter id_6  = 32'd81
) (
    input tri1 id_0,
    input wor _id_1,
    output uwire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wor _id_5,
    input wor _id_6,
    input supply0 id_7,
    input wor id_8
    , id_11,
    output tri id_9
);
  logic _id_12, id_13;
  logic [-1 : !  1 'b0] _id_14;
  assign id_9 = id_6;
  module_0 modCall_1 ();
  assign id_9 = 1;
  _id_15 :
  assert property (@(1'b0) id_15)
  else begin : LABEL_0
    if (1)
      assume (id_3);
      else begin : LABEL_1
        $unsigned(86);
        ;
      end
  end
  wire _id_16;
  logic [7:0] id_17;
  ;
  generate
    if (1) begin : LABEL_2
      wire [(  1  )  ^  id_12 : id_1] id_18, id_19;
    end else begin : LABEL_3
      logic [id_14 : 1] id_20 = id_6;
      wire id_21;
      assign id_17[id_5+:id_16] = -1'b0;
    end
    logic id_22;
    assign id_17 = id_1;
  endgenerate
  logic [id_6 : -1] id_23;
  ;
  wire [1 : id_15] id_24;
endmodule
