

================================================================
== Vitis HLS Report for 'max_pooling2d_unsigned_short_58_unsigned_short_58_unsigned_short_32_unsigned_short_29_unsigned_short_29_unsigned_short_32_s'
================================================================
* Date:           Thu Jan 11 20:10:28 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.846 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- max_pooling2d1     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + max_pooling2d2    |        ?|        ?|        36|          -|          -|     ?|        no|
        |  ++ max_pooling2d3  |       33|       33|         3|          1|          1|    32|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 7 5 
5 --> 6 
6 --> 4 
7 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.88>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_dim2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_dim2"   --->   Operation 8 'read' 'in_dim2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_dim1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_dim1"   --->   Operation 9 'read' 'in_dim1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.88ns)   --->   "%sub = add i6 %in_dim1_read, i6 63"   --->   Operation 10 'add' 'sub' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sub_cast1 = zext i6 %sub"   --->   Operation 11 'zext' 'sub_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.88ns)   --->   "%sub4 = add i6 %in_dim2_read, i6 63"   --->   Operation 12 'add' 'sub4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i6 %sub4" [../src/hls/cnn.cpp:80]   --->   Operation 13 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%br_ln80 = br void" [../src/hls/cnn.cpp:80]   --->   Operation 14 'br' 'br_ln80' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i = phi i16 0, void %.lr.ph29, i16 %i_1, void %._crit_edge.loopexit"   --->   Operation 15 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.86ns)   --->   "%icmp_ln80 = icmp_ult  i16 %i, i16 %sub_cast1" [../src/hls/cnn.cpp:80]   --->   Operation 16 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %._crit_edge30.loopexit, void %.split9" [../src/hls/cnn.cpp:80]   --->   Operation 17 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../src/hls/cnn.cpp:80]   --->   Operation 18 'specloopname' 'specloopname_ln80' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %i, i32 1, i32 5" [../src/hls/cnn.cpp:80]   --->   Operation 19 'partselect' 'tmp' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i5 %tmp" [../src/hls/cnn.cpp:102]   --->   Operation 20 'zext' 'zext_ln102' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.42ns)   --->   "%mul_ln102 = mul i10 %zext_ln102, i10 29" [../src/hls/cnn.cpp:102]   --->   Operation 21 'mul' 'mul_ln102' <Predicate = (icmp_ln80)> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.48ns)   --->   "%br_ln83 = br void" [../src/hls/cnn.cpp:83]   --->   Operation 22 'br' 'br_ln83' <Predicate = (icmp_ln80)> <Delay = 0.48>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln106 = ret" [../src/hls/cnn.cpp:106]   --->   Operation 23 'ret' 'ret_ln106' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.01>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%ii = phi i16 0, void %.split9, i16 %ii_1, void"   --->   Operation 24 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.86ns)   --->   "%icmp_ln83 = icmp_ult  i16 %ii, i16 %zext_ln80" [../src/hls/cnn.cpp:83]   --->   Operation 25 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %._crit_edge.loopexit, void %.split6" [../src/hls/cnn.cpp:83]   --->   Operation 26 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src/hls/cnn.cpp:83]   --->   Operation 27 'specloopname' 'specloopname_ln83' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %ii, i32 1, i32 5" [../src/hls/cnn.cpp:83]   --->   Operation 28 'partselect' 'tmp_1' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i5 %tmp_1" [../src/hls/cnn.cpp:102]   --->   Operation 29 'zext' 'zext_ln102_1' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.93ns)   --->   "%add_ln102 = add i10 %mul_ln102, i10 %zext_ln102_1" [../src/hls/cnn.cpp:102]   --->   Operation 30 'add' 'add_ln102' <Predicate = (icmp_ln83)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln102, i5 0" [../src/hls/cnn.cpp:95]   --->   Operation 31 'bitconcatenate' 'tmp_3_cast' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%lshr_ln95_1 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ii, i32 1, i32 10" [../src/hls/cnn.cpp:95]   --->   Operation 32 'partselect' 'lshr_ln95_1' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.93ns)   --->   "%add_ln95 = add i10 %mul_ln102, i10 %lshr_ln95_1" [../src/hls/cnn.cpp:95]   --->   Operation 33 'add' 'add_ln95' <Predicate = (icmp_ln83)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln95, i5 0" [../src/hls/cnn.cpp:86]   --->   Operation 34 'bitconcatenate' 'tmp_5_cast' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.48ns)   --->   "%br_ln86 = br void" [../src/hls/cnn.cpp:86]   --->   Operation 35 'br' 'br_ln86' <Predicate = (icmp_ln83)> <Delay = 0.48>
ST_3 : Operation 36 [1/1] (1.01ns)   --->   "%i_1 = add i16 %i, i16 2" [../src/hls/cnn.cpp:80]   --->   Operation 36 'add' 'i_1' <Predicate = (!icmp_ln83)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.35>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.split6, i6 %add_ln86, void %.split4" [../src/hls/cnn.cpp:86]   --->   Operation 38 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.88ns)   --->   "%add_ln86 = add i6 %iii, i6 1" [../src/hls/cnn.cpp:86]   --->   Operation 39 'add' 'add_ln86' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.87ns)   --->   "%icmp_ln86 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:86]   --->   Operation 41 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %.split4, void" [../src/hls/cnn.cpp:86]   --->   Operation 43 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i6 %iii" [../src/hls/cnn.cpp:95]   --->   Operation 44 'zext' 'zext_ln95' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.00ns)   --->   "%add_ln95_1 = add i15 %tmp_5_cast, i15 %zext_ln95" [../src/hls/cnn.cpp:95]   --->   Operation 45 'add' 'add_ln95_1' <Predicate = (!icmp_ln86)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln95_2 = zext i15 %add_ln95_1" [../src/hls/cnn.cpp:95]   --->   Operation 46 'zext' 'zext_ln95_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%convolution_output_V_0_0_addr = getelementptr i21 %convolution_output_V_0_0, i64 0, i64 %zext_ln95_2" [../src/hls/cnn.cpp:95]   --->   Operation 47 'getelementptr' 'convolution_output_V_0_0_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.00ns)   --->   "%add_ln102_1 = add i15 %tmp_3_cast, i15 %zext_ln95" [../src/hls/cnn.cpp:102]   --->   Operation 48 'add' 'add_ln102_1' <Predicate = (!icmp_ln86)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [2/2] (1.35ns)   --->   "%convolution_output_V_0_0_load = load i15 %convolution_output_V_0_0_addr" [../src/hls/cnn.cpp:95]   --->   Operation 49 'load' 'convolution_output_V_0_0_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>

State 5 <SV = 4> <Delay = 2.73>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%convolution_output_V_0_1_addr = getelementptr i21 %convolution_output_V_0_1, i64 0, i64 %zext_ln95_2" [../src/hls/cnn.cpp:95]   --->   Operation 50 'getelementptr' 'convolution_output_V_0_1_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%convolution_output_V_1_0_addr = getelementptr i21 %convolution_output_V_1_0, i64 0, i64 %zext_ln95_2" [../src/hls/cnn.cpp:95]   --->   Operation 51 'getelementptr' 'convolution_output_V_1_0_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%convolution_output_V_1_1_addr = getelementptr i21 %convolution_output_V_1_1, i64 0, i64 %zext_ln95_2" [../src/hls/cnn.cpp:95]   --->   Operation 52 'getelementptr' 'convolution_output_V_1_1_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 53 [1/2] (1.35ns)   --->   "%convolution_output_V_0_0_load = load i15 %convolution_output_V_0_0_addr" [../src/hls/cnn.cpp:95]   --->   Operation 53 'load' 'convolution_output_V_0_0_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i21 %convolution_output_V_0_0_load"   --->   Operation 54 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.94ns)   --->   "%icmp_ln1494 = icmp_sgt  i21 %convolution_output_V_0_0_load, i21 0"   --->   Operation 55 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln86)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.43ns)   --->   "%select_ln96 = select i1 %icmp_ln1494, i20 %trunc_ln1494, i20 0" [../src/hls/cnn.cpp:96]   --->   Operation 56 'select' 'select_ln96' <Predicate = (!icmp_ln86)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [2/2] (1.35ns)   --->   "%convolution_output_V_0_1_load = load i15 %convolution_output_V_0_1_addr" [../src/hls/cnn.cpp:95]   --->   Operation 57 'load' 'convolution_output_V_0_1_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_5 : Operation 58 [2/2] (1.35ns)   --->   "%convolution_output_V_1_0_load = load i15 %convolution_output_V_1_0_addr" [../src/hls/cnn.cpp:95]   --->   Operation 58 'load' 'convolution_output_V_1_0_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_5 : Operation 59 [2/2] (1.35ns)   --->   "%convolution_output_V_1_1_load = load i15 %convolution_output_V_1_1_addr" [../src/hls/cnn.cpp:95]   --->   Operation 59 'load' 'convolution_output_V_1_1_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>

State 6 <SV = 5> <Delay = 6.84>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln102_2 = zext i15 %add_ln102_1" [../src/hls/cnn.cpp:102]   --->   Operation 60 'zext' 'zext_ln102_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%max_pooling_output_V_addr = getelementptr i21 %max_pooling_output_V, i64 0, i64 %zext_ln102_2" [../src/hls/cnn.cpp:102]   --->   Operation 61 'getelementptr' 'max_pooling_output_V_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/hls/cnn.cpp:86]   --->   Operation 62 'specloopname' 'specloopname_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i20 %select_ln96" [../src/hls/cnn.cpp:95]   --->   Operation 63 'zext' 'zext_ln95_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_6 : Operation 64 [1/2] (1.35ns)   --->   "%convolution_output_V_0_1_load = load i15 %convolution_output_V_0_1_addr" [../src/hls/cnn.cpp:95]   --->   Operation 64 'load' 'convolution_output_V_0_1_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_6 : Operation 65 [1/1] (0.94ns)   --->   "%icmp_ln1494_1 = icmp_sgt  i21 %convolution_output_V_0_1_load, i21 %zext_ln95_1"   --->   Operation 65 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln86)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.43ns)   --->   "%select_ln96_1 = select i1 %icmp_ln1494_1, i21 %convolution_output_V_0_1_load, i21 %zext_ln95_1" [../src/hls/cnn.cpp:96]   --->   Operation 66 'select' 'select_ln96_1' <Predicate = (!icmp_ln86)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 67 [1/2] (1.35ns)   --->   "%convolution_output_V_1_0_load = load i15 %convolution_output_V_1_0_addr" [../src/hls/cnn.cpp:95]   --->   Operation 67 'load' 'convolution_output_V_1_0_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_6 : Operation 68 [1/1] (0.94ns)   --->   "%icmp_ln1494_2 = icmp_sgt  i21 %convolution_output_V_1_0_load, i21 %select_ln96_1"   --->   Operation 68 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln86)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.43ns)   --->   "%select_ln96_2 = select i1 %icmp_ln1494_2, i21 %convolution_output_V_1_0_load, i21 %select_ln96_1" [../src/hls/cnn.cpp:96]   --->   Operation 69 'select' 'select_ln96_2' <Predicate = (!icmp_ln86)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 70 [1/2] (1.35ns)   --->   "%convolution_output_V_1_1_load = load i15 %convolution_output_V_1_1_addr" [../src/hls/cnn.cpp:95]   --->   Operation 70 'load' 'convolution_output_V_1_1_load' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_6 : Operation 71 [1/1] (0.94ns)   --->   "%icmp_ln1494_3 = icmp_sgt  i21 %convolution_output_V_1_1_load, i21 %select_ln96_2"   --->   Operation 71 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln86)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.43ns)   --->   "%select_ln96_3 = select i1 %icmp_ln1494_3, i21 %convolution_output_V_1_1_load, i21 %select_ln96_2" [../src/hls/cnn.cpp:96]   --->   Operation 72 'select' 'select_ln96_3' <Predicate = (!icmp_ln86)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.35ns)   --->   "%store_ln102 = store i21 %select_ln96_3, i15 %max_pooling_output_V_addr" [../src/hls/cnn.cpp:102]   --->   Operation 73 'store' 'store_ln102' <Predicate = (!icmp_ln86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 26912> <RAM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.01>
ST_7 : Operation 75 [1/1] (1.01ns)   --->   "%ii_1 = add i16 %ii, i16 2" [../src/hls/cnn.cpp:83]   --->   Operation 75 'add' 'ii_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.887ns
The critical path consists of the following:
	wire read on port 'in_dim1' [10]  (0 ns)
	'add' operation ('sub') [11]  (0.887 ns)

 <State 2>: 1.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../src/hls/cnn.cpp:80) [17]  (0 ns)
	'mul' operation ('mul_ln102', ../src/hls/cnn.cpp:102) [24]  (1.42 ns)

 <State 3>: 1.02ns
The critical path consists of the following:
	'add' operation ('i', ../src/hls/cnn.cpp:80) [79]  (1.02 ns)

 <State 4>: 2.35ns
The critical path consists of the following:
	'phi' operation ('iii', ../src/hls/cnn.cpp:86) with incoming values : ('add_ln86', ../src/hls/cnn.cpp:86) [41]  (0 ns)
	'add' operation ('add_ln95_1', ../src/hls/cnn.cpp:95) [49]  (1 ns)
	'getelementptr' operation ('convolution_output_V_0_0_addr', ../src/hls/cnn.cpp:95) [51]  (0 ns)
	'load' operation ('convolution_output_V_0_0_load', ../src/hls/cnn.cpp:95) on array 'convolution_output_V_0_0' [59]  (1.35 ns)

 <State 5>: 2.73ns
The critical path consists of the following:
	'load' operation ('convolution_output_V_0_0_load', ../src/hls/cnn.cpp:95) on array 'convolution_output_V_0_0' [59]  (1.35 ns)
	'icmp' operation ('icmp_ln1494') [61]  (0.943 ns)
	'select' operation ('select_ln96', ../src/hls/cnn.cpp:96) [62]  (0.439 ns)

 <State 6>: 6.85ns
The critical path consists of the following:
	'load' operation ('convolution_output_V_0_1_load', ../src/hls/cnn.cpp:95) on array 'convolution_output_V_0_1' [64]  (1.35 ns)
	'icmp' operation ('icmp_ln1494_1') [65]  (0.943 ns)
	'select' operation ('select_ln96_1', ../src/hls/cnn.cpp:96) [66]  (0.438 ns)
	'icmp' operation ('icmp_ln1494_2') [68]  (0.943 ns)
	'select' operation ('select_ln96_2', ../src/hls/cnn.cpp:96) [69]  (0.438 ns)
	'icmp' operation ('icmp_ln1494_3') [71]  (0.943 ns)
	'select' operation ('select_ln96_3', ../src/hls/cnn.cpp:96) [72]  (0.438 ns)
	'store' operation ('store_ln102', ../src/hls/cnn.cpp:102) of variable 'select_ln96_3', ../src/hls/cnn.cpp:96 on array 'max_pooling_output_V' [73]  (1.35 ns)

 <State 7>: 1.02ns
The critical path consists of the following:
	'add' operation ('ii', ../src/hls/cnn.cpp:83) [76]  (1.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
