#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Tue Jul 30 15:51:53 2019
# Process ID: 19608
# Current directory: F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16800 F:\Projekty\HIPERO\dev\fpga\ip_projects\semicap\semicap.xpr
# Log file: F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/vivado.log
# Journal file: F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Projekty/HIPERO/dev/fpga/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'semicap_semicap_spihelper_0_0' generated file not found 'f:/Projekty/HIPERO/dev/fpga/ip_projects/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_spihelper/semicap_spihelper.srcs/sources_1/imports/imports/sem_ultra_0_spi_byte.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'semicap_semicap_spihelper_0_0' generated file not found 'f:/Projekty/HIPERO/dev/fpga/ip_projects/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_spihelper/semicap_spihelper.srcs/sources_1/imports/imports/sem_ultra_0_spi.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'semicap_semicap_spihelper_0_0' generated file not found 'f:/Projekty/HIPERO/dev/fpga/ip_projects/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_spihelper/semicap_spihelper.srcs/sources_1/imports/imports/sem_ultra_0_spi_byte.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'semicap_semicap_spihelper_0_0' generated file not found 'f:/Projekty/HIPERO/dev/fpga/ip_projects/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_spihelper/semicap_spihelper.srcs/sources_1/imports/imports/sem_ultra_0_spi.v'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'semicap.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
semicap_semicap_spihelper_0_0

open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 862.004 ; gain = 180.773
update_compile_order -fileset sources_1
open_bd_design {F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap.bd}
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [IP_Flow 19-883] Failed to create TCL scope '::ipgui_xilinx_com_signal_param_clock_1_0' for IP GUI
ERROR: [IP_Flow 19-3428] Failed to create Customization object clock_temp
ERROR: [IP_Flow 19-883] Failed to create TCL scope '::ipgui_xilinx_com_signal_param_reset_1_0' for IP GUI
ERROR: [IP_Flow 19-3428] Failed to create Customization object reset_temp
Adding component instance block -- cbkpan:hipero:hipero_icap:2.0 - hipero_icap_0
Adding component instance block -- cbkpan:hipero:semicap_spihelper:1.0 - semicap_spihelper_0
Adding component instance block -- xilinx.com:ip:axi_hwicap:3.0 - axi_hwicap
ERROR: [BD 41-69] Error sourcing TCL script: 
    while executing
"source -notrace {g:/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_hwicap_v3_0/bd/bd.tcl} "
    (in namespace eval "::xilinx.com_ip_axi_hwicap_3.0" script line 1)
    invoked from within
"namespace eval ::xilinx.com_ip_axi_hwicap_3.0 { source -notrace {g:/Xilinx/Vivado/2019.1/data/ip/xilinx/axi_hwicap_v3_0/bd/bd.tcl} }"
Adding component instance block -- xilinx.com:ip:sem_ultra:3.1 - hipero_sem
ERROR: [BD 41-69] Error sourcing TCL script: 
    while executing
"source -notrace {g:/Xilinx/Vivado/2019.1/data/ip/xilinx/sem_ultra_v3_1/bd/bd.tcl} "
    (in namespace eval "::xilinx.com_ip_sem_ultra_3.1" script line 1)
    invoked from within
"namespace eval ::xilinx.com_ip_sem_ultra_3.1 { source -notrace {g:/Xilinx/Vivado/2019.1/data/ip/xilinx/sem_ultra_v3_1/bd/bd.tcl} }"
ERROR: [BD 41-69] Error sourcing TCL script: 
    while executing
"source -notrace {g:/Xilinx/Vivado/2019.1/data/ip/xilinx/sem_ultra_v3_1/bd/bd.tcl} "
    (in namespace eval "::xilinx.com_ip_sem_ultra_3.1" script line 1)
    invoked from within
"namespace eval ::xilinx.com_ip_sem_ultra_3.1 { source -notrace {g:/Xilinx/Vivado/2019.1/data/ip/xilinx/sem_ultra_v3_1/bd/bd.tcl} }"
Adding component instance block -- cbkpan:hipero:semicap_axi:1.0 - semicap_axi_0
ERROR: [BD 41-69] Error sourcing TCL script: 
    while executing
"source -notrace {f:/Projekty/HIPERO/dev/fpga/ip_repo/semicap_axi/bd/bd.tcl} "
    (in namespace eval "::cbkpan_hipero_semicap_axi_1.0" script line 1)
    invoked from within
"namespace eval ::cbkpan_hipero_semicap_axi_1.0 { source -notrace {f:/Projekty/HIPERO/dev/fpga/ip_repo/semicap_axi/bd/bd.tcl} }"
Adding component instance block -- xilinx.com:module_ref:icapmux:1.0 - icapmux_0
Adding component instance block -- cbkpan:hipero:semicap_engine:1.0 - semicap_engine_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_hwicap/ip2intc_irpt(intr) and /semicap_engine_0/iHwIcapIrq(undef)
INFO: [BD 41-1808] Open Block Design has been cancelled.
INFO: [Common 17-344] 'open_bd_design' was cancelled
open_bd_design {F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap.bd}
Adding component instance block -- cbkpan:hipero:hipero_icap:2.0 - hipero_icap_0
Adding component instance block -- cbkpan:hipero:semicap_spihelper:1.0 - semicap_spihelper_0
Adding component instance block -- xilinx.com:ip:axi_hwicap:3.0 - axi_hwicap
Adding component instance block -- xilinx.com:ip:sem_ultra:3.1 - hipero_sem
Adding component instance block -- cbkpan:hipero:semicap_axi:1.0 - semicap_axi_0
Adding component instance block -- xilinx.com:module_ref:icapmux:1.0 - icapmux_0
Adding component instance block -- cbkpan:hipero:semicap_engine:1.0 - semicap_engine_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_hwicap/ip2intc_irpt(intr) and /semicap_engine_0/iHwIcapIrq(undef)
Successfully read diagram <semicap> from BD file <F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 973.512 ; gain = 77.703
report_ip_status -name ip_status 
upgrade_ip -srcset semicap -vlnv cbkpan:hipero:semicap_spihelper:1.0 [get_ips  semicap_semicap_spihelper_0_0] -log ip_upgrade.log
Upgrading 'F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap.bd'
INFO: [IP_Flow 19-3422] Upgraded semicap_semicap_spihelper_0_0 (sem_ultra_0_spi_v1_0 1.0) from revision 4 to revision 1
Wrote  : <F:\Projekty\HIPERO\dev\fpga\ip_projects\semicap\semicap.srcs\sources_1\bd\semicap\semicap.bd> 
Wrote  : <F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ui/bd_8fda9484.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips semicap_semicap_spihelper_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap.bd]
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /axi_hwicap 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
WARNING: [BD 41-927] Following properties on pin /hipero_icap_0/icap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=semicap_clk_axi 
WARNING: [BD 41-927] Following properties on pin /semicap_engine_0/iClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=semicap_clk_axi 
WARNING: [BD 41-927] Following properties on pin /semicap_spihelper_0/icap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=semicap_clk_axi 
Wrote  : <F:\Projekty\HIPERO\dev\fpga\ip_projects\semicap\semicap.srcs\sources_1\bd\semicap\semicap.bd> 
VHDL Output written to : F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/synth/semicap.vhd
VHDL Output written to : F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/sim/semicap.vhd
VHDL Output written to : F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/hdl/semicap_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block hipero_sem .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hwicap .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hipero_icap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block semicap_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block semicap_spihelper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block semicap_engine_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block icapmux_0 .
Exporting to file F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/hw_handoff/semicap.hwh
Generated Block Design Tcl file F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/hw_handoff/semicap_bd.tcl
Generated Hardware Definition File F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/synth/semicap.hwdef
export_ip_user_files -of_objects [get_files F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap.bd] -no_script -sync -force -quiet
reset_run semicap_synth_1
launch_runs -jobs 4 semicap_synth_1
[Tue Jul 30 15:53:09 2019] Launched semicap_synth_1...
Run output will be captured here: F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.runs/semicap_synth_1/runme.log
export_simulation -of_objects [get_files F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap.bd] -directory F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.ip_user_files/sim_scripts -ip_user_files_dir F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.ip_user_files -ipstatic_source_dir F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.cache/compile_simlib/modelsim} {questa=F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.cache/compile_simlib/questa} {riviera=F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.cache/compile_simlib/riviera} {activehdl=F:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::open_ipxact_file D:/projects/hipero/svn/dev/fpga/ip_projects/semicap/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_hipero_sem_0/semicap_hipero_sem_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_axi_hwicap_0_1/semicap_axi_hwicap_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_hipero_icap_0_0_1/semicap_hipero_icap_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_semicap_axi_0_0/semicap_semicap_axi_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_semicap_spihelper_0_0/semicap_semicap_spihelper_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_semicap_engine_0_0_1/semicap_semicap_engine_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/imports/srcs/icapmux.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/synth/semicap.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/semicap_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/hdl/semicap_wrapper.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'f:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/imports/srcs/icapmux.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'f:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/hdl/semicap_wrapper.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_hipero_sem_0/semicap_hipero_sem_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_axi_hwicap_0_1/semicap_axi_hwicap_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_hipero_icap_0_0_1/semicap_hipero_icap_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_semicap_axi_0_0/semicap_semicap_axi_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_semicap_spihelper_0_0/semicap_semicap_spihelper_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/ip/semicap_semicap_engine_0_0_1/semicap_semicap_engine_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/imports/srcs/icapmux.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/sim/semicap.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/sim/semicap.protoinst' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/projects/hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/hdl/semicap_wrapper.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'f:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/imports/srcs/icapmux.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'f:/Projekty/HIPERO/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1/bd/semicap/hdl/semicap_wrapper.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 30 18:36:01 2019...
