
ubuntu-preinstalled/sg_dd:     file format elf32-littlearm


Disassembly of section .init:

00000b4c <.init>:
 b4c:	push	{r3, lr}
 b50:	bl	36a8 <sg_chk_n_print3@plt+0x28bc>
 b54:	pop	{r3, pc}

Disassembly of section .plt:

00000b58 <sg_simple_inquiry@plt-0x14>:
 b58:	push	{lr}		; (str lr, [sp, #-4]!)
 b5c:	ldr	lr, [pc, #4]	; b68 <sg_simple_inquiry@plt-0x4>
 b60:	add	lr, pc, lr
 b64:	ldr	pc, [lr, #8]!
 b68:	muleq	r1, r4, r3

00000b6c <sg_simple_inquiry@plt>:
 b6c:	add	ip, pc, #0, 12
 b70:	add	ip, ip, #94208	; 0x17000
 b74:	ldr	pc, [ip, #916]!	; 0x394

00000b78 <raise@plt>:
 b78:	add	ip, pc, #0, 12
 b7c:	add	ip, ip, #94208	; 0x17000
 b80:	ldr	pc, [ip, #908]!	; 0x38c

00000b84 <sg_ll_readcap_10@plt>:
 b84:	add	ip, pc, #0, 12
 b88:	add	ip, ip, #94208	; 0x17000
 b8c:	ldr	pc, [ip, #900]!	; 0x384

00000b90 <sg_ll_readcap_16@plt>:
 b90:	add	ip, pc, #0, 12
 b94:	add	ip, ip, #94208	; 0x17000
 b98:	ldr	pc, [ip, #892]!	; 0x37c

00000b9c <strcmp@plt>:
 b9c:	add	ip, pc, #0, 12
 ba0:	add	ip, ip, #94208	; 0x17000
 ba4:	ldr	pc, [ip, #884]!	; 0x374

00000ba8 <__cxa_finalize@plt>:
 ba8:	add	ip, pc, #0, 12
 bac:	add	ip, ip, #94208	; 0x17000
 bb0:	ldr	pc, [ip, #876]!	; 0x36c

00000bb4 <posix_fadvise64@plt>:
 bb4:	add	ip, pc, #0, 12
 bb8:	add	ip, ip, #94208	; 0x17000
 bbc:	ldr	pc, [ip, #868]!	; 0x364

00000bc0 <read@plt>:
 bc0:	add	ip, pc, #0, 12
 bc4:	add	ip, ip, #94208	; 0x17000
 bc8:	ldr	pc, [ip, #860]!	; 0x35c

00000bcc <free@plt>:
 bcc:	add	ip, pc, #0, 12
 bd0:	add	ip, ip, #94208	; 0x17000
 bd4:	ldr	pc, [ip, #852]!	; 0x354

00000bd8 <fgets@plt>:
 bd8:	add	ip, pc, #0, 12
 bdc:	add	ip, ip, #94208	; 0x17000
 be0:	ldr	pc, [ip, #844]!	; 0x34c

00000be4 <memcpy@plt>:
 be4:	add	ip, pc, #0, 12
 be8:	add	ip, ip, #94208	; 0x17000
 bec:	ldr	pc, [ip, #836]!	; 0x344

00000bf0 <memcmp@plt>:
 bf0:	add	ip, pc, #0, 12
 bf4:	add	ip, ip, #94208	; 0x17000
 bf8:	ldr	pc, [ip, #828]!	; 0x33c

00000bfc <__stack_chk_fail@plt>:
 bfc:	add	ip, pc, #0, 12
 c00:	add	ip, ip, #94208	; 0x17000
 c04:	ldr	pc, [ip, #820]!	; 0x334

00000c08 <pr2serr@plt>:
 c08:			; <UNDEFINED> instruction: 0xe7fd4778
 c0c:	add	ip, pc, #0, 12
 c10:	add	ip, ip, #94208	; 0x17000
 c14:	ldr	pc, [ip, #808]!	; 0x328

00000c18 <perror@plt>:
 c18:	add	ip, pc, #0, 12
 c1c:	add	ip, ip, #94208	; 0x17000
 c20:	ldr	pc, [ip, #800]!	; 0x320

00000c24 <sigaction@plt>:
 c24:	add	ip, pc, #0, 12
 c28:	add	ip, ip, #94208	; 0x17000
 c2c:	ldr	pc, [ip, #792]!	; 0x318

00000c30 <ioctl@plt>:
 c30:	add	ip, pc, #0, 12
 c34:	add	ip, ip, #94208	; 0x17000
 c38:	ldr	pc, [ip, #784]!	; 0x310

00000c3c <lseek64@plt>:
 c3c:	add	ip, pc, #0, 12
 c40:	add	ip, ip, #94208	; 0x17000
 c44:	ldr	pc, [ip, #776]!	; 0x308

00000c48 <gettimeofday@plt>:
 c48:	add	ip, pc, #0, 12
 c4c:	add	ip, ip, #94208	; 0x17000
 c50:	ldr	pc, [ip, #768]!	; 0x300

00000c54 <open64@plt>:
 c54:	add	ip, pc, #0, 12
 c58:	add	ip, ip, #94208	; 0x17000
 c5c:	ldr	pc, [ip, #760]!	; 0x2f8

00000c60 <__libc_start_main@plt>:
 c60:	add	ip, pc, #0, 12
 c64:	add	ip, ip, #94208	; 0x17000
 c68:	ldr	pc, [ip, #752]!	; 0x2f0

00000c6c <strerror@plt>:
 c6c:	add	ip, pc, #0, 12
 c70:	add	ip, ip, #94208	; 0x17000
 c74:	ldr	pc, [ip, #744]!	; 0x2e8

00000c78 <__gmon_start__@plt>:
 c78:	add	ip, pc, #0, 12
 c7c:	add	ip, ip, #94208	; 0x17000
 c80:	ldr	pc, [ip, #736]!	; 0x2e0

00000c84 <kill@plt>:
 c84:	add	ip, pc, #0, 12
 c88:	add	ip, ip, #94208	; 0x17000
 c8c:	ldr	pc, [ip, #728]!	; 0x2d8

00000c90 <getpid@plt>:
 c90:	add	ip, pc, #0, 12
 c94:	add	ip, ip, #94208	; 0x17000
 c98:	ldr	pc, [ip, #720]!	; 0x2d0

00000c9c <flock@plt>:
 c9c:	add	ip, pc, #0, 12
 ca0:	add	ip, ip, #94208	; 0x17000
 ca4:	ldr	pc, [ip, #712]!	; 0x2c8

00000ca8 <strlen@plt>:
 ca8:	add	ip, pc, #0, 12
 cac:	add	ip, ip, #94208	; 0x17000
 cb0:	ldr	pc, [ip, #704]!	; 0x2c0

00000cb4 <strchr@plt>:
 cb4:	add	ip, pc, #0, 12
 cb8:	add	ip, ip, #94208	; 0x17000
 cbc:	ldr	pc, [ip, #696]!	; 0x2b8

00000cc0 <sg_get_sense_filemark_eom_ili@plt>:
 cc0:	add	ip, pc, #0, 12
 cc4:	add	ip, ip, #94208	; 0x17000
 cc8:	ldr	pc, [ip, #688]!	; 0x2b0

00000ccc <sg_scsi_normalize_sense@plt>:
 ccc:	add	ip, pc, #0, 12
 cd0:	add	ip, ip, #94208	; 0x17000
 cd4:	ldr	pc, [ip, #680]!	; 0x2a8

00000cd8 <sg_err_category3@plt>:
 cd8:	add	ip, pc, #0, 12
 cdc:	add	ip, ip, #94208	; 0x17000
 ce0:	ldr	pc, [ip, #672]!	; 0x2a0

00000ce4 <__open64_2@plt>:
 ce4:	add	ip, pc, #0, 12
 ce8:	add	ip, ip, #94208	; 0x17000
 cec:	ldr	pc, [ip, #664]!	; 0x298

00000cf0 <__errno_location@plt>:
 cf0:	add	ip, pc, #0, 12
 cf4:	add	ip, ip, #94208	; 0x17000
 cf8:	ldr	pc, [ip, #656]!	; 0x290

00000cfc <__isoc99_sscanf@plt>:
 cfc:	add	ip, pc, #0, 12
 d00:	add	ip, ip, #94208	; 0x17000
 d04:	ldr	pc, [ip, #648]!	; 0x288

00000d08 <memset@plt>:
 d08:	add	ip, pc, #0, 12
 d0c:	add	ip, ip, #94208	; 0x17000
 d10:	ldr	pc, [ip, #640]!	; 0x280

00000d14 <strncpy@plt>:
 d14:	add	ip, pc, #0, 12
 d18:	add	ip, ip, #94208	; 0x17000
 d1c:	ldr	pc, [ip, #632]!	; 0x278

00000d20 <write@plt>:
 d20:	add	ip, pc, #0, 12
 d24:	add	ip, ip, #94208	; 0x17000
 d28:	ldr	pc, [ip, #624]!	; 0x270

00000d2c <sg_get_llnum@plt>:
 d2c:	add	ip, pc, #0, 12
 d30:	add	ip, ip, #94208	; 0x17000
 d34:	ldr	pc, [ip, #616]!	; 0x268

00000d38 <sg_convert_errno@plt>:
 d38:	add	ip, pc, #0, 12
 d3c:	add	ip, ip, #94208	; 0x17000
 d40:	ldr	pc, [ip, #608]!	; 0x260

00000d44 <fclose@plt>:
 d44:	add	ip, pc, #0, 12
 d48:	add	ip, ip, #94208	; 0x17000
 d4c:	ldr	pc, [ip, #600]!	; 0x258

00000d50 <sigemptyset@plt>:
 d50:	add	ip, pc, #0, 12
 d54:	add	ip, ip, #94208	; 0x17000
 d58:	ldr	pc, [ip, #592]!	; 0x250

00000d5c <sg_scnpr@plt>:
 d5c:	add	ip, pc, #0, 12
 d60:	add	ip, ip, #94208	; 0x17000
 d64:	ldr	pc, [ip, #584]!	; 0x248

00000d68 <fopen64@plt>:
 d68:	add	ip, pc, #0, 12
 d6c:	add	ip, ip, #94208	; 0x17000
 d70:	ldr	pc, [ip, #576]!	; 0x240

00000d74 <sg_get_num@plt>:
 d74:	add	ip, pc, #0, 12
 d78:	add	ip, ip, #94208	; 0x17000
 d7c:	ldr	pc, [ip, #568]!	; 0x238

00000d80 <sg_ll_read_long10@plt>:
 d80:	add	ip, pc, #0, 12
 d84:	add	ip, ip, #94208	; 0x17000
 d88:	ldr	pc, [ip, #560]!	; 0x230

00000d8c <__xstat64@plt>:
 d8c:	add	ip, pc, #0, 12
 d90:	add	ip, ip, #94208	; 0x17000
 d94:	ldr	pc, [ip, #552]!	; 0x228

00000d98 <sg_memalign@plt>:
 d98:	add	ip, pc, #0, 12
 d9c:	add	ip, ip, #94208	; 0x17000
 da0:	ldr	pc, [ip, #544]!	; 0x220

00000da4 <sg_ll_sync_cache_10@plt>:
 da4:	add	ip, pc, #0, 12
 da8:	add	ip, ip, #94208	; 0x17000
 dac:	ldr	pc, [ip, #536]!	; 0x218

00000db0 <strncmp@plt>:
 db0:	add	ip, pc, #0, 12
 db4:	add	ip, ip, #94208	; 0x17000
 db8:	ldr	pc, [ip, #528]!	; 0x210

00000dbc <abort@plt>:
 dbc:	add	ip, pc, #0, 12
 dc0:	add	ip, ip, #94208	; 0x17000
 dc4:	ldr	pc, [ip, #520]!	; 0x208

00000dc8 <close@plt>:
 dc8:	add	ip, pc, #0, 12
 dcc:	add	ip, ip, #94208	; 0x17000
 dd0:	ldr	pc, [ip, #512]!	; 0x200

00000dd4 <__snprintf_chk@plt>:
 dd4:	add	ip, pc, #0, 12
 dd8:	add	ip, ip, #94208	; 0x17000
 ddc:	ldr	pc, [ip, #504]!	; 0x1f8

00000de0 <sg_get_sense_info_fld@plt>:
 de0:	add	ip, pc, #0, 12
 de4:	add	ip, ip, #94208	; 0x17000
 de8:	ldr	pc, [ip, #496]!	; 0x1f0

00000dec <sg_chk_n_print3@plt>:
 dec:	add	ip, pc, #0, 12
 df0:	add	ip, ip, #94208	; 0x17000
 df4:	ldr	pc, [ip, #488]!	; 0x1e8

Disassembly of section .text:

00000df8 <.text>:
     df8:	svcmi	0x00f0e92d
     dfc:	stc	6, cr4, [sp, #-524]!	; 0xfffffdf4
     e00:			; <UNDEFINED> instruction: 0xf1bb8b04
     e04:			; <UNDEFINED> instruction: 0xf8df0f01
     e08:			; <UNDEFINED> instruction: 0xf8dfcbdc
     e0c:	ldrbtmi	r0, [ip], #3036	; 0xbdc
     e10:	blcc	ff63f194 <sg_chk_n_print3@plt+0xff63e3a8>
     e14:	ldclvs	6, cr15, [r4, #-692]	; 0xfffffd4c
     e18:	vqshl.s8	q2, <illegal reg q13.5>, <illegal reg q6.5>
     e1c:	sfmge	f5, 4, [lr], #-304	; 0xfffffed0
     e20:	ldrls	r9, [r2], #-536	; 0xfffffde8
     e24:	mrcge	13, 2, sl, cr3, cr0, {1}
     e28:			; <UNDEFINED> instruction: 0x96109515
     e2c:			; <UNDEFINED> instruction: 0x9716afd3
     e30:	andeq	pc, sl, #79	; 0x4f
     e34:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
     e38:			; <UNDEFINED> instruction: 0xf8cd6800
     e3c:			; <UNDEFINED> instruction: 0xf04f0e4c
     e40:	ldrvs	r0, [sl], -r0
     e44:			; <UNDEFINED> instruction: 0xf04f62da
     e48:			; <UNDEFINED> instruction: 0xf04f32ff
     e4c:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
     e50:	stmib	sp, {r1, r2, r3, r5, r8, r9, sp}^
     e54:			; <UNDEFINED> instruction: 0xf04f2330
     e58:	bls	601a60 <sg_chk_n_print3@plt+0x600c74>
     e5c:	smlalbbcc	pc, ip, sp, r8	; <UNPREDICTABLE>
     e60:	movtcc	pc, #51341	; 0xc88d	; <UNPREDICTABLE>
     e64:	vqadd.u8	d23, d1, d3
     e68:			; <UNDEFINED> instruction: 0xf6468410
     e6c:			; <UNDEFINED> instruction: 0xf6c54662
     e70:			; <UNDEFINED> instruction: 0xf646766b
     e74:	strcs	r7, [r0], #-611	; 0xfffffd9d
     e78:	ldrmi	r2, [r0], -r0, lsl #10
     e7c:	strbmi	pc, [r3, -r6, asr #4]!	; <UNPREDICTABLE>
     e80:	rsbvc	pc, r5, #206569472	; 0xc500000
     e84:	rsbvs	pc, lr, r7, asr #5
     e88:	strbcc	pc, [r2, -r7, asr #5]!	; <UNPREDICTABLE>
     e8c:	strmi	r9, [r9], r2, lsr #6
     e90:			; <UNDEFINED> instruction: 0xf04f9217
     e94:			; <UNDEFINED> instruction: 0xf6460801
     e98:	andsls	r7, r9, r3, ror #4
     e9c:	rsbsvs	pc, r5, #207618048	; 0xc600000
     ea0:	rsbsvc	pc, r3, r6, asr #4
     ea4:			; <UNDEFINED> instruction: 0xf6c6931c
     ea8:	tstls	r4, #105	; 0x69
     eac:	tstls	sl, #186646528	; 0xb200000
     eb0:	tstls	sp, #-1946157056	; 0x8c000000
     eb4:	orrcs	r9, r0, #1006632960	; 0x3c000000
     eb8:	strmi	lr, [r6, #-2509]	; 0xfffff633
     ebc:	strmi	lr, [ip, #-2509]	; 0xfffff633
     ec0:	andls	r9, sl, fp, lsl r2
     ec4:	strls	r9, [r8, -lr, lsl #6]
     ec8:			; <UNDEFINED> instruction: 0xf108e004
     ecc:	strbmi	r0, [r3, #2049]	; 0x801
     ed0:	addshi	pc, r5, r0
     ed4:	svcne	0x0004f859
     ed8:	rscsle	r2, r6, r0, lsl #18
     edc:	strbcs	pc, [ip, #-1549]	; 0xfffff9f3	; <UNPREDICTABLE>
     ee0:	addvs	pc, r0, #1325400064	; 0x4f000000
     ee4:	strtmi	r4, [ip], -r8, lsr #12
     ee8:	svc	0x0014f7ff
     eec:	andcs	r7, r0, #2818048	; 0x2b0000
     ef0:	mvnscs	pc, #8716288	; 0x850000
     ef4:	svclt	0x00184293
     ef8:	andle	r2, r5, sp, lsr fp
     efc:	svccc	0x0001f814
     f00:	svclt	0x00182b00
     f04:	mvnsle	r2, sp, lsr fp
     f08:	movwcs	fp, #275	; 0x113
     f0c:	blcc	7ef24 <sg_chk_n_print3@plt+0x7e138>
     f10:	vadd.i8	d24, d7, d26
     f14:	addsmi	r0, sl, #-2080374783	; 0x84000001
     f18:	stmdavs	fp!, {r2, r3, r4, r6, ip, lr, pc}
     f1c:			; <UNDEFINED> instruction: 0xf0004553
     f20:	stmdavs	sl!, {r0, r1, r2, r3, r5, r6, r8, pc}
     f24:	msreq	SPSR_x, #1879048196	; 0x70000004
     f28:	cmneq	r4, #192, 4	; <UNPREDICTABLE>
     f2c:			; <UNDEFINED> instruction: 0xf000429a
     f30:	stmdahi	sl!, {r7, r8, pc}
     f34:	msrcc	SPSR_x, #1879048196	; 0x70000004
     f38:			; <UNDEFINED> instruction: 0xf000429a
     f3c:	stmdavs	fp!, {r0, r2, r7, r8, pc}
     f40:	addsmi	r9, r3, #8, 20	; 0x8000
     f44:	orrhi	pc, pc, r0
     f48:			; <UNDEFINED> instruction: 0xf646682a
     f4c:	vqdmlal.s<illegal width 8>	<illegal reg q11.5>, d0, d3[4]
     f50:	addsmi	r0, sl, #-1811939327	; 0x94000001
     f54:	orrshi	pc, r6, r0
     f58:	addsmi	r9, sl, #23552	; 0x5c00
     f5c:	orrshi	pc, fp, r0
     f60:	bls	65b014 <sg_chk_n_print3@plt+0x65a228>
     f64:			; <UNDEFINED> instruction: 0xf0004293
     f68:	stmdavs	fp!, {r1, r2, r3, r4, r6, r7, r8, pc}
     f6c:	addsmi	r9, r3, #110592	; 0x1b000
     f70:	subshi	pc, sp, #0
     f74:	bne	1e3f2f8 <sg_chk_n_print3@plt+0x1e3e50c>
     f78:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
     f7c:	mcr	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     f80:			; <UNDEFINED> instruction: 0xf0002800
     f84:			; <UNDEFINED> instruction: 0xf8df8279
     f88:	strtmi	r1, [r8], -ip, ror #20
     f8c:			; <UNDEFINED> instruction: 0xf7ff4479
     f90:	stmdacs	r0, {r1, r2, r9, sl, fp, sp, lr, pc}
     f94:	ldrbhi	pc, [r7], #-0	; <UNPREDICTABLE>
     f98:	bne	173f31c <sg_chk_n_print3@plt+0x173e530>
     f9c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
     fa0:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
     fa4:			; <UNDEFINED> instruction: 0xf0012800
     fa8:			; <UNDEFINED> instruction: 0xf8df82e5
     fac:			; <UNDEFINED> instruction: 0x46281a50
     fb0:			; <UNDEFINED> instruction: 0xf7ff4479
     fb4:	stmdacs	r0, {r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
     fb8:	adchi	pc, pc, #65	; 0x41
     fbc:	ldmdavc	fp, {r4, r8, r9, fp, ip, pc}
     fc0:			; <UNDEFINED> instruction: 0xf0412b00
     fc4:	ldmdals	r0, {r2, r3, r5, r7, r8, r9, sl, pc}
     fc8:	vmax.s8	d20, d0, d17
     fcc:			; <UNDEFINED> instruction: 0xf7ff12ff
     fd0:	ldrb	lr, [sl, -r2, lsr #29]!
     fd4:	blcs	1c1f288 <sg_chk_n_print3@plt+0x1c1e49c>
     fd8:			; <UNDEFINED> instruction: 0x4620d19f
     fdc:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
     fe0:	mcr	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     fe4:	bcc	63f368 <sg_chk_n_print3@plt+0x63e57c>
     fe8:	stmdacc	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
     fec:	andcs	fp, r1, r8, lsl pc
     ff0:			; <UNDEFINED> instruction: 0xf88345c3
     ff4:			; <UNDEFINED> instruction: 0xf8830054
     ff8:			; <UNDEFINED> instruction: 0xf47f0020
     ffc:	blls	6acdb0 <sg_chk_n_print3@plt+0x6abfc4>
    1000:	andsmi	r9, r3, r4, lsl sl
    1004:	svceq	0x00fff013
    1008:	andhi	pc, r1, #64	; 0x40
    100c:	blcs	27c64 <sg_chk_n_print3@plt+0x26e78>
    1010:	andhi	pc, r2, #64	; 0x40
    1014:	stmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1018:			; <UNDEFINED> instruction: 0xf8d3447b
    101c:	bcs	9264 <sg_chk_n_print3@plt+0x8478>
    1020:	eorshi	pc, r8, #64, 6
    1024:	teqlt	sl, ip, lsl sl
    1028:	ldmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    102c:			; <UNDEFINED> instruction: 0xf8d3447b
    1030:	addsmi	r3, r3, #144	; 0x90
    1034:	cmphi	r8, r0, asr #32	; <UNPREDICTABLE>
    1038:	bcs	278c8 <sg_chk_n_print3@plt+0x26adc>
    103c:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
    1040:	blcs	27c7c <sg_chk_n_print3@plt+0x26e90>
    1044:	tsthi	r9, #268435468	; 0x1000000c	; <UNPREDICTABLE>
    1048:	blcs	27c6c <sg_chk_n_print3@plt+0x26e80>
    104c:	tsthi	r5, #268435468	; 0x1000000c	; <UNPREDICTABLE>
    1050:	andne	lr, r6, #3620864	; 0x374000
    1054:	tstmi	r3, #11534336	; 0xb00000
    1058:			; <UNDEFINED> instruction: 0xf8dfd007
    105c:	ldrbtmi	r3, [fp], #-2480	; 0xfffff650
    1060:	mlacc	r0, r3, r8, pc	; <UNPREDICTABLE>
    1064:			; <UNDEFINED> instruction: 0xf0412b00
    1068:	blls	3a1d98 <sg_chk_n_print3@plt+0x3a0fac>
    106c:	vqrdmulh.s<illegal width 8>	d18, d1, d0
    1070:			; <UNDEFINED> instruction: 0xf8df8287
    1074:	ldrbtmi	r3, [fp], #-2460	; 0xfffff664
    1078:			; <UNDEFINED> instruction: 0x305df893
    107c:			; <UNDEFINED> instruction: 0xf0412b00
    1080:			; <UNDEFINED> instruction: 0xf8df821b
    1084:	ldrbtmi	r3, [fp], #-2448	; 0xfffff670
    1088:			; <UNDEFINED> instruction: 0x3090f8d3
    108c:	svcvs	0x0000f5b3
    1090:	blls	3f7cac <sg_chk_n_print3@plt+0x3f6ec0>
    1094:	blls	38bc9c <sg_chk_n_print3@plt+0x38aeb0>
    1098:			; <UNDEFINED> instruction: 0x2320bf08
    109c:			; <UNDEFINED> instruction: 0xf8df930e
    10a0:	andcs	r1, r2, r8, ror r9
    10a4:	tstls	r8, r9, ror r4
    10a8:	mrrc2	0, 0, pc, ip, cr2	; <UNPREDICTABLE>
    10ac:	andcs	r9, r3, r8, lsl #18
    10b0:	mrrc2	0, 0, pc, r8, cr2	; <UNPREDICTABLE>
    10b4:	andcs	r9, sp, r8, lsl #18
    10b8:	mrrc2	0, 0, pc, r4, cr2	; <UNPREDICTABLE>
    10bc:	ldmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    10c0:	ldrbtmi	r2, [r9], #-10
    10c4:	mcrr2	0, 0, pc, lr, cr2	; <UNPREDICTABLE>
    10c8:			; <UNDEFINED> instruction: 0xf8df9810
    10cc:			; <UNDEFINED> instruction: 0xf04f3954
    10d0:	stmdavc	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}
    10d4:			; <UNDEFINED> instruction: 0x66d9447b
    10d8:			; <UNDEFINED> instruction: 0xb1126399
    10dc:			; <UNDEFINED> instruction: 0xf0402a2d
    10e0:	movwcs	r8, #4941	; 0x134d
    10e4:	movwcs	r9, #794	; 0x31a
    10e8:	bcc	43c910 <sg_chk_n_print3@plt+0x43bb24>
    10ec:	stmdavc	r3, {r1, r2, r4, fp, ip, pc}
    10f0:			; <UNDEFINED> instruction: 0xf0002b00
    10f4:	blcs	b61860 <sg_chk_n_print3@plt+0xb60a74>
    10f8:	bicshi	pc, r6, r0
    10fc:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1100:	svcvs	0x009d447b
    1104:	stc2l	0, cr15, [r4], {2}
    1108:	stccs	0, cr9, [r0, #-80]	; 0xffffffb0
    110c:	strbhi	pc, [r7], #65	; 0x41	; <UNPREDICTABLE>
    1110:			; <UNDEFINED> instruction: 0x06909a14
    1114:	tsteq	r0, #2	; <UNPREDICTABLE>
    1118:			; <UNDEFINED> instruction: 0xf1404611
    111c:			; <UNDEFINED> instruction: 0xf8df83ea
    1120:	ldrbtmi	r2, [sl], #-2312	; 0xfffff6f8
    1124:	mlacs	r8, r2, r8, pc	; <UNPREDICTABLE>
    1128:			; <UNDEFINED> instruction: 0xf0002a00
    112c:			; <UNDEFINED> instruction: 0xf04183e2
    1130:	andsls	r0, r4, #536870912	; 0x20000000
    1134:			; <UNDEFINED> instruction: 0xf0412b00
    1138:			; <UNDEFINED> instruction: 0xf8df86e8
    113c:			; <UNDEFINED> instruction: 0xf64038f0
    1140:	vsubl.s8	q8, d0, d2
    1144:			; <UNDEFINED> instruction: 0xf6400201
    1148:	ldrbtmi	r0, [fp], #-1538	; 0xfffff9fe
    114c:	mlane	r5, r3, r8, pc	; <UNPREDICTABLE>
    1150:	mlacc	r2, r3, r8, pc	; <UNPREDICTABLE>
    1154:	svclt	0x00182b00
    1158:	tstlt	r9, r6, lsl r6
    115c:	streq	pc, [r0], r6, asr #32
    1160:	stmiacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1164:			; <UNDEFINED> instruction: 0xf893447b
    1168:	tstlt	fp, r4, lsr #32
    116c:	strne	pc, [r0], r6, asr #8
    1170:	strpl	pc, [r0], r6, asr #8
    1174:			; <UNDEFINED> instruction: 0x46319816
    1178:	ldc	7, cr15, [r4, #1020]!	; 0x3fc
    117c:	beq	3d844 <sg_chk_n_print3@plt+0x3ca58>
    1180:	strbthi	pc, [r2], r1, asr #5	; <UNPREDICTABLE>
    1184:	stccs	12, cr10, [r0, #-276]	; 0xfffffeec
    1188:	strthi	pc, [fp], -r1, asr #32
    118c:	strtmi	r4, [sl], -fp, lsr #12
    1190:			; <UNDEFINED> instruction: 0xf7ff4621
    1194:	stmdacs	r0, {r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    1198:	strbthi	pc, [r0], r1, asr #32	; <UNPREDICTABLE>
    119c:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    11a0:	ldrbtmi	r7, [fp], #-2146	; 0xfffff79e
    11a4:	blls	51a014 <sg_chk_n_print3@plt+0x519228>
    11a8:			; <UNDEFINED> instruction: 0xf141069b
    11ac:			; <UNDEFINED> instruction: 0xf8df85f0
    11b0:	ldrbtmi	r3, [fp], #-2184	; 0xfffff778
    11b4:	mlacc	r6, r3, r8, pc	; <UNPREDICTABLE>
    11b8:			; <UNDEFINED> instruction: 0xf0002b00
    11bc:	tstcs	r6, r8, ror r1
    11c0:			; <UNDEFINED> instruction: 0xf7ff4650
    11c4:	stmdacs	r0, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    11c8:	cmnhi	r1, r0, lsl #5	; <UNPREDICTABLE>
    11cc:			; <UNDEFINED> instruction: 0xf7ff4650
    11d0:			; <UNDEFINED> instruction: 0xf8dfedfc
    11d4:	ldmdbls	r6, {r3, r5, r6, fp, sp}
    11d8:	movtvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    11dc:	vqshl.s8	q2, q13, <illegal reg q6.5>
    11e0:	tstls	r1, ip, asr #8
    11e4:	ldrmi	r9, [r9], -r0, lsl #4
    11e8:	strtmi	r2, [r0], -r1, lsl #4
    11ec:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
    11f0:			; <UNDEFINED> instruction: 0xf7ff4620
    11f4:			; <UNDEFINED> instruction: 0xf06fed12
    11f8:			; <UNDEFINED> instruction: 0xf1c30359
    11fc:	rsbs	r0, pc, r0, lsl #22
    1200:	bcc	143f57c <sg_chk_n_print3@plt+0x143e790>
    1204:	addsmi	r9, r3, #40960	; 0xa000
    1208:	mcrge	4, 4, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    120c:	bcc	153f488 <sg_chk_n_print3@plt+0x153e69c>
    1210:			; <UNDEFINED> instruction: 0xf47f2b00
    1214:	strtmi	sl, [r0], -r6, lsl #29
    1218:	stc	7, cr15, [ip, #1020]!	; 0x3fc
    121c:	stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1220:	stmdacc	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    1224:	andcs	fp, r1, r8, lsl pc
    1228:	subseq	pc, ip, r3, lsl #17
    122c:	eoreq	pc, r8, r3, lsl #17
    1230:	strtmi	lr, [r0], -fp, asr #12
    1234:	ldc	7, cr15, [lr, #1020]	; 0x3fc
    1238:	movwcc	r4, #5635	; 0x1603
    123c:			; <UNDEFINED> instruction: 0xf001900e
    1240:	movwcs	r8, #4656	; 0x1230
    1244:	strb	r9, [r0], -pc, lsl #6
    1248:	blcs	1f4fc <sg_chk_n_print3@plt+0x1e710>
    124c:	mrcge	4, 3, APSR_nzcv, cr7, cr15, {3}
    1250:	movwcs	r4, #5664	; 0x1620
    1254:			; <UNDEFINED> instruction: 0xf7ff930f
    1258:			; <UNDEFINED> instruction: 0xf8dfed8e
    125c:	ldrbtmi	r3, [fp], #-2024	; 0xfffff818
    1260:	addseq	pc, r0, r3, asr #17
    1264:	stmiahi	fp!, {r0, r4, r5, r9, sl, sp, lr, pc}
    1268:			; <UNDEFINED> instruction: 0xf47f2b7a
    126c:	strtmi	sl, [r0], -sp, ror #28
    1270:	tstls	sp, #67108864	; 0x4000000
    1274:	ldcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1278:			; <UNDEFINED> instruction: 0x37ccf8df
    127c:			; <UNDEFINED> instruction: 0x6618447b
    1280:			; <UNDEFINED> instruction: 0xe62262d8
    1284:			; <UNDEFINED> instruction: 0xf7ff4620
    1288:			; <UNDEFINED> instruction: 0xf8dfed76
    128c:	ldrbtmi	r3, [fp], #-1984	; 0xfffff840
    1290:	tstvs	r8, #88, 12	; 0x5800000
    1294:			; <UNDEFINED> instruction: 0xf8dde619
    1298:			; <UNDEFINED> instruction: 0xf6462a50
    129c:			; <UNDEFINED> instruction: 0xf6c6136c
    12a0:	addsmi	r1, sl, #-1275068415	; 0xb4000001
    12a4:	mrcge	4, 2, APSR_nzcv, cr12, cr15, {3}
    12a8:	bcc	153f5a4 <sg_chk_n_print3@plt+0x153e7b8>
    12ac:			; <UNDEFINED> instruction: 0xf47f2b74
    12b0:			; <UNDEFINED> instruction: 0x4620ae57
    12b4:	ldcl	7, cr15, [lr, #-1020]	; 0xfffffc04
    12b8:			; <UNDEFINED> instruction: 0x3794f8df
    12bc:			; <UNDEFINED> instruction: 0xf8c3447b
    12c0:	mulcc	r1, ip, r0
    12c4:	mcrge	4, 0, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    12c8:			; <UNDEFINED> instruction: 0x0788f8df
    12cc:	bleq	7d410 <sg_chk_n_print3@plt+0x7c624>
    12d0:			; <UNDEFINED> instruction: 0xf7ff4478
    12d4:	muls	r3, ip, ip
    12d8:			; <UNDEFINED> instruction: 0x377cf8df
    12dc:			; <UNDEFINED> instruction: 0xf8d3447b
    12e0:	addsmi	r3, r3, #144	; 0x90
    12e4:	mcrge	4, 5, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
    12e8:			; <UNDEFINED> instruction: 0x0770f8df
    12ec:	bleq	7fd430 <sg_chk_n_print3@plt+0x7fc644>
    12f0:			; <UNDEFINED> instruction: 0xf7ff4478
    12f4:			; <UNDEFINED> instruction: 0xf8dfec8c
    12f8:	ldrbtmi	r0, [r8], #-1896	; 0xfffff898
    12fc:	stc	7, cr15, [r6], {255}	; 0xff
    1300:			; <UNDEFINED> instruction: 0x2760f8df
    1304:	usatcc	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    1308:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    130c:			; <UNDEFINED> instruction: 0xf8dd681a
    1310:	subsmi	r3, sl, ip, asr #28
    1314:	strbhi	pc, [fp], -r1, asr #32	; <UNPREDICTABLE>
    1318:			; <UNDEFINED> instruction: 0xf60d4658
    131c:	ldc	13, cr6, [sp], #336	; 0x150
    1320:	pop	{r2, r8, r9, fp, pc}
    1324:	stmdbvc	pc!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}	; <UNPREDICTABLE>
    1328:			; <UNDEFINED> instruction: 0xf47f2f00
    132c:			; <UNDEFINED> instruction: 0xf20dae1e
    1330:	vst1.16	{d23-d25}, [pc], ip
    1334:	strtmi	r7, [r1], -r0, lsl #5
    1338:			; <UNDEFINED> instruction: 0xf7ff4630
    133c:	ldmdavc	r2!, {r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    1340:	rscsvc	pc, pc, r6, lsl #17
    1344:			; <UNDEFINED> instruction: 0xf0002a00
    1348:			; <UNDEFINED> instruction: 0xf8df8341
    134c:			; <UNDEFINED> instruction: 0xf8df271c
    1350:	ldrbtmi	r3, [sl], #-1820	; 0xfffff8e4
    1354:			; <UNDEFINED> instruction: 0x5718f8df
    1358:			; <UNDEFINED> instruction: 0x4718f8df
    135c:	mcr	4, 0, r4, cr8, cr11, {3}
    1360:			; <UNDEFINED> instruction: 0xf8df2a10
    1364:			; <UNDEFINED> instruction: 0x97112714
    1368:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    136c:			; <UNDEFINED> instruction: 0x770cf8df
    1370:			; <UNDEFINED> instruction: 0xf8cd447c
    1374:	mcr	0, 0, r8, cr8, cr4, {4}
    1378:	ldrbtmi	r2, [pc], #-2704	; 1380 <sg_chk_n_print3@plt+0x594>
    137c:			; <UNDEFINED> instruction: 0x2700f8df
    1380:			; <UNDEFINED> instruction: 0xf8cd4698
    1384:			; <UNDEFINED> instruction: 0x46caa098
    1388:	ldrbtmi	r4, [sl], #-1713	; 0xfffff94f
    138c:			; <UNDEFINED> instruction: 0x212c9224
    1390:			; <UNDEFINED> instruction: 0xf7ff4648
    1394:			; <UNDEFINED> instruction: 0x4606ec90
    1398:	blls	46d7e0 <sg_chk_n_print3@plt+0x46c9f4>
    139c:	blcc	7f3bc <sg_chk_n_print3@plt+0x7e5d0>
    13a0:	strbmi	r4, [r8], -r9, lsr #12
    13a4:	bl	ffebf3a8 <sg_chk_n_print3@plt+0xffebe5bc>
    13a8:	vmulvs.f16	s23, s4, s17	; <UNPREDICTABLE>
    13ac:	strbtvs	r3, [r2], -r1, lsl #4
    13b0:	ldrtmi	fp, [r1], lr, asr #3
    13b4:	ldrtmi	lr, [r9], -fp, ror #15
    13b8:			; <UNDEFINED> instruction: 0xf7ff4648
    13bc:	stmdacs	r0, {r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    13c0:			; <UNDEFINED> instruction: 0x4641d0f6
    13c4:			; <UNDEFINED> instruction: 0xf7ff4648
    13c8:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    13cc:	mrc	0, 0, sp, cr8, cr0, {7}
    13d0:			; <UNDEFINED> instruction: 0x46481a10
    13d4:	bl	ff8bf3d8 <sg_chk_n_print3@plt+0xff8be5ec>
    13d8:	blls	92f940 <sg_chk_n_print3@plt+0x92eb54>
    13dc:			; <UNDEFINED> instruction: 0xf8832201
    13e0:	cdpcs	0, 0, cr2, cr0, cr9, {1}
    13e4:	ldrbmi	sp, [r1], r5, ror #3
    13e8:			; <UNDEFINED> instruction: 0x8094f8dd
    13ec:			; <UNDEFINED> instruction: 0xa098f8dd
    13f0:	cfmsc32	mvfx14, mvfx8, mvfx11
    13f4:			; <UNDEFINED> instruction: 0x46481a90
    13f8:	bl	ff43f3fc <sg_chk_n_print3@plt+0xff43e610>
    13fc:	sbcsle	r2, r7, r0, lsl #16
    1400:	pkhtbeq	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    1404:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    1408:	stc	7, cr15, [r0], {255}	; 0xff
    140c:			; <UNDEFINED> instruction: 0xf8dfe2e2
    1410:	ldrbtmi	r0, [r8], #-1656	; 0xfffff988
    1414:	bl	ffebf418 <sg_chk_n_print3@plt+0xffebe62c>
    1418:			; <UNDEFINED> instruction: 0x1670f8df
    141c:	bleq	3d560 <sg_chk_n_print3@plt+0x3c774>
    1420:			; <UNDEFINED> instruction: 0x066cf8df
    1424:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1428:	bl	ffc3f42c <sg_chk_n_print3@plt+0xffc3e640>
    142c:	stmiahi	fp!, {r3, r5, r6, r8, r9, sl, sp, lr, pc}
    1430:			; <UNDEFINED> instruction: 0xf47f2b74
    1434:			; <UNDEFINED> instruction: 0xf8dfad9f
    1438:			; <UNDEFINED> instruction: 0x4621065c
    143c:			; <UNDEFINED> instruction: 0xf7ff4478
    1440:	stmdacs	r0, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    1444:	cfstrdge	mvd15, [r1, #-252]	; 0xffffff04
    1448:			; <UNDEFINED> instruction: 0xf8df4620
    144c:			; <UNDEFINED> instruction: 0xf7ff464c
    1450:	ldrbtmi	lr, [ip], #-3182	; 0xfffff392
    1454:	strmi	r4, [r2], -fp, lsl #12
    1458:	movwcs	lr, #2500	; 0x9c4
    145c:	svclt	0x00083301
    1460:	svccc	0x00fff1b0
    1464:	cfldrsge	mvf15, [r1, #-508]!	; 0xfffffe04
    1468:			; <UNDEFINED> instruction: 0x0630f8df
    146c:	bleq	7d5b0 <sg_chk_n_print3@plt+0x7c7c4>
    1470:			; <UNDEFINED> instruction: 0xf7ff4478
    1474:	strb	lr, [r3, -ip, asr #23]
    1478:			; <UNDEFINED> instruction: 0xf7ff4620
    147c:			; <UNDEFINED> instruction: 0xf8dfec7c
    1480:	ldrbtmi	r3, [fp], #-1568	; 0xfffff9e0
    1484:	svclt	0x00183800
    1488:			; <UNDEFINED> instruction: 0xf8832001
    148c:			; <UNDEFINED> instruction: 0xf8830021
    1490:	ldr	r0, [sl, #-85]	; 0xffffffab
    1494:			; <UNDEFINED> instruction: 0x060cf8df
    1498:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    149c:	addsne	pc, r0, r3, asr #17
    14a0:			; <UNDEFINED> instruction: 0xf7ff4478
    14a4:	ldr	lr, [sp, #2996]!	; 0xbb4
    14a8:	tstls	r4, #67108864	; 0x4000000
    14ac:	blls	612f1c <sg_chk_n_print3@plt+0x612130>
    14b0:	blcs	1f524 <sg_chk_n_print3@plt+0x1e738>
    14b4:	ldrbhi	pc, [r3, r0, asr #32]	; <UNPREDICTABLE>
    14b8:			; <UNDEFINED> instruction: 0x93242301
    14bc:	mvnscc	pc, #79	; 0x4f
    14c0:	bcc	fe43ccec <sg_chk_n_print3@plt+0xfe43bf00>
    14c4:	bcs	43cd2c <sg_chk_n_print3@plt+0x43bf40>
    14c8:	mvnscc	pc, sl, lsl #2
    14cc:	cmpmi	fp, fp, asr #4
    14d0:	blcs	2f920 <sg_chk_n_print3@plt+0x2eb34>
    14d4:	rscshi	pc, fp, #65	; 0x41
    14d8:	strbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    14dc:			; <UNDEFINED> instruction: 0xf8914479
    14e0:	andsmi	r2, r3, #41	; 0x29
    14e4:	strhi	pc, [lr, #65]	; 0x41
    14e8:	strbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    14ec:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    14f0:	bcs	a0f8 <sg_chk_n_print3@plt+0x930c>
    14f4:	andeq	pc, r0, r3, ror r1	; <UNPREDICTABLE>
    14f8:			; <UNDEFINED> instruction: 0x81b4f2c0
    14fc:	stmdbcs	r0, {r0, r3, r7, r8, r9, sl, fp, sp, lr}
    1500:	tstmi	r3, #2, 26	; 0x80
    1504:			; <UNDEFINED> instruction: 0x81aef000
    1508:	strcc	pc, [r4, #2271]!	; 0x8df
    150c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1510:	ldmdbls	sp, {r8, r9, sp}
    1514:	ldmdbls	sl, {r0, r3, r4, r5, r8, r9, fp, ip, sp, pc}
    1518:	strle	r0, [r0, #-1929]!	; 0xfffff877
    151c:	ldrne	pc, [r4, #2271]	; 0x8df
    1520:	mcrvs	4, 0, r4, cr9, cr9, {3}
    1524:	andsle	r2, sl, r0, lsl r9
    1528:	strmi	lr, [ip, #-2525]	; 0xfffff623
    152c:	tstls	lr, r1, lsr #17
    1530:	movweq	lr, #15173	; 0x3b45
    1534:	ldmib	sp, {r0, r1, r2, r3, r4, r8, r9, ip, pc}^
    1538:	blcs	e5b8 <sg_chk_n_print3@plt+0xd7cc>
    153c:	movweq	pc, #4468	; 0x1174	; <UNPREDICTABLE>
    1540:	blls	3b7d54 <sg_chk_n_print3@plt+0x3b6f68>
    1544:	svccc	0x0080f5b3
    1548:			; <UNDEFINED> instruction: 0xf8dfdb09
    154c:	ldrbtmi	r0, [r8], #-1388	; 0xfffffa94
    1550:	bl	173f554 <sg_chk_n_print3@plt+0x173e768>
    1554:	strbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1558:	ldrbtmi	r2, [fp], #-528	; 0xfffffdf0
    155c:	blls	51adcc <sg_chk_n_print3@plt+0x519fe0>
    1560:			; <UNDEFINED> instruction: 0xf101079a
    1564:			; <UNDEFINED> instruction: 0xf8df80a6
    1568:	stmdbls	lr, {r3, r4, r6, r8, sl, ip, sp}
    156c:			; <UNDEFINED> instruction: 0xf8d3447b
    1570:			; <UNDEFINED> instruction: 0xf8930090
    1574:	blx	9606 <sg_chk_n_print3@plt+0x881a>
    1578:	stmdblt	r2!, {r0, ip, sp, lr, pc}^
    157c:	bls	51caf0 <sg_chk_n_print3@plt+0x51bd04>
    1580:			; <UNDEFINED> instruction: 0xf023991a
    1584:			; <UNDEFINED> instruction: 0xf023437f
    1588:	movwmi	r0, #41983	; 0xa3ff
    158c:	andeq	pc, r4, #2
    1590:			; <UNDEFINED> instruction: 0xf0014313
    1594:	blge	b6273c <sg_chk_n_print3@plt+0xb61950>
    1598:	ldrmi	r9, [sl], -r7, lsr #6
    159c:	ldrmi	r2, [r9], -r0, lsl #6
    15a0:	bl	ffebf5a4 <sg_chk_n_print3@plt+0xffebe7b8>
    15a4:	stmdacs	r0, {r7, r9, sl, lr}
    15a8:	msrhi	CPSR_x, #1
    15ac:	ldrmi	pc, [r4, #-2271]	; 0xfffff721
    15b0:			; <UNDEFINED> instruction: 0xf894447c
    15b4:	blcs	d80c <sg_chk_n_print3@plt+0xca20>
    15b8:	subshi	pc, r3, r1, asr #32
    15bc:	strcc	pc, [r8, #-2271]	; 0xfffff721
    15c0:			; <UNDEFINED> instruction: 0xf8d3447b
    15c4:	bcs	985c <sg_chk_n_print3@plt+0x8a70>
    15c8:	sbcshi	pc, sp, #67108864	; 0x4000000
    15cc:	ldrbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    15d0:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    15d4:	stmdbcs	r1, {r9, ip}
    15d8:	andsne	lr, r2, #3358720	; 0x334000
    15dc:	andeq	pc, r0, #-2147483620	; 0x8000001c
    15e0:	strhi	pc, [sl, #-705]	; 0xfffffd3f
    15e4:	andcs	r9, r0, #32, 6	; 0x80000000
    15e8:	andsls	r9, r9, #26624	; 0x6800
    15ec:	movweq	pc, #8195	; 0x2003	; <UNPREDICTABLE>
    15f0:			; <UNDEFINED> instruction: 0xf8df931e
    15f4:	eorls	r3, r2, #220, 8	; 0xdc000000
    15f8:			; <UNDEFINED> instruction: 0x9325447b
    15fc:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1600:	ldrbtmi	r9, [fp], #-540	; 0xfffffde4
    1604:			; <UNDEFINED> instruction: 0xf8df9326
    1608:	ldrbtmi	r3, [fp], #-1232	; 0xfffffb30
    160c:	blls	3a6268 <sg_chk_n_print3@plt+0x3a547c>
    1610:	bfine	r4, r8, #12, #14
    1614:	ldrcc	lr, [r2], #-2525	; 0xfffff623
    1618:	bl	1d1202c <sg_chk_n_print3@plt+0x1d11240>
    161c:	lfmls	f0, 4, [lr], {1}
    1620:			; <UNDEFINED> instruction: 0x4618bfb8
    1624:	strmi	r9, [r1], r0, lsr #22
    1628:			; <UNDEFINED> instruction: 0x2090f8d3
    162c:			; <UNDEFINED> instruction: 0xf0002c00
    1630:			; <UNDEFINED> instruction: 0xf8938300
    1634:	stcge	0, cr5, [sl], #-340	; 0xfffffeac
    1638:	strmi	r9, [r2], -r2, lsl #4
    163c:	ldrdeq	lr, [ip, -sp]
    1640:			; <UNDEFINED> instruction: 0x03a3f10d
    1644:	movwls	r9, #13316	; 0x3404
    1648:	smlabteq	r0, sp, r9, lr
    164c:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx1
    1650:	tstls	r0, #16, 20	; 0x10000
    1654:	adcpl	pc, r3, sp, lsl #17
    1658:			; <UNDEFINED> instruction: 0xf8a4f003
    165c:	movwcc	r4, #9731	; 0x2603
    1660:			; <UNDEFINED> instruction: 0xf0009017
    1664:	blls	5e3110 <sg_chk_n_print3@plt+0x5e2324>
    1668:			; <UNDEFINED> instruction: 0xf0412b00
    166c:	stmdavs	r3!, {r4, r6, r7, r9, pc}
    1670:	ble	1d2ba4 <sg_chk_n_print3@plt+0x1d1db8>
    1674:	strbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1678:	mulcs	r0, r9, r6
    167c:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    1680:	smlabteq	r0, r2, r9, lr
    1684:	strbmi	r9, [ip], -r5, lsr #18
    1688:	stmvs	fp, {r0, r2, r5, r6, r7, r8, r9, sl, ip}
    168c:			; <UNDEFINED> instruction: 0x2055f891
    1690:	movweq	lr, #39699	; 0x9b13
    1694:	stmiavs	fp, {r0, r1, r3, r7, sp, lr}^
    1698:	movweq	lr, #15173	; 0x3b45
    169c:	smlawtlt	sl, fp, r0, r6
    16a0:	ldmdavc	fp, {r4, r8, r9, fp, ip, pc}
    16a4:	blls	8afaf8 <sg_chk_n_print3@plt+0x8aed0c>
    16a8:			; <UNDEFINED> instruction: 0x93223301
    16ac:	svceq	0x0000f1b9
    16b0:	addhi	pc, fp, #1
    16b4:	ldmdavc	r8, {r3, r4, r8, r9, fp, ip, pc}
    16b8:			; <UNDEFINED> instruction: 0xf0402800
    16bc:	andsls	r8, fp, pc, asr #6
    16c0:	ldrvc	pc, [ip], #-2271	; 0xfffff721
    16c4:			; <UNDEFINED> instruction: 0xf897447f
    16c8:	cdpcs	0, 0, cr6, cr0, cr9, {1}
    16cc:	eorshi	pc, r4, #0
    16d0:	ldrcc	pc, [r0], #-2271	; 0xfffff721
    16d4:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    16d8:	addsmi	r2, r4, #0, 6
    16dc:	movweq	lr, #15221	; 0x3b75
    16e0:	eorhi	pc, sl, #128, 4
    16e4:			; <UNDEFINED> instruction: 0x071b9b14
    16e8:	ldrhi	pc, [r6], r0, lsl #2
    16ec:	ldrdcc	pc, [r8], r7	; <UNPREDICTABLE>
    16f0:			; <UNDEFINED> instruction: 0xf0012b00
    16f4:			; <UNDEFINED> instruction: 0xf8df8253
    16f8:			; <UNDEFINED> instruction: 0x4640b3f0
    16fc:			; <UNDEFINED> instruction: 0xf8db44fb
    1700:			; <UNDEFINED> instruction: 0xf8db7090
    1704:	blx	2459ae <sg_chk_n_print3@plt+0x244bc2>
    1708:	andls	pc, r8, #1879048192	; 0x70000000
    170c:	b	1c3f710 <sg_chk_n_print3@plt+0x1c3e924>
    1710:			; <UNDEFINED> instruction: 0xf0039b14
    1714:	andls	r0, sl, r2, lsl #6
    1718:			; <UNDEFINED> instruction: 0xf0402800
    171c:			; <UNDEFINED> instruction: 0xf8db8347
    1720:	bls	205908 <sg_chk_n_print3@plt+0x204b1c>
    1724:			; <UNDEFINED> instruction: 0xf0402b00
    1728:	stmdbcs	r2, {r1, r4, r5, r6, r7, r8, r9, sl, pc}
    172c:	vstmiavc	r2!, {s29-s107}
    1730:	stmib	sp, {r0, r1, r4, r7, r9, sl, lr}^
    1734:			; <UNDEFINED> instruction: 0xf301bc08
    1738:	ldmib	sp, {r2, r4, r5, r9, sl, pc}^
    173c:	tstcs	r1, r8, lsl #6
    1740:	tstls	r0, r0, asr r6
    1744:	b	1ebf748 <sg_chk_n_print3@plt+0x1ebe95c>
    1748:	strmi	r2, [fp], -r0, lsl #16
    174c:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
    1750:	vsubhn.i16	d20, <illegal reg q0.5>, q1
    1754:	stmibmi	r5!, {r3, r9, sl, pc}^
    1758:	svcvs	0x00894479
    175c:	vmls.i8	d2, d1, d4
    1760:	stmibmi	r3!, {r2, r3, r4, r5, r6, r7, r8, sl, pc}^
    1764:	movwls	r2, #41728	; 0xa300
    1768:			; <UNDEFINED> instruction: 0x96194479
    176c:	andscc	lr, r0, #3424256	; 0x344000
    1770:	strvs	r1, [fp], #-2331	; 0xfffff6e5
    1774:	andeq	lr, r2, #70656	; 0x11400
    1778:	mvns	r6, sl, asr #8
    177c:			; <UNDEFINED> instruction: 0xf0026f9d
    1780:	andsls	pc, sl, r7, lsl #19
    1784:			; <UNDEFINED> instruction: 0xf0412d00
    1788:	blls	6a1de8 <sg_chk_n_print3@plt+0x6a0ffc>
    178c:	pkhbteq	pc, r0, r3	; <UNPREDICTABLE>
    1790:	orrshi	pc, r3, #65	; 0x41
    1794:			; <UNDEFINED> instruction: 0x06999b1a
    1798:	ldreq	pc, [r0], #-3
    179c:	strle	r4, [r6, #-1562]	; 0xfffff9e6
    17a0:	ldrbtmi	r4, [fp], #-3028	; 0xfffff42c
    17a4:			; <UNDEFINED> instruction: 0x305cf893
    17a8:			; <UNDEFINED> instruction: 0xf0402b00
    17ac:	stccs	7, cr8, [r0], {212}	; 0xd4
    17b0:	ldrbhi	pc, [r7, r0, asr #32]	; <UNPREDICTABLE>
    17b4:			; <UNDEFINED> instruction: 0x079b9b1a
    17b8:	strbthi	pc, [sl], r0, lsl #2	; <UNPREDICTABLE>
    17bc:	ldrbtmi	r4, [fp], #-3022	; 0xfffff432
    17c0:			; <UNDEFINED> instruction: 0x2056f893
    17c4:			; <UNDEFINED> instruction: 0x3059f893
    17c8:	svclt	0x00182a00
    17cc:	strcc	pc, [r0], #1103	; 0x44f
    17d0:			; <UNDEFINED> instruction: 0xf044b10b
    17d4:	blmi	ff2429dc <sg_chk_n_print3@plt+0xff241bf0>
    17d8:			; <UNDEFINED> instruction: 0xf893447b
    17dc:	blcs	d944 <sg_chk_n_print3@plt+0xcb58>
    17e0:	strhi	pc, [r4, r0, asr #32]!
    17e4:			; <UNDEFINED> instruction: 0x46219810
    17e8:	b	1f3f7ec <sg_chk_n_print3@plt+0x1f3ea00>
    17ec:	cdp	14, 0, cr1, cr8, cr3, {0}
    17f0:	vmov.i16	d19, #4096	; 0x1000
    17f4:	cfstr32cs	mvfx8, [r0, #-956]	; 0xfffffc44
    17f8:	tsthi	r5, r1, asr #32	; <UNPREDICTABLE>
    17fc:	stmdbhi	ip, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    1800:	movweq	lr, #39512	; 0x9a58
    1804:	sbcshi	pc, r8, r1, asr #32
    1808:	ldrbtmi	r4, [fp], #-3005	; 0xfffff443
    180c:	blcs	1d280 <sg_chk_n_print3@plt+0x1c494>
    1810:	adcshi	pc, sp, r1, asr #32
    1814:	ldrbtmi	r4, [fp], #-3003	; 0xfffff445
    1818:			; <UNDEFINED> instruction: 0x305af893
    181c:			; <UNDEFINED> instruction: 0xf43f2b00
    1820:	cdp	12, 1, cr10, cr8, cr5, {3}
    1824:	tstcs	r6, r0, lsl sl
    1828:	b	e3f82c <sg_chk_n_print3@plt+0xe3ea40>
    182c:			; <UNDEFINED> instruction: 0xf6bf2800
    1830:	mrc	12, 0, sl, cr8, cr13, {2}
    1834:			; <UNDEFINED> instruction: 0xf7ff0a10
    1838:	bmi	fecfc360 <sg_chk_n_print3@plt+0xfecfb574>
    183c:	vst2.8	{d25,d27}, [pc :64], r0
    1840:	ldrbtmi	r7, [sl], #-832	; 0xfffffcc0
    1844:	strtmi	lr, [r0], -fp, asr #9
    1848:	b	fe53f84c <sg_chk_n_print3@plt+0xfe53ea60>
    184c:	ldrbtmi	r4, [fp], #-2991	; 0xfffff451
    1850:	andeq	pc, r1, #0
    1854:	subeq	pc, r0, r0, asr #7
    1858:	eorcs	pc, r7, r3, lsl #17
    185c:	subseq	pc, fp, r3, lsl #17
    1860:	bllt	cff864 <sg_chk_n_print3@plt+0xcfea78>
    1864:	bls	4ac918 <sg_chk_n_print3@plt+0x4abb2c>
    1868:	mvnscc	pc, #79	; 0x4f
    186c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    1870:			; <UNDEFINED> instruction: 0xf04f6023
    1874:	blls	68f878 <sg_chk_n_print3@plt+0x68ea8c>
    1878:	strvs	lr, [r0, -r2, asr #19]
    187c:			; <UNDEFINED> instruction: 0xf101079a
    1880:	blls	6a1c30 <sg_chk_n_print3@plt+0x6a0e44>
    1884:			; <UNDEFINED> instruction: 0xf101069b
    1888:	cdpge	3, 2, cr8, cr12, cr2, {0}
    188c:	mvnscc	pc, #79	; 0x4f
    1890:			; <UNDEFINED> instruction: 0xf04f9a15
    1894:	ldrshtvs	r3, [r3], -pc
    1898:	ldrbcc	pc, [pc, #79]!	; 18ef <sg_chk_n_print3@plt+0xb03>	; <UNPREDICTABLE>
    189c:	stmib	r2, {r2, r4, r8, r9, fp, ip, pc}^
    18a0:	ldreq	r4, [pc, r0, lsl #10]
    18a4:	adcshi	pc, r7, r1, lsl #2
    18a8:			; <UNDEFINED> instruction: 0x06989b14
    18ac:			; <UNDEFINED> instruction: 0x81b7f101
    18b0:	ldrbtmi	r4, [ip], #-3223	; 0xfffff369
    18b4:	movwcs	lr, #2516	; 0x9d4
    18b8:			; <UNDEFINED> instruction: 0xf1732a00
    18bc:			; <UNDEFINED> instruction: 0xf6bf0300
    18c0:	blls	4ad154 <sg_chk_n_print3@plt+0x4ac368>
    18c4:	ldrdeq	lr, [r0, -r3]
    18c8:	stmdacs	r1, {r0, r2, r4, r8, r9, fp, ip, pc}
    18cc:	streq	pc, [r0, #-369]	; 0xfffffe8f
    18d0:	movwcs	lr, #2515	; 0x9d3
    18d4:	ldrhi	pc, [r0, -r0, asr #5]!
    18d8:			; <UNDEFINED> instruction: 0xf1732a01
    18dc:	blle	142ce4 <sg_chk_n_print3@plt+0x141ef8>
    18e0:	bl	1cd22f0 <sg_chk_n_print3@plt+0x1cd1504>
    18e4:	svclt	0x00bc0501
    18e8:			; <UNDEFINED> instruction: 0x46194610
    18ec:	smlabteq	r0, r4, r9, lr
    18f0:	blcs	3b120 <sg_chk_n_print3@plt+0x3a334>
    18f4:	movwhi	pc, #36929	; 0x9041	; <UNPREDICTABLE>
    18f8:			; <UNDEFINED> instruction: 0x079a9b14
    18fc:	cfldr32ge	mvfx15, [sp], {63}	; 0x3f
    1900:	smladeq	pc, r4, r9, r9	; <UNPREDICTABLE>
    1904:	cmnhi	pc, r1, lsl #2	; <UNPREDICTABLE>
    1908:	strbeq	r4, [lr, -r2, lsl #23]
    190c:			; <UNDEFINED> instruction: 0xf893447b
    1910:			; <UNDEFINED> instruction: 0xf8932022
    1914:			; <UNDEFINED> instruction: 0xf1013025
    1918:	bcs	22184 <sg_chk_n_print3@plt+0x21398>
    191c:	strbeq	pc, [r1], #-79	; 0xffffffb1	; <UNPREDICTABLE>
    1920:	streq	pc, [r1], #-704	; 0xfffffd40
    1924:	strbcs	fp, [r1], #-3848	; 0xfffff0f8
    1928:			; <UNDEFINED> instruction: 0xf044b10b
    192c:	blmi	1e82b34 <sg_chk_n_print3@plt+0x1e81d48>
    1930:			; <UNDEFINED> instruction: 0xf893447b
    1934:	tstlt	fp, r4, lsr #32
    1938:	strne	pc, [r0], #1092	; 0x444
    193c:	strpl	pc, [r0], #1092	; 0x444
    1940:	ldrbtmi	r4, [fp], #-2934	; 0xfffff48a
    1944:	mlacc	r0, r3, r8, pc	; <UNPREDICTABLE>
    1948:	vst4.8	{d27,d29,d31,d33}, [r4], fp
    194c:	ldmdals	r6, {r7, sl, sp, lr}
    1950:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
    1954:			; <UNDEFINED> instruction: 0xf7ff4621
    1958:			; <UNDEFINED> instruction: 0xf1b0e97e
    195c:	vmlsl.s8	q8, d1, d0
    1960:	strhlt	r8, [sp, #-38]	; 0xffffffda
    1964:			; <UNDEFINED> instruction: 0xf1010660
    1968:	stmdbmi	sp!, {r2, r3, r6, r8, sl, pc}^
    196c:	stmdami	sp!, {r0, r3, r4, r5, r6, sl, lr}^
    1970:	ldrbtmi	r4, [r8], #-1570	; 0xfffff9de
    1974:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1978:	stmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    197c:	movweq	lr, #39512	; 0x9a58
    1980:	cfldrsge	mvf15, [r5], {63}	; 0x3f
    1984:	andcs	r4, r0, #104, 22	; 0x1a000
    1988:	ldrbmi	r9, [r0], -r0, lsl #4
    198c:			; <UNDEFINED> instruction: 0xf8d3447b
    1990:			; <UNDEFINED> instruction: 0x464b2090
    1994:	blx	878fa <sg_chk_n_print3@plt+0x86b0e>
    1998:	blx	23e5ae <sg_chk_n_print3@plt+0x23d7c2>
    199c:	blx	fe88e5c2 <sg_chk_n_print3@plt+0xfe88d7d6>
    19a0:	ldrmi	r6, [pc], #-1800	; 19a8 <sg_chk_n_print3@plt+0xbbc>
    19a4:			; <UNDEFINED> instruction: 0x4632463b
    19a8:	stmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19ac:			; <UNDEFINED> instruction: 0xf1712800
    19b0:	vsubw.s8	q8, <illegal reg q0.5>, d0
    19b4:	cfstrscs	mvf8, [r0, #-828]	; 0xfffffcc4
    19b8:	blge	ffe7eabc <sg_chk_n_print3@plt+0xffe7dcd0>
    19bc:			; <UNDEFINED> instruction: 0x4632485b
    19c0:	ldrbtmi	r4, [r8], #-1595	; 0xfffff9c5
    19c4:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19c8:	bllt	ffc7f9cc <sg_chk_n_print3@plt+0xffc7ebe0>
    19cc:	ldrbtmi	r4, [r8], #-2136	; 0xfffff7a8
    19d0:	ldmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19d4:			; <UNDEFINED> instruction: 0xf04f4857
    19d8:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
    19dc:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19e0:	svclt	0x0000e48e
    19e4:	andeq	r7, r1, sl, ror #1
    19e8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    19ec:	andeq	r7, r1, ip, lsl #4
    19f0:	andeq	r6, r0, r6, ror #25
    19f4:	andeq	r5, r0, r8, lsr #11
    19f8:	andeq	r5, r0, sl, asr #26
    19fc:	andeq	r5, r0, ip, lsr sp
    1a00:	andeq	r7, r1, ip, lsr r0
    1a04:	andeq	r7, r1, ip
    1a08:	strdeq	r6, [r1], -r8
    1a0c:	andeq	r6, r1, r6, asr #31
    1a10:	andeq	r6, r1, lr, lsr #31
    1a14:	muleq	r1, lr, pc	; <UNPREDICTABLE>
    1a18:	andeq	r2, r0, sp, lsr pc
    1a1c:	andeq	r2, r0, fp, ror #29
    1a20:	andeq	r6, r1, r0, asr pc
    1a24:	andeq	r6, r1, r4, lsr #30
    1a28:	andeq	r6, r1, r2, lsl #30
    1a2c:	ldrdeq	r6, [r1], -sl
    1a30:	andeq	r6, r1, r0, asr #29
    1a34:	andeq	r6, r1, r2, lsl #29
    1a38:	andeq	r6, r1, r2, ror lr
    1a3c:	andeq	r6, r0, r4, ror r0
    1a40:	andeq	r6, r1, r4, lsl #28
    1a44:	andeq	r6, r1, r6, asr #27
    1a48:	andeq	r6, r1, r8, lsr #27
    1a4c:	muleq	r1, r6, sp
    1a50:	andeq	r6, r1, r8, ror #26
    1a54:	andeq	r5, r0, r8, ror #18
    1a58:	andeq	r6, r1, r8, asr #26
    1a5c:			; <UNDEFINED> instruction: 0x00005cb8
    1a60:	andeq	r5, r0, r6, asr #23
    1a64:	strdeq	r6, [r1], -r0
    1a68:	strdeq	r5, [r0], -r6
    1a6c:	andeq	r5, r0, r4, ror #3
    1a70:	andeq	r5, r0, r8, lsl r9
    1a74:			; <UNDEFINED> instruction: 0x00016cb4
    1a78:	andeq	r5, r0, r6, lsr #18
    1a7c:	andeq	r5, r0, lr, lsl #18
    1a80:	muleq	r1, sl, ip
    1a84:	andeq	r5, r0, sl, asr #2
    1a88:	ldrdeq	r5, [r0], -r2
    1a8c:	strdeq	r5, [r0], -r4
    1a90:	andeq	r5, r0, r2, lsl #22
    1a94:	andeq	r5, r0, r4, lsl #17
    1a98:			; <UNDEFINED> instruction: 0x00016bb2
    1a9c:	andeq	r5, r0, r4, asr r8
    1aa0:	andeq	r6, r1, r2, lsr #23
    1aa4:	ldrdeq	r5, [r0], -r8
    1aa8:	andeq	r6, r1, r8, asr #22
    1aac:	andeq	r6, r1, r8, lsl fp
    1ab0:	strdeq	r6, [r1], -r8
    1ab4:	andeq	r6, r1, r4, lsl #22
    1ab8:	andeq	r6, r0, sl, lsl #1
    1abc:	andeq	r6, r1, sl, asr #21
    1ac0:			; <UNDEFINED> instruction: 0x00016ab8
    1ac4:	andeq	r6, r1, r4, ror sl
    1ac8:	andeq	r6, r1, r4, ror #20
    1acc:	andeq	r6, r1, r4, lsr sl
    1ad0:	andeq	r6, r1, ip, lsr #20
    1ad4:	andeq	r6, r1, r2, lsr #20
    1ad8:	andeq	r6, r1, sl, lsl sl
    1adc:	andeq	r6, r1, r6, lsl #19
    1ae0:	andeq	r6, r1, r0, ror #18
    1ae4:	andeq	r6, r1, r0, lsr r9
    1ae8:	andeq	r6, r1, r8, lsr #18
    1aec:	andeq	r6, r1, ip, asr #17
    1af0:			; <UNDEFINED> instruction: 0x000168bc
    1af4:	andeq	r6, r1, r2, lsl #17
    1af8:	andeq	r6, r1, r6, ror #16
    1afc:	andeq	r6, r1, ip, asr #16
    1b00:	andeq	r6, r1, sl, lsl r8
    1b04:	andeq	r6, r1, lr, lsl #16
    1b08:	andeq	r5, r0, lr, lsl #20
    1b0c:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    1b10:	andeq	r6, r1, r2, asr r7
    1b14:	andeq	r6, r1, r8, lsl r7
    1b18:	strdeq	r6, [r1], -r4
    1b1c:	andeq	r6, r1, r2, ror #13
    1b20:	andeq	r5, r0, r4, ror #4
    1b24:	andeq	r5, r0, lr, asr #19
    1b28:	muleq	r1, r8, r6
    1b2c:	andeq	r5, r0, lr, asr #19
    1b30:	muleq	r0, sl, r2
    1b34:			; <UNDEFINED> instruction: 0x000052be
    1b38:			; <UNDEFINED> instruction: 0x07989b14
    1b3c:	teqhi	r9, r0, lsl #2	; <UNPREDICTABLE>
    1b40:			; <UNDEFINED> instruction: 0x071b9b14
    1b44:	orrshi	pc, r2, #64, 2
    1b48:	stcne	8, cr15, [r8], {223}	; 0xdf
    1b4c:	tstls	r9, #0, 6
    1b50:	movwls	r4, #42105	; 0xa479
    1b54:	andcc	lr, r6, #3424256	; 0x344000
    1b58:	orrvs	r1, fp, fp, lsl r9
    1b5c:	andeq	lr, r2, #70656	; 0x11400
    1b60:			; <UNDEFINED> instruction: 0xf8df61ca
    1b64:	ldrbtmi	r3, [fp], #-3188	; 0xfffff38c
    1b68:			; <UNDEFINED> instruction: 0xb17a6e9a
    1b6c:	ldmdbls	r7, {r1, r3, r4, r9, fp, ip, pc}
    1b70:	svclt	0x00182a20
    1b74:	svclt	0x000c2a01
    1b78:	andcs	r2, r0, #268435456	; 0x10000000
    1b7c:	svclt	0x00d42900
    1b80:			; <UNDEFINED> instruction: 0xf0022200
    1b84:	bcs	2390 <sg_chk_n_print3@plt+0x15a4>
    1b88:	movhi	pc, #64	; 0x40
    1b8c:	mcrrvs	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    1b90:	blvs	1cd2d90 <sg_chk_n_print3@plt+0x1cd1fa4>
    1b94:	strle	r0, [pc, #-1951]	; 13fd <sg_chk_n_print3@plt+0x611>
    1b98:	ldmdbls	fp, {r2, r5, r9, fp, ip, pc}
    1b9c:	svclt	0x00182a20
    1ba0:	svclt	0x000c2a01
    1ba4:	andcs	r2, r0, #268435456	; 0x10000000
    1ba8:	svclt	0x00d42900
    1bac:			; <UNDEFINED> instruction: 0xf0022200
    1bb0:	bcs	23bc <sg_chk_n_print3@plt+0x15d0>
    1bb4:			; <UNDEFINED> instruction: 0x83b1f040
    1bb8:	strle	r0, [pc, #-2008]	; 13e8 <sg_chk_n_print3@plt+0x5fc>
    1bbc:	bls	2a8814 <sg_chk_n_print3@plt+0x2a7a28>
    1bc0:	svclt	0x00182b20
    1bc4:	svclt	0x000c2b01
    1bc8:	movwcs	r2, #769	; 0x301
    1bcc:	svclt	0x00d42a00
    1bd0:			; <UNDEFINED> instruction: 0xf0032300
    1bd4:	blcs	27e0 <sg_chk_n_print3@plt+0x19f4>
    1bd8:			; <UNDEFINED> instruction: 0x83aef040
    1bdc:	stcne	8, cr15, [r0], {223}	; 0xdf
    1be0:	ldmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    1be4:	bcs	4a7ec <sg_chk_n_print3@plt+0x49a00>
    1be8:	andeq	pc, r0, r3, ror r1	; <UNPREDICTABLE>
    1bec:	blne	438990 <sg_chk_n_print3@plt+0x437ba4>
    1bf0:	bl	18e5c40 <sg_chk_n_print3@plt+0x18e4e54>
    1bf4:	tstls	r3, #335544320	; 0x14000000
    1bf8:	ldmib	sp, {r2, r3, r8, r9, fp, ip, pc}^
    1bfc:	ldmdbne	fp, {r1, r4, r8, r9, sl, sp, lr}
    1c00:	blls	366838 <sg_chk_n_print3@plt+0x365a4c>
    1c04:	strvs	lr, [r0, -r1, asr #19]
    1c08:	movweq	lr, #15173	; 0x3b45
    1c0c:	blls	1a6848 <sg_chk_n_print3@plt+0x1a5a5c>
    1c10:	movwls	r1, #26907	; 0x691b
    1c14:	bl	1168838 <sg_chk_n_print3@plt+0x1167a4c>
    1c18:	cdpcs	3, 0, cr0, cr1, cr3, {0}
    1c1c:			; <UNDEFINED> instruction: 0xf1779307
    1c20:	blle	1302828 <sg_chk_n_print3@plt+0x1301a3c>
    1c24:	blcs	28890 <sg_chk_n_print3@plt+0x27aa4>
    1c28:			; <UNDEFINED> instruction: 0x464bbf14
    1c2c:	tstls	ip, #0, 6
    1c30:	cdp	4, 1, cr14, cr8, cr13, {7}
    1c34:			; <UNDEFINED> instruction: 0x9e265a10
    1c38:			; <UNDEFINED> instruction: 0xf7ffe009
    1c3c:	stmdavs	r3, {r1, r3, r4, r6, fp, sp, lr, pc}
    1c40:	svclt	0x00182b0b
    1c44:			; <UNDEFINED> instruction: 0xf0402b04
    1c48:			; <UNDEFINED> instruction: 0xf8d682e9
    1c4c:	blx	249e96 <sg_chk_n_print3@plt+0x2490aa>
    1c50:	strbmi	pc, [r1], -r2, lsl #4	; <UNPREDICTABLE>
    1c54:			; <UNDEFINED> instruction: 0xf7fe4628
    1c58:	mcrne	15, 0, lr, cr4, cr4, {5}
    1c5c:			; <UNDEFINED> instruction: 0xf8dfdbed
    1c60:	ldrls	r3, [r7], #-2948	; 0xfffff47c
    1c64:	svcvs	0x009a447b
    1c68:	vpmax.u8	d2, d1, d2
    1c6c:			; <UNDEFINED> instruction: 0xf8df83bb
    1c70:	ldmdals	r7, {r3, r4, r5, r6, r8, r9, fp, lr}
    1c74:			; <UNDEFINED> instruction: 0xf8d4447c
    1c78:	blx	245ec2 <sg_chk_n_print3@plt+0x2450d6>
    1c7c:	addmi	pc, r3, #67108864	; 0x4000000
    1c80:			; <UNDEFINED> instruction: 0xf8dfdd0f
    1c84:	andcs	r5, r0, #104, 22	; 0x1a000
    1c88:	ldrbtmi	r2, [sp], #-768	; 0xfffffd00
    1c8c:	movwcs	lr, #2501	; 0x9c5
    1c90:	blx	d3dca4 <sg_chk_n_print3@plt+0xd3ceb8>
    1c94:	smlawblt	r1, r1, r6, r4
    1c98:			; <UNDEFINED> instruction: 0xf1006823
    1c9c:	movwcc	r0, #6401	; 0x1901
    1ca0:			; <UNDEFINED> instruction: 0xf8df6023
    1ca4:	strbmi	r1, [ip], -ip, asr #22
    1ca8:	ldrbtmi	r1, [r9], #-2021	; 0xfffff81b
    1cac:	movwcs	lr, #10705	; 0x29d1
    1cb0:	andeq	lr, r9, #18432	; 0x4800
    1cb4:	mvnvc	lr, #68608	; 0x10c00
    1cb8:	movwcs	lr, #10689	; 0x29c1
    1cbc:			; <UNDEFINED> instruction: 0xf04fe4f6
    1cc0:	blls	8c48c8 <sg_chk_n_print3@plt+0x8c3adc>
    1cc4:	blls	52e138 <sg_chk_n_print3@plt+0x52d34c>
    1cc8:			; <UNDEFINED> instruction: 0xf1000799
    1ccc:			; <UNDEFINED> instruction: 0xf8df8641
    1cd0:	ldrbtmi	r3, [fp], #-2852	; 0xfffff4dc
    1cd4:	umullscc	pc, r4, r3, r8	; <UNPREDICTABLE>
    1cd8:			; <UNDEFINED> instruction: 0xf0402b00
    1cdc:	blls	9e2fd8 <sg_chk_n_print3@plt+0x9e21ec>
    1ce0:			; <UNDEFINED> instruction: 0xf7fe6818
    1ce4:			; <UNDEFINED> instruction: 0xf8dfef74
    1ce8:	ldrbtmi	r3, [fp], #-2832	; 0xfffff4f0
    1cec:	ldrdeq	pc, [ip], r3	; <UNPREDICTABLE>
    1cf0:			; <UNDEFINED> instruction: 0xf7feb108
    1cf4:	cdp	15, 1, cr14, cr8, cr12, {3}
    1cf8:	blcs	10540 <sg_chk_n_print3@plt+0xf754>
    1cfc:	strhi	pc, [r7], #-64	; 0xffffffc0
    1d00:	svceq	0x0001f1ba
    1d04:	blls	535d18 <sg_chk_n_print3@plt+0x534f2c>
    1d08:			; <UNDEFINED> instruction: 0xf140071a
    1d0c:			; <UNDEFINED> instruction: 0xf8df8761
    1d10:	ldrbtmi	r3, [fp], #-2796	; 0xfffff514
    1d14:	ldrdcc	pc, [r4], r3	; <UNPREDICTABLE>
    1d18:			; <UNDEFINED> instruction: 0xdc182b00
    1d1c:	bcc	ff8400a0 <sg_chk_n_print3@plt+0xff83f2b4>
    1d20:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1d24:	tstmi	r3, #0, 6
    1d28:	strhi	pc, [r1, -r0, asr #32]!
    1d2c:	beq	ff5400b0 <sg_chk_n_print3@plt+0xff53f2c4>
    1d30:			; <UNDEFINED> instruction: 0xf0014478
    1d34:	blls	8c1208 <sg_chk_n_print3@plt+0x8c041c>
    1d38:			; <UNDEFINED> instruction: 0xf0402b00
    1d3c:			; <UNDEFINED> instruction: 0xf8df86fb
    1d40:	ldrbtmi	r3, [fp], #-2760	; 0xfffff538
    1d44:			; <UNDEFINED> instruction: 0x1098f8d3
    1d48:			; <UNDEFINED> instruction: 0xf0402900
    1d4c:			; <UNDEFINED> instruction: 0xf1bb86ec
    1d50:	svclt	0x00b80f00
    1d54:	bleq	18fde98 <sg_chk_n_print3@plt+0x18fd0ac>
    1d58:	blt	ff4bfd5c <sg_chk_n_print3@plt+0xff4bef70>
    1d5c:	bvs	feb400e0 <sg_chk_n_print3@plt+0xfeb3f2f4>
    1d60:	blt	fe43d5cc <sg_chk_n_print3@plt+0xfe43c7e0>
    1d64:	and	r4, r7, lr, ror r4
    1d68:	svc	0x00c2f7fe
    1d6c:	blcs	2dbd80 <sg_chk_n_print3@plt+0x2daf94>
    1d70:	blcs	1319d8 <sg_chk_n_print3@plt+0x130bec>
    1d74:	movwhi	pc, #41024	; 0xa040	; <UNPREDICTABLE>
    1d78:			; <UNDEFINED> instruction: 0x2090f8d6
    1d7c:	ldrbmi	r4, [r8], -r1, asr #12
    1d80:	vqdmulh.s<illegal width 8>	d15, d9, d2
    1d84:	svc	0x00ccf7fe
    1d88:	blle	ffb495ac <sg_chk_n_print3@plt+0xffb487c0>
    1d8c:			; <UNDEFINED> instruction: 0x971b6fb3
    1d90:			; <UNDEFINED> instruction: 0xf77f2b02
    1d94:			; <UNDEFINED> instruction: 0xf8d6ac95
    1d98:			; <UNDEFINED> instruction: 0xf8df1090
    1d9c:	bls	6c4774 <sg_chk_n_print3@plt+0x6c3988>
    1da0:			; <UNDEFINED> instruction: 0xf109fb01
    1da4:			; <UNDEFINED> instruction: 0xf7fe4478
    1da8:	str	lr, [r9], #3890	; 0xf32
    1dac:			; <UNDEFINED> instruction: 0xf0002b00
    1db0:			; <UNDEFINED> instruction: 0xf8df825d
    1db4:	andcs	r3, r1, #96, 20	; 0x60000
    1db8:	bge	ca65e0 <sg_chk_n_print3@plt+0xca57f4>
    1dbc:	andsls	r4, r1, #2063597568	; 0x7b000000
    1dc0:	cdp	15, 0, cr10, cr8, cr15, {2}
    1dc4:			; <UNDEFINED> instruction: 0xf8938a90
    1dc8:	ldrmi	r2, [lr], -r1, lsr #32
    1dcc:			; <UNDEFINED> instruction: 0xf10d6bdb
    1dd0:	tstls	r0, r3, lsr #3
    1dd4:	adccs	pc, r3, sp, lsl #17
    1dd8:			; <UNDEFINED> instruction: 0xf896931d
    1ddc:	strcs	r4, [r1, #-35]	; 0xffffffdd
    1de0:	mlacc	r7, r6, r8, pc	; <UNPREDICTABLE>
    1de4:	bvs	ffc53714 <sg_chk_n_print3@plt+0xffc52928>
    1de8:	ldmib	sp, {r3, r4, r5, r9, sl, lr}^
    1dec:	stmib	sp, {r1, r2, sl, fp, ip, sp, pc}^
    1df0:	blls	44ee04 <sg_chk_n_print3@plt+0x44e018>
    1df4:			; <UNDEFINED> instruction: 0xbc00e9cd
    1df8:	stceq	0, cr15, [r0], {79}	; 0x4f
    1dfc:			; <UNDEFINED> instruction: 0xf04f9502
    1e00:	stmib	r3, {r8, r9, fp}^
    1e04:			; <UNDEFINED> instruction: 0xf8d6bc00
    1e08:			; <UNDEFINED> instruction: 0xf0014090
    1e0c:	andls	pc, sl, r1, asr pc	; <UNPREDICTABLE>
    1e10:			; <UNDEFINED> instruction: 0xf0402800
    1e14:	blx	262352 <sg_chk_n_print3@plt+0x261566>
    1e18:	stmdbls	sl, {r2, r8, r9, ip, sp, lr, pc}
    1e1c:	ldmdage	r7!, {r3, r4, r5, r9, sp}
    1e20:	movwls	sl, #64565	; 0xfc35
    1e24:	svc	0x0070f7fe
    1e28:	cmpcs	r3, pc, lsl #16
    1e2c:	bvs	ffce8674 <sg_chk_n_print3@plt+0xffce7888>
    1e30:	ldmdavc	r2, {r5, r6, r7, sp, lr}
    1e34:	eorvs	r9, r1, r6, lsl #16
    1e38:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    1e3c:	movtcs	r7, #547	; 0x223
    1e40:			; <UNDEFINED> instruction: 0xf64e6061
    1e44:	rsbvc	r2, r3, #96, 2
    1e48:	movtvc	pc, #49677	; 0xc20d	; <UNPREDICTABLE>
    1e4c:	bhi	13d564 <sg_chk_n_print3@plt+0x13c778>
    1e50:	rsbvs	r6, r0, #-1073741799	; 0xc0000019
    1e54:	smlabtcc	r6, r4, r9, lr
    1e58:	eorvs	fp, r5, #-2147483648	; 0x80000000
    1e5c:	svcvs	0x009b9b15
    1e60:	vstrle	d2, [r8, #-8]
    1e64:			; <UNDEFINED> instruction: 0xf7fee162
    1e68:	stmdavs	r3, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
    1e6c:	svclt	0x00182b0b
    1e70:			; <UNDEFINED> instruction: 0xf0402b04
    1e74:			; <UNDEFINED> instruction: 0x46228150
    1e78:	orrcs	pc, r5, r2, asr #4
    1e7c:			; <UNDEFINED> instruction: 0xf7fe4650
    1e80:	stmdacs	r0, {r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    1e84:			; <UNDEFINED> instruction: 0xf8dfdbef
    1e88:	ldrbtmi	r3, [fp], #-2448	; 0xfffff670
    1e8c:	blcs	9dd00 <sg_chk_n_print3@plt+0x9cf14>
    1e90:			; <UNDEFINED> instruction: 0x81b4f300
    1e94:			; <UNDEFINED> instruction: 0xf7fe4620
    1e98:	strmi	lr, [r5], -r0, lsr #30
    1e9c:	ldmdale	r7, {r0, r2, r4, fp, sp}
    1ea0:			; <UNDEFINED> instruction: 0xf010e8df
    1ea4:	andseq	r0, r6, r3, lsl #2
    1ea8:	andseq	r0, r6, r4, rrx
    1eac:	andseq	r0, r6, r6, lsl r0
    1eb0:	andseq	r0, r6, r5, asr r0
    1eb4:	andseq	r0, r6, r6, lsl r0
    1eb8:	subseq	r0, r5, r6, lsl r0
    1ebc:	andseq	r0, r6, r6, lsl r0
    1ec0:	andseq	r0, r6, r6, lsl r0
    1ec4:	andseq	r0, r6, r6, lsl r0
    1ec8:	andseq	r0, r6, r6, lsl r0
    1ecc:	adcseq	r0, lr, r6, lsl r0
    1ed0:	stmdblt	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1ed4:			; <UNDEFINED> instruction: 0xf8df4621
    1ed8:	ldrbtmi	r0, [fp], #2376	; 0x948
    1edc:			; <UNDEFINED> instruction: 0xf8db4478
    1ee0:	bcs	4a0c8 <sg_chk_n_print3@plt+0x492dc>
    1ee4:	andcs	fp, r0, #212, 30	; 0x350
    1ee8:			; <UNDEFINED> instruction: 0xf7fe2201
    1eec:			; <UNDEFINED> instruction: 0xf8dbef80
    1ef0:			; <UNDEFINED> instruction: 0xf8db2030
    1ef4:	movwcc	r3, #4176	; 0x1050
    1ef8:	subscc	pc, r0, fp, asr #17
    1efc:			; <UNDEFINED> instruction: 0xf0402a00
    1f00:	mcrne	2, 3, r8, cr11, cr0, {4}
    1f04:	vqdmulh.s<illegal width 8>	d18, d0, d1
    1f08:	stfned	f0, [r9], #468	; 0x1d4
    1f0c:	svclt	0x00149a08
    1f10:	movwcs	r2, #4864	; 0x1300
    1f14:			; <UNDEFINED> instruction: 0xf040421a
    1f18:	blls	222280 <sg_chk_n_print3@plt+0x221494>
    1f1c:	svclt	0x00142d06
    1f20:			; <UNDEFINED> instruction: 0xf0032300
    1f24:	blcs	2b30 <sg_chk_n_print3@plt+0x1d44>
    1f28:	msrhi	CPSR_fc, r0
    1f2c:	ldmcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1f30:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1f34:	sbcsvs	r3, r3, r1, lsl #22
    1f38:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    1f3c:			; <UNDEFINED> instruction: 0xf8df85d6
    1f40:	ldrbtmi	r0, [r8], #-2280	; 0xfffff718
    1f44:	mcr	7, 3, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    1f48:	movwls	r2, #33536	; 0x8300
    1f4c:			; <UNDEFINED> instruction: 0xf8dfe745
    1f50:			; <UNDEFINED> instruction: 0x462138dc
    1f54:	ldmeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1f58:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    1f5c:	bcs	5ddcc <sg_chk_n_print3@plt+0x5cfe0>
    1f60:	andcs	fp, r0, #212, 30	; 0x350
    1f64:			; <UNDEFINED> instruction: 0xf7fe2201
    1f68:	strb	lr, [sl, r2, asr #30]
    1f6c:	stmiacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1f70:	stmiaeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1f74:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    1f78:	movwcc	r6, #7443	; 0x1d13
    1f7c:			; <UNDEFINED> instruction: 0xf7fe6513
    1f80:			; <UNDEFINED> instruction: 0xf8dfee46
    1f84:	ldrbtmi	r1, [r9], #-2232	; 0xfffff748
    1f88:	ldmeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1f8c:	ldmib	sp, {r0, r1, r3, r5, r7, r9, sl, lr}^
    1f90:	ldrbtmi	r2, [r8], #-774	; 0xfffffcfa
    1f94:	mrc	7, 1, APSR_nzcv, cr10, cr14, {7}
    1f98:			; <UNDEFINED> instruction: 0xf1bb9b19
    1f9c:	svclt	0x000c0f00
    1fa0:			; <UNDEFINED> instruction: 0xf0032300
    1fa4:	blcs	2bb0 <sg_chk_n_print3@plt+0x1dc4>
    1fa8:	mcrge	4, 4, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    1fac:	blcs	28c24 <sg_chk_n_print3@plt+0x27e38>
    1fb0:	mcrge	7, 4, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    1fb4:			; <UNDEFINED> instruction: 0xf0139b14
    1fb8:			; <UNDEFINED> instruction: 0xf47f0f0a
    1fbc:			; <UNDEFINED> instruction: 0xf8dfae82
    1fc0:	ldrbtmi	r4, [ip], #-2180	; 0xfffff77c
    1fc4:			; <UNDEFINED> instruction: 0x2090f8d4
    1fc8:	blls	713910 <sg_chk_n_print3@plt+0x712b24>
    1fcc:	ldrdne	pc, [r8], r4	; <UNPREDICTABLE>
    1fd0:	vqdmulh.s<illegal width 8>	d15, d3, d2
    1fd4:	mcr	7, 5, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    1fd8:	vmull.p8	<illegal reg q0.5>, d0, d5
    1fdc:			; <UNDEFINED> instruction: 0xf7fe8666
    1fe0:	stmdavs	r3, {r3, r7, r9, sl, fp, sp, lr, pc}
    1fe4:	rscle	r2, sp, r4, lsl #22
    1fe8:	rscle	r2, fp, fp, lsl #22
    1fec:	strtmi	r6, [sl], -r3, lsr #31
    1ff0:	vqrdmulh.s<illegal width 8>	d2, d1, d2
    1ff4:	ldmib	sp, {r3, r6, r8, pc}^
    1ff8:	vrhadd.s8	d0, d13, d6
    1ffc:			; <UNDEFINED> instruction: 0xf8df744c
    2000:	vst2.16	{d18-d19}, [pc], r8
    2004:	stmib	sp, {r6, r8, r9, ip, sp, lr}^
    2008:	ldrbtmi	r0, [sl], #-258	; 0xfffffefe
    200c:	andls	r4, r0, #32, 12	; 0x2000000
    2010:	andcs	r4, r1, #26214400	; 0x1900000
    2014:	mrc	7, 6, APSR_nzcv, cr14, cr14, {7}
    2018:			; <UNDEFINED> instruction: 0xf7fe4620
    201c:			; <UNDEFINED> instruction: 0xe650edfe
    2020:	stmdapl	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2024:	ldrbtmi	r9, [sp], #-3601	; 0xfffff1ef
    2028:	mlane	pc, r4, r8, pc	; <UNPREDICTABLE>
    202c:			; <UNDEFINED> instruction: 0x6cab69a0
    2030:	mrc	6, 0, r4, cr8, cr2, {1}
    2034:	movwcc	r8, #6800	; 0x1a90
    2038:			; <UNDEFINED> instruction: 0xf7fe64ab
    203c:	stmdacs	r0, {r1, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    2040:	orrhi	pc, pc, r0
    2044:	stmdaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2048:	movwcs	lr, #2518	; 0x9d6
    204c:			; <UNDEFINED> instruction: 0xf7fe4478
    2050:	svcvs	0x00abedde
    2054:	vstrle	d2, [r6, #-4]
    2058:	ubfxeq	pc, pc, #17, #25
    205c:	strtmi	r2, [r1], -r1, lsl #4
    2060:			; <UNDEFINED> instruction: 0xf7fe4478
    2064:	bls	43db7c <sg_chk_n_print3@plt+0x43cd90>
    2068:	blcs	200bc <sg_chk_n_print3@plt+0x1f2d0>
    206c:	sbchi	pc, sp, r0, asr #32
    2070:	ubfxne	pc, pc, #17, #5
    2074:	strbne	r4, [r5, ip, asr #12]!
    2078:	ldmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    207c:			; <UNDEFINED> instruction: 0xf8912306
    2080:	bl	48210c <sg_chk_n_print3@plt+0x481320>
    2084:	bl	10c28b0 <sg_chk_n_print3@plt+0x10c1ac4>
    2088:	stmib	r1, {r0, r3, r5, r6, r7, r8, r9, ip, sp, lr}^
    208c:	andsls	r2, r9, r6, lsl #6
    2090:			; <UNDEFINED> instruction: 0xf43f2800
    2094:	blls	42d634 <sg_chk_n_print3@plt+0x42c848>
    2098:	tstls	r9, #1769472	; 0x1b0000
    209c:			; <UNDEFINED> instruction: 0xf0402b00
    20a0:	blls	8a28c4 <sg_chk_n_print3@plt+0x8a1ad8>
    20a4:			; <UNDEFINED> instruction: 0x93223301
    20a8:	mrc	5, 0, lr, cr8, cr11, {2}
    20ac:	bfi	r8, r0, #21, #6
    20b0:	sbfxeq	pc, pc, #17, #9
    20b4:	movwcs	lr, #27101	; 0x69dd
    20b8:			; <UNDEFINED> instruction: 0xf8cd4478
    20bc:			; <UNDEFINED> instruction: 0xf7fe9000
    20c0:			; <UNDEFINED> instruction: 0xf8dfeda6
    20c4:	ldrbtmi	r1, [r9], #-1948	; 0xfffff864
    20c8:	stcge	7, cr14, [r9], #-376	; 0xfffffe88
    20cc:	cmncs	r2, r2, asr #4	; <UNPREDICTABLE>
    20d0:			; <UNDEFINED> instruction: 0x46224650
    20d4:	stc	7, cr15, [ip, #1016]!	; 0x3f8
    20d8:	vmlal.s8	q9, d0, d0
    20dc:			; <UNDEFINED> instruction: 0xf8df8518
    20e0:	stmdavs	r3!, {r2, r7, r8, r9, sl, sp}
    20e4:			; <UNDEFINED> instruction: 0xf5b3447a
    20e8:			; <UNDEFINED> instruction: 0xf8d25f00
    20ec:	svclt	0x00bc1090
    20f0:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    20f4:	strmi	r6, [fp], #-35	; 0xffffffdd
    20f8:			; <UNDEFINED> instruction: 0xf0021e58
    20fc:	strmi	pc, [r1, #3765]	; 0xeb5
    2100:	vhadd.u8	d25, d0, d14
    2104:			; <UNDEFINED> instruction: 0x468184fd
    2108:			; <UNDEFINED> instruction: 0xf8df4601
    210c:	ldrbtmi	r0, [r8], #-1884	; 0xfffff8a4
    2110:	ldcl	7, cr15, [ip, #-1016]!	; 0xfffffc08
    2114:	blcs	33bd7c <sg_chk_n_print3@plt+0x33af90>
    2118:	blls	2366b4 <sg_chk_n_print3@plt+0x2358c8>
    211c:	bicsle	r2, r4, r0, lsl #22
    2120:	streq	pc, [r1, #-111]	; 0xffffff91
    2124:			; <UNDEFINED> instruction: 0x1744f8df
    2128:			; <UNDEFINED> instruction: 0xe72d4479
    212c:			; <UNDEFINED> instruction: 0x0740f8df
    2130:			; <UNDEFINED> instruction: 0xf7fe4478
    2134:	blls	57d6ec <sg_chk_n_print3@plt+0x57c900>
    2138:	blcs	1ccac <sg_chk_n_print3@plt+0x1bec0>
    213c:			; <UNDEFINED> instruction: 0xf8dfdd19
    2140:	vaba.s8	d3, d13, d20
    2144:			; <UNDEFINED> instruction: 0xf8df1b3b
    2148:	mcr	7, 0, r8, cr9, cr0, {1}
    214c:	ldrbtmi	sl, [fp], #-2576	; 0xfffff5f0
    2150:			; <UNDEFINED> instruction: 0x46c244f8
    2154:			; <UNDEFINED> instruction: 0x465d4698
    2158:			; <UNDEFINED> instruction: 0xf81b4640
    215c:	strcc	r1, [r2, #-3841]	; 0xfffff0ff
    2160:	ldcl	7, cr15, [r4, #-1016]	; 0xfffffc08
    2164:	ldrdcc	pc, [ip], -sl	; <UNPREDICTABLE>
    2168:	addsmi	r1, sp, #242688	; 0x3b400
    216c:	vmov.s16	sp, d25[1]
    2170:			; <UNDEFINED> instruction: 0xf8dfaa10
    2174:	ldrbtmi	r0, [r8], #-1800	; 0xfffff8f8
    2178:	stcl	7, cr15, [r8, #-1016]	; 0xfffffc08
    217c:	blls	23bb70 <sg_chk_n_print3@plt+0x23ad84>
    2180:	svclt	0x00142d0b
    2184:			; <UNDEFINED> instruction: 0xf0032300
    2188:	cmnlt	r3, r1, lsl #6
    218c:	usatcs	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    2190:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}
    2194:	addsvs	r3, r3, r1, lsl #22
    2198:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    219c:			; <UNDEFINED> instruction: 0xf8df851e
    21a0:	ldrbtmi	r0, [r8], #-1764	; 0xfffff91c
    21a4:	ldc	7, cr15, [r2, #-1016]!	; 0xfffffc08
    21a8:	ldcls	6, cr14, [sp], {206}	; 0xce
    21ac:	svclt	0x00a82d00
    21b0:			; <UNDEFINED> instruction: 0xf3412c00
    21b4:			; <UNDEFINED> instruction: 0xf8df8153
    21b8:	ldmib	sp, {r4, r6, r7, r9, sl}^
    21bc:	ldrbtmi	r2, [r8], #-774	; 0xfffffcfa
    21c0:	stc	7, cr15, [r4, #-1016]!	; 0xfffffc08
    21c4:			; <UNDEFINED> instruction: 0x36c4f8df
    21c8:	andsls	r1, sp, #1568	; 0x620
    21cc:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    21d0:	stmdbcs	r0, {r0, r1, r4, r8, sp}
    21d4:	andeq	pc, r1, #-2147483648	; 0x80000000
    21d8:			; <UNDEFINED> instruction: 0xf101bfc8
    21dc:	ldrbvs	r3, [sl], #511	; 0x1ff
    21e0:	ldrvs	fp, [r9, #-4040]	; 0xfffff038
    21e4:			; <UNDEFINED> instruction: 0xf8dfe6b0
    21e8:			; <UNDEFINED> instruction: 0xf04f06a8
    21ec:	ldrbtmi	r3, [r8], #-1535	; 0xfffffa01
    21f0:	ldc	7, cr15, [r2, #-1016]	; 0xfffffc08
    21f4:			; <UNDEFINED> instruction: 0x169cf8df
    21f8:	uxtab16	r4, r5, r9, ror #8
    21fc:			; <UNDEFINED> instruction: 0x0698f8df
    2200:	ldrbtmi	r6, [r8], #-2977	; 0xfffff45f
    2204:	stc	7, cr15, [r2, #-1016]	; 0xfffffc08
    2208:	blvs	ff8fbb20 <sg_chk_n_print3@plt+0xff8fad34>
    220c:	movweq	pc, #24579	; 0x6003	; <UNPREDICTABLE>
    2210:			; <UNDEFINED> instruction: 0xf43f2b02
    2214:	movwcs	sl, #3885	; 0xf2d
    2218:			; <UNDEFINED> instruction: 0xe7297013
    221c:			; <UNDEFINED> instruction: 0x367cf8df
    2220:	ldrbtmi	r9, [fp], #-1047	; 0xfffffbe9
    2224:	bcs	9e094 <sg_chk_n_print3@plt+0x9d2a8>
    2228:			; <UNDEFINED> instruction: 0xf8d3dd09
    222c:			; <UNDEFINED> instruction: 0xf8df1090
    2230:	bls	5c3bf8 <sg_chk_n_print3@plt+0x5c2e0c>
    2234:			; <UNDEFINED> instruction: 0xf109fb01
    2238:			; <UNDEFINED> instruction: 0xf7fe4478
    223c:			; <UNDEFINED> instruction: 0xf8dfece8
    2240:	vst1.16	{d18-d20}, [pc :128], r4
    2244:	ldmib	sp, {r6, r8, r9, ip, sp, lr}^
    2248:	ldrbtmi	r0, [sl], #-268	; 0xfffffef4
    224c:	strbvc	pc, [ip], #-525	; 0xfffffdf3	; <UNPREDICTABLE>
    2250:	smlabteq	r2, sp, r9, lr
    2254:	ldrmi	r9, [r9], -r0, lsl #4
    2258:	strtmi	r2, [r0], -r1, lsl #4
    225c:	ldc	7, cr15, [sl, #1016]!	; 0x3f8
    2260:			; <UNDEFINED> instruction: 0xf7fe4620
    2264:			; <UNDEFINED> instruction: 0xf04fecda
    2268:			; <UNDEFINED> instruction: 0xe6953bff
    226c:			; <UNDEFINED> instruction: 0x6638f8df
    2270:	and	r4, r7, lr, ror r4
    2274:	ldc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    2278:	blcs	2dc28c <sg_chk_n_print3@plt+0x2db4a0>
    227c:	blcs	131ee4 <sg_chk_n_print3@plt+0x1310f8>
    2280:	sbcshi	pc, fp, r0, asr #32
    2284:			; <UNDEFINED> instruction: 0x2090f8d6
    2288:	ldrbmi	r4, [r0], -r1, asr #12
    228c:	vqdmulh.s<illegal width 8>	d15, d9, d2
    2290:	stcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    2294:	blle	ffb49ab8 <sg_chk_n_print3@plt+0xffb48ccc>
    2298:			; <UNDEFINED> instruction: 0x970a6fb3
    229c:	vqrdmulh.s<illegal width 8>	d2, d1, d2
    22a0:			; <UNDEFINED> instruction: 0xf8df80ce
    22a4:	bls	29bacc <sg_chk_n_print3@plt+0x29ace0>
    22a8:			; <UNDEFINED> instruction: 0xf8d6447e
    22ac:	blx	ce4f6 <sg_chk_n_print3@plt+0xcd70a>
    22b0:	addsmi	pc, r3, #603979776	; 0x24000000
    22b4:	adchi	pc, r9, r1, lsl #6
    22b8:	andcs	r6, r0, #2932736	; 0x2cc000
    22bc:	ldmibvs	r2!, {r0, r3, r4, r9, ip, pc}^
    22c0:			; <UNDEFINED> instruction: 0x61b3191b
    22c4:	andeq	lr, r2, #70656	; 0x11400
    22c8:	strb	r6, [sl], #-498	; 0xfffffe0e
    22cc:			; <UNDEFINED> instruction: 0x6090f8d3
    22d0:	ldmib	sp, {r2, r8, r9, sp}^
    22d4:	andcs	fp, r0, #12, 24	; 0xc00
    22d8:	ldrbne	r9, [r3, r2, lsl #6]!
    22dc:	beq	43db44 <sg_chk_n_print3@plt+0x43cd58>
    22e0:	blx	193c6e <sg_chk_n_print3@plt+0x192e82>
    22e4:	blx	2fe6f2 <sg_chk_n_print3@plt+0x2fd906>
    22e8:	movwcs	r1, #259	; 0x103
    22ec:	strvs	pc, [fp, -r6, lsr #23]
    22f0:	ldmdbls	r7, {r0, r1, r2, r3, sl, lr}
    22f4:	bl	11c84d4 <sg_chk_n_print3@plt+0x11c76e8>
    22f8:	stmib	sp, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr}^
    22fc:			; <UNDEFINED> instruction: 0xf7fe6700
    2300:	stmdacs	r0, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
    2304:	cfstrdge	mvd15, [r2], {63}	; 0x3f
    2308:			; <UNDEFINED> instruction: 0xf8df9000
    230c:	ldmib	sp, {r2, r5, r7, r8, sl}^
    2310:	ldrbtmi	r2, [r8], #-780	; 0xfffffcf4
    2314:	ldcl	7, cr15, [sl], #-1016	; 0xfffffc08
    2318:	andcs	lr, r0, #56, 8	; 0x38000000
    231c:	mrscs	r2, LR_abt
    2320:	beq	fe43db8c <sg_chk_n_print3@plt+0xfe43cda0>
    2324:	movwcs	lr, #2509	; 0x9cd
    2328:			; <UNDEFINED> instruction: 0xf7fe9102
    232c:	stmdacs	r0, {r2, r6, sl, fp, sp, lr, pc}
    2330:	sbchi	pc, r9, r0, asr #32
    2334:	ldrt	r6, [pc], #-2931	; 233c <sg_chk_n_print3@plt+0x1550>
    2338:	movwcs	r2, #512	; 0x200
    233c:	ldrbmi	r2, [r0], -r4, lsl #2
    2340:	movwcs	lr, #2509	; 0x9cd
    2344:			; <UNDEFINED> instruction: 0xf7fe9102
    2348:	stmdacs	r0, {r1, r2, r4, r5, sl, fp, sp, lr, pc}
    234c:	cfstrdge	mvd15, [r6], {63}	; 0x3f
    2350:			; <UNDEFINED> instruction: 0xf8df9000
    2354:	ldmib	sp, {r5, r6, r8, sl}^
    2358:	ldrbtmi	r2, [r8], #-774	; 0xfffffcfa
    235c:	mrrc	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    2360:			; <UNDEFINED> instruction: 0xf8dfe43c
    2364:	ldmib	sp, {r2, r4, r6, r8, sl}^
    2368:			; <UNDEFINED> instruction: 0xf8cd2306
    236c:	ldrbtmi	r9, [r8], #-0
    2370:	mcrr	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
    2374:			; <UNDEFINED> instruction: 0xf8df6faa
    2378:	strtmi	r0, [r1], -r4, asr #10
    237c:	ldrbtmi	r2, [r8], #-2561	; 0xfffff5ff
    2380:	andcs	fp, r0, #212, 30	; 0x350
    2384:			; <UNDEFINED> instruction: 0xf7fe2201
    2388:			; <UNDEFINED> instruction: 0xe66ced32
    238c:			; <UNDEFINED> instruction: 0x971b6fb3
    2390:	vstrle	d2, [r9, #-8]
    2394:			; <UNDEFINED> instruction: 0x1090f8d6
    2398:	streq	pc, [r4, #-2271]!	; 0xfffff721
    239c:	blx	68c12 <sg_chk_n_print3@plt+0x67e26>
    23a0:	ldrbtmi	pc, [r8], #-265	; 0xfffffef7	; <UNPREDICTABLE>
    23a4:	ldc	7, cr15, [r2], #-1016	; 0xfffffc08
    23a8:	ldrcs	pc, [r8, #-2271]	; 0xfffff721
    23ac:	ldmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    23b0:	vst4.8	{d16,d18,d20,d22}, [pc], r6
    23b4:	strb	r7, [r9, -r0, asr #6]
    23b8:	cdp	13, 1, cr10, cr8, cr9, {1}
    23bc:	vpmin.s8	d16, d2, d0
    23c0:			; <UNDEFINED> instruction: 0x462a2172
    23c4:	ldc	7, cr15, [r4], #-1016	; 0xfffffc08
    23c8:	vmlal.s8	q9, d0, d0
    23cc:	stmdavs	fp!, {r2, r5, r9, sl, pc}
    23d0:	ldrbtvs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    23d4:	svcpl	0x0000f5b3
    23d8:	svclt	0x00bc447e
    23dc:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    23e0:			; <UNDEFINED> instruction: 0xf8d6602b
    23e4:	stmdavs	r8!, {r4, r7, ip}
    23e8:	stmdacc	r1, {r3, sl, lr}
    23ec:	ldc2	0, cr15, [ip, #-8]!
    23f0:	andls	r4, lr, r1, lsl #11
    23f4:			; <UNDEFINED> instruction: 0xf8dfdc70
    23f8:	ldrbtmi	r1, [r9], #-1236	; 0xfffffb2c
    23fc:	strcc	lr, [ip], #-2525	; 0xfffff623
    2400:	strbeq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2404:	ldrsblt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    2408:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
    240c:	ldrbtmi	r3, [r8], #-1024	; 0xfffffc00
    2410:			; <UNDEFINED> instruction: 0xf7fe4623
    2414:	ldr	lr, [pc, #3068]!	; 3018 <sg_chk_n_print3@plt+0x222c>
    2418:			; <UNDEFINED> instruction: 0x079b9b14
    241c:	blge	fe53fa20 <sg_chk_n_print3@plt+0xfe53ec34>
    2420:	blls	3fb744 <sg_chk_n_print3@plt+0x3fa958>
    2424:	strteq	pc, [ip], #2271	; 0x8df
    2428:	bhi	fe43dc90 <sg_chk_n_print3@plt+0xfe43cea4>
    242c:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
    2430:	movwcs	lr, #27101	; 0x69dd
    2434:	bl	ffac0434 <sg_chk_n_print3@plt+0xffabf648>
    2438:	svcvs	0x00b3e61a
    243c:	blcs	a806c <sg_chk_n_print3@plt+0xa7280>
    2440:			; <UNDEFINED> instruction: 0xf8d6dd09
    2444:			; <UNDEFINED> instruction: 0xf8df1090
    2448:	bls	283690 <sg_chk_n_print3@plt+0x2828a4>
    244c:			; <UNDEFINED> instruction: 0xf109fb01
    2450:			; <UNDEFINED> instruction: 0xf7fe4478
    2454:			; <UNDEFINED> instruction: 0xf8dfebdc
    2458:	ldrbtmi	r2, [sl], #-1156	; 0xfffffb7c
    245c:	ldcls	7, cr14, [r8], {167}	; 0xa7
    2460:			; <UNDEFINED> instruction: 0xf0014620
    2464:			; <UNDEFINED> instruction: 0xf44ffb15
    2468:	ldrdcs	r7, [r1, #-43]	; 0xffffffd5
    246c:	strtmi	r4, [r0], -r3, lsl #12
    2470:			; <UNDEFINED> instruction: 0xf7fe9324
    2474:	vmovne.16	d19[1], lr
    2478:	bcc	fe43dca4 <sg_chk_n_print3@plt+0xfe43ceb8>
    247c:	stmdage	r2!, {r0, r1, r2, r3, r4, r5, r7, r9, sl, ip, sp, lr, pc}
    2480:	ldc	7, cr15, [r6], #-1016	; 0xfffffc08
    2484:	vmul.i8	d9, d13, d8
    2488:			; <UNDEFINED> instruction: 0xf8df744c
    248c:	vst3.16	{d18-d20}, [pc :64], r4
    2490:	ldrbtmi	r7, [sl], #-832	; 0xfffffcc0
    2494:	ldrdlt	pc, [r0], -r0
    2498:	stmib	sp, {r5, r9, sl, lr}^
    249c:	ldrmi	r2, [r9], -r0, lsl #2
    24a0:			; <UNDEFINED> instruction: 0xf7fe2201
    24a4:			; <UNDEFINED> instruction: 0x4620ec98
    24a8:	bl	fedc04a8 <sg_chk_n_print3@plt+0xfedbf6bc>
    24ac:	svclt	0x0028f7fe
    24b0:	tstls	r9, #0, 6
    24b4:	bllt	15804b8 <sg_chk_n_print3@plt+0x157f6cc>
    24b8:	strteq	pc, [r8], #-2271	; 0xfffff721
    24bc:			; <UNDEFINED> instruction: 0xf7fe4478
    24c0:			; <UNDEFINED> instruction: 0xf7feeba6
    24c4:	ldrdls	fp, [r0], -lr
    24c8:	ldreq	pc, [ip], #-2271	; 0xfffff721
    24cc:	movwcs	lr, #27101	; 0x69dd
    24d0:			; <UNDEFINED> instruction: 0xf7fe4478
    24d4:			; <UNDEFINED> instruction: 0xe72deb9c
    24d8:	strmi	r4, [r1], -r5, lsl #12
    24dc:	streq	pc, [ip], #-2271	; 0xfffff721
    24e0:			; <UNDEFINED> instruction: 0xf7fe4478
    24e4:			; <UNDEFINED> instruction: 0xf8d6eb94
    24e8:	ldmdbls	r0, {r4, r7, ip, sp}
    24ec:	ldmib	sp, {r1, r3, r5, r9, sl, lr}^
    24f0:	ldrmi	r5, [r1], ip, lsl #12
    24f4:	beq	43dd5c <sg_chk_n_print3@plt+0x43cf70>
    24f8:	strbmi	r9, [r1], -r3, lsl #2
    24fc:	movwls	r9, #9220	; 0x2404
    2500:	strpl	lr, [r0], -sp, asr #19
    2504:			; <UNDEFINED> instruction: 0xf94ef002
    2508:			; <UNDEFINED> instruction: 0xf7ff9017
    250c:	cdp	8, 1, cr11, cr8, cr12, {5}
    2510:			; <UNDEFINED> instruction: 0xf7fe0a10
    2514:			; <UNDEFINED> instruction: 0xf7ffec5a
    2518:	ldmibmi	r5!, {r0, r1, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}^
    251c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2520:	bl	f40520 <sg_chk_n_print3@plt+0xf3f734>
    2524:			; <UNDEFINED> instruction: 0xf0002800
    2528:	ldmibmi	r2!, {r0, r1, r6, r8, pc}^
    252c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2530:	bl	d40530 <sg_chk_n_print3@plt+0xd3f744>
    2534:			; <UNDEFINED> instruction: 0xf0002800
    2538:	stmibmi	pc!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, pc}^	; <UNPREDICTABLE>
    253c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2540:	bl	b40540 <sg_chk_n_print3@plt+0xb3f754>
    2544:			; <UNDEFINED> instruction: 0xf0002800
    2548:	stmibmi	ip!, {r0, r2, r3, r4, r5, r8, sl, pc}^
    254c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2550:	bl	940550 <sg_chk_n_print3@plt+0x93f764>
    2554:			; <UNDEFINED> instruction: 0xf0402800
    2558:	blls	5a3444 <sg_chk_n_print3@plt+0x5a2658>
    255c:	blcs	205d0 <sg_chk_n_print3@plt+0x1f7e4>
    2560:	strhi	pc, [r7, #-64]!	; 0xffffffc0
    2564:			; <UNDEFINED> instruction: 0x46219816
    2568:	rscsne	pc, pc, #64, 4
    256c:	bl	ff4c056c <sg_chk_n_print3@plt+0xff4bf780>
    2570:	stclt	7, cr15, [fp], #1016	; 0x3f8
    2574:			; <UNDEFINED> instruction: 0xf7fe4620
    2578:			; <UNDEFINED> instruction: 0x901cebfe
    257c:	stclt	7, cr15, [r5], #1016	; 0x3f8
    2580:			; <UNDEFINED> instruction: 0xf04f48df
    2584:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
    2588:	bl	1040588 <sg_chk_n_print3@plt+0x103f79c>
    258c:	mrclt	7, 5, APSR_nzcv, cr8, cr14, {7}
    2590:	ldrbtmi	r4, [fp], #-3036	; 0xfffff424
    2594:			; <UNDEFINED> instruction: 0x2056f893
    2598:			; <UNDEFINED> instruction: 0x3059f893
    259c:	svclt	0x000c2a00
    25a0:	strvs	pc, [r0, -pc, asr #8]
    25a4:	strcc	pc, [r4, pc, asr #8]
    25a8:			; <UNDEFINED> instruction: 0xf047b10b
    25ac:	blmi	ff5843b4 <sg_chk_n_print3@plt+0xff5835c8>
    25b0:			; <UNDEFINED> instruction: 0xf893447b
    25b4:	tstlt	fp, r8, asr r0
    25b8:	strne	pc, [r0, r7, asr #8]
    25bc:	strpl	pc, [r0, r7, asr #8]
    25c0:			; <UNDEFINED> instruction: 0xf0479c10
    25c4:	strtmi	r0, [r0], -r2, lsl #2
    25c8:	bl	fe3405c8 <sg_chk_n_print3@plt+0xfe33f7dc>
    25cc:	cdp	14, 0, cr1, cr8, cr3, {0}
    25d0:	vmov.i16	d19, #0	; 0x0000
    25d4:	strcs	r8, [r2], -pc, asr #1
    25d8:	stccs	12, cr10, [r0, #-276]	; 0xfffffeec
    25dc:	orrshi	pc, r2, #64	; 0x40
    25e0:	beq	43de48 <sg_chk_n_print3@plt+0x43d05c>
    25e4:	strtmi	r4, [sl], -fp, lsr #12
    25e8:			; <UNDEFINED> instruction: 0xf7fe4621
    25ec:	stmdacs	r0, {r6, r7, r9, fp, sp, lr, pc}
    25f0:	ldrbhi	pc, [r3], #64	; 0x40	; <UNPREDICTABLE>
    25f4:	stmdavc	r2!, {r0, r2, r6, r7, r8, r9, fp, lr}^
    25f8:			; <UNDEFINED> instruction: 0x66da447b
    25fc:			; <UNDEFINED> instruction: 0x069d9b1a
    2600:	stmdbge	r8, {r0, r1, r2, r3, r4, r5, r8, sl, ip, sp, lr, pc}
    2604:			; <UNDEFINED> instruction: 0xac354bc2
    2608:	vadd.f32	d25, d2, d14
    260c:	ldrbtmi	r2, [fp], #-373	; 0xfffffe8b
    2610:	beq	43de78 <sg_chk_n_print3@plt+0x43d08c>
    2614:			; <UNDEFINED> instruction: 0xf8d34622
    2618:	blx	14e862 <sg_chk_n_print3@plt+0x14da76>
    261c:	eorvs	pc, r3, r3, lsl #6
    2620:	bl	1c0620 <sg_chk_n_print3@plt+0x1bf834>
    2624:	vmlal.s8	q9, d0, d0
    2628:	cdp	4, 1, cr8, cr8, cr9, {3}
    262c:			; <UNDEFINED> instruction: 0x46220a10
    2630:	orrcs	pc, r2, r2, asr #4
    2634:	b	fff40634 <sg_chk_n_print3@plt+0xfff3f848>
    2638:	blle	14c640 <sg_chk_n_print3@plt+0x14b854>
    263c:	vadd.i8	d22, d7, d18
    2640:	addsmi	r5, sl, #-1140850688	; 0xbc000000
    2644:	stmiage	r6!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, ip, sp, lr, pc}^
    2648:	ldrbtmi	r4, [r8], #-2226	; 0xfffff74e
    264c:	b	ff7c064c <sg_chk_n_print3@plt+0xff7bf860>
    2650:	movweq	pc, #57455	; 0xe06f	; <UNPREDICTABLE>
    2654:	ldcllt	7, cr15, [r1, #1016]	; 0x3f8
    2658:			; <UNDEFINED> instruction: 0xf0012000
    265c:			; <UNDEFINED> instruction: 0xf7fffbfd
    2660:	tstcs	r0, lr, lsr fp
    2664:	addeq	pc, r8, r4, lsl #2
    2668:	smlawtne	r2, r4, r9, lr
    266c:	b	ffb4066c <sg_chk_n_print3@plt+0xffb3f880>
    2670:			; <UNDEFINED> instruction: 0xf8842301
    2674:			; <UNDEFINED> instruction: 0xf7fe3084
    2678:	stmiami	r7!, {r0, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    267c:	bleq	7fe7c0 <sg_chk_n_print3@plt+0x7fd9d4>
    2680:			; <UNDEFINED> instruction: 0xf7fe4478
    2684:			; <UNDEFINED> instruction: 0xf7feeac4
    2688:	stmiami	r4!, {r0, r1, r3, r4, r5, r9, sl, fp, ip, sp, pc}
    268c:	bleq	7fe7d0 <sg_chk_n_print3@plt+0x7fd9e4>
    2690:			; <UNDEFINED> instruction: 0xf7fe4478
    2694:	stmiami	r2!, {r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    2698:			; <UNDEFINED> instruction: 0xf7fe4478
    269c:			; <UNDEFINED> instruction: 0xf7feeab8
    26a0:	stmiami	r0!, {r0, r1, r2, r3, r5, r9, sl, fp, ip, sp, pc}
    26a4:	bleq	7e7e8 <sg_chk_n_print3@plt+0x7d9fc>
    26a8:			; <UNDEFINED> instruction: 0xf7fe4478
    26ac:			; <UNDEFINED> instruction: 0xf7feeab0
    26b0:	blmi	fe771f54 <sg_chk_n_print3@plt+0xfe771168>
    26b4:	bvs	ff6d38a8 <sg_chk_n_print3@plt+0xff6d2abc>
    26b8:			; <UNDEFINED> instruction: 0xf43e2b10
    26bc:	bmi	fe6ee414 <sg_chk_n_print3@plt+0xfe6ed628>
    26c0:	strmi	lr, [r6, #-2525]	; 0xfffff623
    26c4:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    26c8:	stmiane	r3!, {r9, ip, sp}^
    26cc:	bl	1167354 <sg_chk_n_print3@plt+0x1166568>
    26d0:			; <UNDEFINED> instruction: 0x93210302
    26d4:	strtcc	lr, [r0], #-2525	; 0xfffff623
    26d8:			; <UNDEFINED> instruction: 0xf1742b00
    26dc:	ble	1032e8 <sg_chk_n_print3@plt+0x1024fc>
    26e0:			; <UNDEFINED> instruction: 0xf5b39b0e
    26e4:			; <UNDEFINED> instruction: 0xf6fe3f80
    26e8:	ldmmi	r1, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}
    26ec:			; <UNDEFINED> instruction: 0xf7fe4478
    26f0:	blmi	fe43d130 <sg_chk_n_print3@plt+0xfe43c344>
    26f4:	ldrbtmi	r2, [fp], #-528	; 0xfffffdf0
    26f8:			; <UNDEFINED> instruction: 0xf7fe62da
    26fc:	stmmi	lr, {r2, r4, r5, r8, r9, sl, fp, ip, sp, pc}
    2700:	bleq	7fe844 <sg_chk_n_print3@plt+0x7fda58>
    2704:			; <UNDEFINED> instruction: 0xf7fe4478
    2708:			; <UNDEFINED> instruction: 0xf7feea82
    270c:	ldmib	fp, {r0, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    2710:	ldmdbne	fp, {r4, r9, ip, sp}
    2714:	subcc	pc, r0, fp, asr #17
    2718:	andeq	lr, r2, #70656	; 0x11400
    271c:			; <UNDEFINED> instruction: 0xf8cb2902
    2720:	vhadd.u8	q1, q0, q2
    2724:			; <UNDEFINED> instruction: 0x961982b6
    2728:	blt	70072c <sg_chk_n_print3@plt+0x6ff940>
    272c:	strne	pc, [r0], #1092	; 0x444
    2730:	strpl	pc, [r0], #1092	; 0x444
    2734:	ldmdalt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2738:	stmib	r4, {r9, fp, sp}^
    273c:			; <UNDEFINED> instruction: 0xf1732300
    2740:			; <UNDEFINED> instruction: 0xf6be0100
    2744:	ldmdami	sp!, {r1, r2, r5, r6, r7, r9, sl, fp, sp, pc}^
    2748:	bleq	18fe88c <sg_chk_n_print3@plt+0x18fdaa0>
    274c:			; <UNDEFINED> instruction: 0xf7fe4478
    2750:			; <UNDEFINED> instruction: 0xf7feea5e
    2754:			; <UNDEFINED> instruction: 0xf042bdd5
    2758:	tstls	sl, #134217728	; 0x8000000
    275c:			; <UNDEFINED> instruction: 0xf43f2c00
    2760:	ldmdami	r7!, {r0, r1, r2, r4, r8, r9, sl, fp, sp, pc}^
    2764:	ldrbtmi	r9, [r8], #-2320	; 0xfffff6f0
    2768:	b	1440768 <sg_chk_n_print3@plt+0x143f97c>
    276c:	movweq	pc, #57455	; 0xe06f	; <UNPREDICTABLE>
    2770:	stcllt	7, cr15, [r3, #-1016]	; 0xfffffc08
    2774:			; <UNDEFINED> instruction: 0x46204639
    2778:	b	fed40778 <sg_chk_n_print3@plt+0xfed3f98c>
    277c:	cdp	14, 0, cr1, cr8, cr3, {0}
    2780:			; <UNDEFINED> instruction: 0xf6bf3a10
    2784:	bmi	1bee430 <sg_chk_n_print3@plt+0x1bed644>
    2788:	ldmdbls	r0, {r1, r3, r4, r5, r6, sl, lr}
    278c:	movtvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    2790:	strbvc	pc, [ip], #-525	; 0xfffffdf3	; <UNPREDICTABLE>
    2794:	andls	r9, r0, #1073741824	; 0x40000000
    2798:	andcs	r4, r1, #26214400	; 0x1900000
    279c:			; <UNDEFINED> instruction: 0xf7fe4620
    27a0:			; <UNDEFINED> instruction: 0x4620eb1a
    27a4:	b	e407a4 <sg_chk_n_print3@plt+0xe3f9b8>
    27a8:	movweq	pc, #57455	; 0xe06f	; <UNPREDICTABLE>
    27ac:	stclt	7, cr15, [r5, #-1016]!	; 0xfffffc08
    27b0:	strtmi	r4, [r0], -r5, ror #18
    27b4:	cmpcc	r4, r9, ror r4
    27b8:	mrrc2	0, 0, pc, r8, cr1	; <UNPREDICTABLE>
    27bc:			; <UNDEFINED> instruction: 0xf43e2800
    27c0:	stmdami	r2!, {r2, r7, r8, r9, fp, sp, pc}^
    27c4:	bleq	7e908 <sg_chk_n_print3@plt+0x7db1c>
    27c8:			; <UNDEFINED> instruction: 0xf7fe4478
    27cc:			; <UNDEFINED> instruction: 0xf7feea20
    27d0:	svclt	0x0000bd97
    27d4:	ldrdeq	r6, [r1], -r4
    27d8:			; <UNDEFINED> instruction: 0x000164be
    27dc:	muleq	r1, r4, r4
    27e0:	andeq	r6, r1, r4, lsr #8
    27e4:	andeq	r6, r1, r0, asr #7
    27e8:			; <UNDEFINED> instruction: 0x000163b0
    27ec:	andeq	r6, r1, sl, ror r3
    27f0:	andeq	r6, r1, sl, ror r3
    27f4:	andeq	r6, r1, r2, asr r3
    27f8:	andeq	r6, r1, sl, lsr r3
    27fc:	andeq	r6, r1, r2, lsl r3
    2800:	andeq	r6, r1, r4, ror #5
    2804:	andeq	r3, r0, ip, lsl #31
    2808:	andeq	r6, r1, r2, ror #5
    280c:	andeq	r6, r1, r0, asr #5
    2810:	andeq	r5, r0, r0, lsr #31
    2814:	andeq	r6, r1, r8, ror #4
    2818:	muleq	r1, sl, r1
    281c:	andeq	r6, r1, sl, asr #2
    2820:	andeq	r5, r0, r0, ror #7
    2824:	ldrdeq	r6, [r1], -r4
    2828:	andeq	r5, r0, lr, lsl #21
    282c:	andeq	r6, r1, ip, asr #1
    2830:	andeq	r5, r0, r2, ror #6
    2834:	strheq	r6, [r1], -r0
    2838:	andeq	r5, r0, r6, ror #19
    283c:	andeq	r3, r0, r6, lsr sp
    2840:	andeq	r5, r0, sl, ror #21
    2844:	andeq	r6, r1, r2, rrx
    2848:	andeq	r5, r0, sl, asr fp
    284c:	strdeq	r5, [r1], -lr
    2850:	muleq	r0, ip, r8
    2854:	andeq	r5, r0, ip, asr r2
    2858:	andeq	r5, r1, ip, lsr #31
    285c:	andeq	r5, r0, r8, asr #15
    2860:	strdeq	r3, [r0], -r6
    2864:	andeq	r5, r1, r0, asr #30
    2868:	muleq	r0, sl, r8
    286c:			; <UNDEFINED> instruction: 0x00004ab0
    2870:	andeq	r5, r0, r4, lsl #15
    2874:	muleq	r0, sl, r4
    2878:	ldrdeq	r5, [r1], -r4
    287c:	andeq	r4, r0, r6, asr #26
    2880:	andeq	r5, r1, r4, ror lr
    2884:	andeq	r5, r0, lr, ror #16
    2888:	muleq	r0, r6, r8
    288c:	andeq	r5, r1, r8, asr lr
    2890:	ldrdeq	r5, [r0], -r6
    2894:	andeq	r3, r0, r4, asr #21
    2898:	andeq	r4, r0, r2, lsl r4
    289c:	andeq	r5, r1, r2, lsl #28
    28a0:	andeq	r5, r0, ip, lsr #22
    28a4:	andeq	r5, r0, sl, ror #9
    28a8:			; <UNDEFINED> instruction: 0x00015db4
    28ac:	andeq	r5, r1, ip, ror sp
    28b0:	andeq	r5, r0, lr, asr #15
    28b4:	ldrdeq	r5, [r0], -lr
    28b8:			; <UNDEFINED> instruction: 0x000055b2
    28bc:	andeq	r4, r0, lr, lsr pc
    28c0:	andeq	r5, r0, r2, lsr #19
    28c4:	andeq	r5, r0, r4, lsr #7
    28c8:	andeq	r5, r1, ip, asr #24
    28cc:	ldrdeq	r4, [r0], -lr
    28d0:	strdeq	r5, [r0], -r2
    28d4:	andeq	r5, r0, r6, asr #10
    28d8:	ldrdeq	r5, [r0], -r4
    28dc:	andeq	r5, r0, r2, asr #12
    28e0:	andeq	r4, r0, sl, asr lr
    28e4:	andeq	r4, r0, r8, lsl #23
    28e8:	andeq	r5, r0, ip, lsr r6
    28ec:	strdeq	r5, [r0], -r8
    28f0:	andeq	r4, r0, lr, ror #15
    28f4:	andeq	r4, r0, sl, lsl #16
    28f8:	strdeq	r4, [r0], -lr
    28fc:	strdeq	r4, [r0], -r6
    2900:	andeq	r4, r0, r2, lsr #21
    2904:	muleq	r1, r2, sl
    2908:	andeq	r5, r1, r4, ror sl
    290c:	andeq	r5, r1, ip, lsr #20
    2910:	andeq	r5, r1, r6, lsl sl
    2914:	andeq	r4, r0, sl, lsl #22
    2918:	andeq	r4, r0, r8, asr r9
    291c:	andeq	r4, r0, ip, lsr #17
    2920:	andeq	r4, r0, r8, lsr #16
    2924:	andeq	r4, r0, r8, asr r5
    2928:	andeq	r5, r1, r0, ror r9
    292c:	andeq	r5, r1, r0, asr #18
    2930:	andeq	r4, r0, r8, lsr #30
    2934:	andeq	r5, r1, lr, lsr #18
    2938:	strdeq	r4, [r0], -r8
    293c:	andeq	r4, r0, r0, ror #28
    2940:	andeq	r4, r0, r6, lsr r9
    2944:	andeq	r4, r0, r0, asr #18
    2948:	andeq	r5, r1, r0, ror r8
    294c:	andeq	r4, r0, ip, asr #10
    2950:	bleq	e40cd4 <sg_chk_n_print3@plt+0xe3fee8>
    2954:	ldmdbls	r6, {sl, sp}
    2958:			; <UNDEFINED> instruction: 0xf7fe4478
    295c:	andcs	lr, r1, r8, asr r9
    2960:	andls	r4, r2, r3, lsr #12
    2964:	strtmi	r4, [r1], -r2, lsr #12
    2968:	strls	r4, [r3], #-1616	; 0xfffff9b0
    296c:	strls	r9, [r0], #-1025	; 0xfffffbff
    2970:	b	640970 <sg_chk_n_print3@plt+0x63fb84>
    2974:			; <UNDEFINED> instruction: 0xf0002806
    2978:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, r9, pc}
    297c:	stmibge	r7!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    2980:	bleq	340d04 <sg_chk_n_print3@plt+0x33ff18>
    2984:			; <UNDEFINED> instruction: 0xf7fe4478
    2988:			; <UNDEFINED> instruction: 0xf7ffe942
    298c:	smlatbcs	r2, r0, r9, fp
    2990:	movwcs	r2, #512	; 0x200
    2994:	mnfe	f1, f2
    2998:	stmib	sp, {r4, r9, fp}^
    299c:			; <UNDEFINED> instruction: 0xf7fe2300
    29a0:	strmi	lr, [r1], -sl, lsl #18
    29a4:			; <UNDEFINED> instruction: 0xf43e2800
    29a8:			; <UNDEFINED> instruction: 0xf8dfaf35
    29ac:	ldrbtmi	r0, [r8], #-2792	; 0xfffff518
    29b0:	stmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    29b4:	svclt	0x002ef7fe
    29b8:	bcc	ff740d3c <sg_chk_n_print3@plt+0xff73ff50>
    29bc:	andls	r2, r0, #0, 4
    29c0:	mrc	4, 0, r4, cr8, cr11, {3}
    29c4:			; <UNDEFINED> instruction: 0xf8d30a10
    29c8:			; <UNDEFINED> instruction: 0x464b2090
    29cc:	blx	88932 <sg_chk_n_print3@plt+0x87b46>
    29d0:	blx	23f5e6 <sg_chk_n_print3@plt+0x23e7fa>
    29d4:	blx	fe88f5fa <sg_chk_n_print3@plt+0xfe88e80e>
    29d8:	ldrmi	r6, [pc], #-1800	; 29e0 <sg_chk_n_print3@plt+0x1bf4>
    29dc:			; <UNDEFINED> instruction: 0x4632463b
    29e0:	stmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    29e4:			; <UNDEFINED> instruction: 0xf1712800
    29e8:	vsubw.s8	q8, q0, d0
    29ec:	cfstrscs	mvf8, [r0, #-988]	; 0xfffffc24
    29f0:	svcge	0x000af43e
    29f4:	beq	fe940d78 <sg_chk_n_print3@plt+0xfe93ff8c>
    29f8:			; <UNDEFINED> instruction: 0x463b4632
    29fc:			; <UNDEFINED> instruction: 0xf7fe4478
    2a00:			; <UNDEFINED> instruction: 0xf7fee906
    2a04:			; <UNDEFINED> instruction: 0xf8dfbf01
    2a08:			; <UNDEFINED> instruction: 0x46210a98
    2a0c:			; <UNDEFINED> instruction: 0xf7fe4478
    2a10:			; <UNDEFINED> instruction: 0xf7fee8fe
    2a14:	ldmdbls	r5, {r0, r1, r4, r5, r6, r7, r9, sl, fp, ip, sp, pc}
    2a18:			; <UNDEFINED> instruction: 0x46504632
    2a1c:	stc2	0, cr15, [r0], #-4
    2a20:			; <UNDEFINED> instruction: 0xf0002806
    2a24:	stmdacs	fp, {r0, r1, r3, r5, r7, r9, pc}
    2a28:	adcshi	pc, r3, #0
    2a2c:			; <UNDEFINED> instruction: 0xf0002800
    2a30:	stmdacs	r9, {r0, r4, r8, pc}
    2a34:			; <UNDEFINED> instruction: 0xf0009916
    2a38:			; <UNDEFINED> instruction: 0xf8df828b
    2a3c:	ldrbtmi	r0, [r8], #-2664	; 0xfffff598
    2a40:	stmia	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a44:			; <UNDEFINED> instruction: 0xf04f9915
    2a48:			; <UNDEFINED> instruction: 0xf04f32ff
    2a4c:	stmib	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    2a50:			; <UNDEFINED> instruction: 0xf7fe2300
    2a54:	cdp	15, 1, cr11, cr8, cr13, {1}
    2a58:			; <UNDEFINED> instruction: 0x46220a10
    2a5c:			; <UNDEFINED> instruction: 0xf0019912
    2a60:	stmdacs	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    2a64:	strhi	pc, [pc, #-0]	; 2a6c <sg_chk_n_print3@plt+0x1c80>
    2a68:			; <UNDEFINED> instruction: 0xf000280b
    2a6c:	stmdacs	r0, {r0, r1, r2, r5, r6, sl, pc}
    2a70:	bicshi	pc, sl, r0
    2a74:	ldmdbls	r0, {r0, r3, fp, sp}
    2a78:	rsbshi	pc, sl, #0
    2a7c:			; <UNDEFINED> instruction: 0xf0002802
    2a80:			; <UNDEFINED> instruction: 0xf8df8257
    2a84:	ldrbtmi	r0, [r8], #-2596	; 0xfffff5dc
    2a88:	stmia	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a8c:			; <UNDEFINED> instruction: 0xf04f9912
    2a90:			; <UNDEFINED> instruction: 0xf04f32ff
    2a94:	stmib	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    2a98:			; <UNDEFINED> instruction: 0xf7fe2300
    2a9c:			; <UNDEFINED> instruction: 0xf20dbef6
    2aa0:			; <UNDEFINED> instruction: 0xf000714c
    2aa4:	strmi	pc, [r1], -pc, lsl #31
    2aa8:	beq	40e2c <sg_chk_n_print3@plt+0x40040>
    2aac:			; <UNDEFINED> instruction: 0xf7fe4478
    2ab0:			; <UNDEFINED> instruction: 0xf7fee8ae
    2ab4:	vqdmulh.s<illegal width 8>	d11, d13, d29
    2ab8:			; <UNDEFINED> instruction: 0xf000714c
    2abc:	strmi	pc, [r1], -r3, lsl #31
    2ac0:	stmibeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2ac4:			; <UNDEFINED> instruction: 0xf7fe4478
    2ac8:			; <UNDEFINED> instruction: 0xf7fee8a2
    2acc:			; <UNDEFINED> instruction: 0xf8dfbe5e
    2ad0:			; <UNDEFINED> instruction: 0xf04f09e4
    2ad4:	ldrbtmi	r0, [r8], #-2847	; 0xfffff4e1
    2ad8:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2adc:	ldmibeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2ae0:			; <UNDEFINED> instruction: 0xf7fe4478
    2ae4:			; <UNDEFINED> instruction: 0xf7fee894
    2ae8:			; <UNDEFINED> instruction: 0xf8dfbc0b
    2aec:	strcs	r0, [r6, #-2512]	; 0xfffff630
    2af0:			; <UNDEFINED> instruction: 0xf7fe4478
    2af4:			; <UNDEFINED> instruction: 0xf8dfe88c
    2af8:	ldrbtmi	r1, [r9], #-2504	; 0xfffff638
    2afc:	blt	1140b00 <sg_chk_n_print3@plt+0x113fd14>
    2b00:	stmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2b04:	streq	pc, [r1, #-111]	; 0xffffff91
    2b08:			; <UNDEFINED> instruction: 0xf7ff4479
    2b0c:			; <UNDEFINED> instruction: 0xf8dfba3d
    2b10:			; <UNDEFINED> instruction: 0xf06f09b8
    2b14:	ldrbtmi	r0, [r8], #-1281	; 0xfffffaff
    2b18:	ldmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b1c:	stmibne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2b20:			; <UNDEFINED> instruction: 0xf7ff4479
    2b24:			; <UNDEFINED> instruction: 0xf8dfba31
    2b28:	ldrbtmi	r0, [r8], #-2472	; 0xfffff658
    2b2c:	stmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b30:	stmdblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b34:	ldmibpl	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2b38:			; <UNDEFINED> instruction: 0xf8df4619
    2b3c:	ldrbtmi	r0, [sp], #-2460	; 0xfffff664
    2b40:			; <UNDEFINED> instruction: 0xf7fe4478
    2b44:	tstcs	r0, r4, ror #16
    2b48:			; <UNDEFINED> instruction: 0xf7fe4628
    2b4c:	cdpne	8, 0, cr14, cr4, cr4, {4}
    2b50:	ldmge	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, lr, pc}^
    2b54:	andcs	sl, r1, #848	; 0x350
    2b58:			; <UNDEFINED> instruction: 0xf7fe4631
    2b5c:	stmdacs	r1, {r1, r4, r5, fp, sp, lr, pc}
    2b60:	strhi	pc, [r6], #0
    2b64:			; <UNDEFINED> instruction: 0xf7fe4620
    2b68:			; <UNDEFINED> instruction: 0xf7ffe930
    2b6c:			; <UNDEFINED> instruction: 0xf8dfb8e8
    2b70:	ldrbtmi	r0, [r8], #-2412	; 0xfffff694
    2b74:	stmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b78:	svceq	0x0000f1bb
    2b7c:			; <UNDEFINED> instruction: 0xf04fbf08
    2b80:			; <UNDEFINED> instruction: 0xf7ff0b63
    2b84:			; <UNDEFINED> instruction: 0xf8dfb8d3
    2b88:			; <UNDEFINED> instruction: 0xf04f0958
    2b8c:	ldrbtmi	r0, [r8], #-2816	; 0xfffff500
    2b90:	ldmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b94:	addlt	pc, r8, sp, asr #17
    2b98:	ldmlt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b9c:			; <UNDEFINED> instruction: 0x0090f8d7
    2ba0:	adceq	pc, ip, #-1073741823	; 0xc0000001
    2ba4:	blx	14412 <sg_chk_n_print3@plt+0x13626>
    2ba8:			; <UNDEFINED> instruction: 0xf7fef009
    2bac:			; <UNDEFINED> instruction: 0xf8c7e8f6
    2bb0:	stmdacs	r0, {r3, r5, r7}
    2bb4:	cfldrsge	mvf15, [pc, #504]	; 2db4 <sg_chk_n_print3@plt+0x1fc8>
    2bb8:	stmdbeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2bbc:	blcc	ffffed00 <sg_chk_n_print3@plt+0xffffdf14>
    2bc0:			; <UNDEFINED> instruction: 0xf7fe4478
    2bc4:			; <UNDEFINED> instruction: 0xf7ffe824
    2bc8:	strbmi	fp, [fp], r7, ror #19
    2bcc:	ldmdalt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bd0:			; <UNDEFINED> instruction: 0xf7fe4650
    2bd4:			; <UNDEFINED> instruction: 0xf7ffe8fa
    2bd8:			; <UNDEFINED> instruction: 0xf8dfb89a
    2bdc:	strcs	r0, [fp, #-2316]	; 0xfffff6f4
    2be0:			; <UNDEFINED> instruction: 0xf7fe4478
    2be4:			; <UNDEFINED> instruction: 0xf8dfe814
    2be8:	ldrbtmi	r1, [r9], #-2308	; 0xfffff6fc
    2bec:	stmiblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bf0:	ldmeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2bf4:			; <UNDEFINED> instruction: 0xf7fe4478
    2bf8:	andcs	lr, ip, sl, lsl #16
    2bfc:	ldm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c00:			; <UNDEFINED> instruction: 0xf7fe4683
    2c04:			; <UNDEFINED> instruction: 0xf04fbb7d
    2c08:			; <UNDEFINED> instruction: 0xf7fe3aff
    2c0c:	movwcc	fp, #10960	; 0x2ad0
    2c10:	mvnshi	pc, #0
    2c14:	ldmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2c18:			; <UNDEFINED> instruction: 0xf7ff4479
    2c1c:	ldmdbls	r5, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, pc}
    2c20:			; <UNDEFINED> instruction: 0x46504632
    2c24:	cdp2	0, 3, cr15, cr14, cr0, {0}
    2c28:			; <UNDEFINED> instruction: 0xf0402800
    2c2c:			; <UNDEFINED> instruction: 0xf8df81da
    2c30:	ldmdavs	r3!, {r3, r6, r7, fp, sp}
    2c34:			; <UNDEFINED> instruction: 0xf8d2447a
    2c38:	addsmi	r2, sl, #144	; 0x90
    2c3c:			; <UNDEFINED> instruction: 0xf8dfd018
    2c40:	ldmdbls	r6, {r2, r3, r4, r5, r7, fp}
    2c44:			; <UNDEFINED> instruction: 0xf7fd4478
    2c48:	blls	57ebd8 <sg_chk_n_print3@plt+0x57ddec>
    2c4c:	strmi	lr, [r0, #-2499]	; 0xfffff63d
    2c50:	mcrlt	7, 1, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2c54:	stmiacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2c58:	ldrbtmi	r6, [sl], #-2099	; 0xfffff7cd
    2c5c:			; <UNDEFINED> instruction: 0x2090f8d2
    2c60:	mulle	r5, sl, r2
    2c64:	ldmeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2c68:	ldrbtmi	r9, [r8], #-2326	; 0xfffff6ea
    2c6c:	svc	0x00cef7fd
    2c70:	ldmib	sp, {r0, r2, r4, r8, fp, ip, pc}^
    2c74:	ldmib	r1, {r1, r2, r8, sl, lr}^
    2c78:	adcsmi	r6, r4, #0, 14
    2c7c:	andeq	lr, r7, #119808	; 0x1d400
    2c80:	mrcge	6, 0, APSR_nzcv, cr6, cr14, {5}
    2c84:	andvs	r1, sl, r2, lsr fp
    2c88:	movweq	lr, #23399	; 0x5b67
    2c8c:			; <UNDEFINED> instruction: 0xf7fe604b
    2c90:			; <UNDEFINED> instruction: 0xf8dfbe0f
    2c94:	ldmib	sp, {r2, r4, r5, r6, fp}^
    2c98:			; <UNDEFINED> instruction: 0xf8cd2306
    2c9c:	ldrbtmi	r9, [r8], #-0
    2ca0:			; <UNDEFINED> instruction: 0xf7fd9619
    2ca4:			; <UNDEFINED> instruction: 0xf7feefb4
    2ca8:	svcvs	0x00a3bf5c
    2cac:	blcs	9455c <sg_chk_n_print3@plt+0x93770>
    2cb0:	stmdage	r7, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}
    2cb4:			; <UNDEFINED> instruction: 0x1090f8d4
    2cb8:			; <UNDEFINED> instruction: 0xf8df9b1c
    2cbc:	blx	44e06 <sg_chk_n_print3@plt+0x4401a>
    2cc0:	ldrbtmi	pc, [r8], #-259	; 0xfffffefd	; <UNPREDICTABLE>
    2cc4:	svc	0x00a2f7fd
    2cc8:	svclt	0x00fbf7fe
    2ccc:	stmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2cd0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2cd4:	svc	0x0062f7fd
    2cd8:			; <UNDEFINED> instruction: 0xf0402800
    2cdc:	blls	6233dc <sg_chk_n_print3@plt+0x6225f0>
    2ce0:	blcs	20d54 <sg_chk_n_print3@plt+0x1ff68>
    2ce4:	asrshi	pc, r0, #32	; <UNPREDICTABLE>
    2ce8:			; <UNDEFINED> instruction: 0x46219818
    2cec:	rscsne	pc, pc, #64, 4
    2cf0:	ldmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cf4:	stmialt	r9!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2cf8:			; <UNDEFINED> instruction: 0xf7fe4620
    2cfc:	eorls	lr, r2, ip, lsr r8
    2d00:	stmialt	r3!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d04:	stmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2d08:	tsteq	r6, r7, asr #20
    2d0c:			; <UNDEFINED> instruction: 0xf7fd4478
    2d10:	mrc	15, 0, lr, cr8, cr14, {3}
    2d14:			; <UNDEFINED> instruction: 0x1e6b0a10
    2d18:	andcs	r4, r0, #34603008	; 0x2100000
    2d1c:	svc	0x0026f7fd
    2d20:			; <UNDEFINED> instruction: 0xf0402800
    2d24:			; <UNDEFINED> instruction: 0xf8df813a
    2d28:			; <UNDEFINED> instruction: 0xf50d07f0
    2d2c:	stmdavc	r4!, {r0, r1, r3, r4, r7, r9, ip, sp, lr}^
    2d30:	msrne	CPSR_sc, #-805306368	; 0xd0000000
    2d34:	andls	r4, r0, #120, 8	; 0x78000000
    2d38:	bge	11e9180 <sg_chk_n_print3@plt+0x11e8394>
    2d3c:	strbvs	r9, [r4], r1, lsl #8
    2d40:			; <UNDEFINED> instruction: 0x07d8f8df
    2d44:			; <UNDEFINED> instruction: 0xf7fd4478
    2d48:	ldrb	lr, [r7], #-3938	; 0xfffff09e
    2d4c:	svclt	0x000c2a00
    2d50:			; <UNDEFINED> instruction: 0xf04f2401
    2d54:	tstlt	fp, r1, lsl #8
    2d58:	streq	pc, [r0], #68	; 0x44
    2d5c:			; <UNDEFINED> instruction: 0x37c0f8df
    2d60:			; <UNDEFINED> instruction: 0xf893447b
    2d64:	tstlt	fp, r4, lsr #32
    2d68:	strne	pc, [r0], #1092	; 0x444
    2d6c:	strpl	pc, [r0], #1092	; 0x444
    2d70:			; <UNDEFINED> instruction: 0x46219816
    2d74:	svc	0x00b6f7fd
    2d78:	beq	3f440 <sg_chk_n_print3@plt+0x3e654>
    2d7c:	ldclge	6, cr15, [r1, #760]!	; 0x2f8
    2d80:	sbfxcs	pc, pc, #17, #1
    2d84:	ldmdbls	r6, {r1, r3, r4, r5, r6, sl, lr}
    2d88:	movtvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    2d8c:			; <UNDEFINED> instruction: 0xf8dfe500
    2d90:	ldcge	7, cr3, [r5], #-608	; 0xfffffda0
    2d94:	vadd.f32	d25, d2, d14
    2d98:	ldrbtmi	r2, [fp], #-373	; 0xfffffe8b
    2d9c:			; <UNDEFINED> instruction: 0x46224650
    2da0:			; <UNDEFINED> instruction: 0x3090f8d3
    2da4:	vqrdmulh.s<illegal width 8>	d15, d3, d5
    2da8:			; <UNDEFINED> instruction: 0xf7fd6023
    2dac:	stmdacs	r0, {r1, r6, r8, r9, sl, fp, sp, lr, pc}
    2db0:	sbchi	pc, r4, r0, asr #5
    2db4:	vmax.s8	d20, d2, d18
    2db8:	ldrbmi	r2, [r0], -r2, lsl #3
    2dbc:	svc	0x0038f7fd
    2dc0:	blle	14cdc8 <sg_chk_n_print3@plt+0x14bfdc>
    2dc4:	vadd.i8	d22, d7, d18
    2dc8:	addsmi	r5, sl, #-1140850688	; 0xbc000000
    2dcc:	stmibge	pc!, {r1, r2, r3, r4, r5, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    2dd0:	smmlseq	r8, pc, r8, pc	; <UNPREDICTABLE>
    2dd4:			; <UNDEFINED> instruction: 0xf7fd4478
    2dd8:			; <UNDEFINED> instruction: 0xf06fef1a
    2ddc:			; <UNDEFINED> instruction: 0xf7fe030e
    2de0:			; <UNDEFINED> instruction: 0xf8dfba0c
    2de4:	ldrtmi	r0, [r1], -ip, asr #14
    2de8:			; <UNDEFINED> instruction: 0xf7fd4478
    2dec:	mcrne	15, 3, lr, cr11, cr0, {0}
    2df0:	andcs	r4, r0, #34603008	; 0x2100000
    2df4:			; <UNDEFINED> instruction: 0xf7fd4650
    2df8:	stmdacs	r0, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    2dfc:	adchi	pc, lr, r0, asr #32
    2e00:			; <UNDEFINED> instruction: 0x0730f8df
    2e04:	addsvc	pc, fp, #54525952	; 0x3400000
    2e08:	vadd.i8	<illegal reg q3.5>, <illegal reg q6.5>, q10
    2e0c:	ldrbtmi	r1, [r8], #-805	; 0xfffffcdb
    2e10:	ldmdbls	r6, {r9, ip, pc}
    2e14:	strls	sl, [r1], #-2631	; 0xfffff5b9
    2e18:			; <UNDEFINED> instruction: 0xf8df6384
    2e1c:	ldrbtmi	r0, [r8], #-1820	; 0xfffff8e4
    2e20:	mrc	7, 7, APSR_nzcv, cr4, cr13, {7}
    2e24:	ldmiblt	pc!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    2e28:			; <UNDEFINED> instruction: 0x2710f8df
    2e2c:	ldrbtmi	r6, [sl], #-2083	; 0xfffff7dd
    2e30:			; <UNDEFINED> instruction: 0x2090f8d2
    2e34:	mulle	r5, r3, r2
    2e38:			; <UNDEFINED> instruction: 0x0704f8df
    2e3c:	ldrbtmi	r9, [r8], #-2320	; 0xfffff6f0
    2e40:	mcr	7, 7, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    2e44:	ldmib	sp, {r1, r4, r8, fp, ip, pc}^
    2e48:	ldmib	r1, {r2, r3, r8, sl, lr}^
    2e4c:	adcsmi	r6, r4, #0, 14
    2e50:	andeq	lr, r7, #119808	; 0x1d400
    2e54:	ldcge	6, cr15, [r9, #-760]	; 0xfffffd08
    2e58:	andvs	r1, sl, r2, lsr fp
    2e5c:	movweq	lr, #23399	; 0x5b67
    2e60:			; <UNDEFINED> instruction: 0xf7fe604b
    2e64:	bge	b722b4 <sg_chk_n_print3@plt+0xb714c8>
    2e68:	eorls	r4, r7, #26214400	; 0x1900000
    2e6c:	svc	0x0094f7fd
    2e70:	stmdacs	r0, {r7, r9, sl, lr}
    2e74:	blge	fe6c0074 <sg_chk_n_print3@plt+0xfe6bf288>
    2e78:			; <UNDEFINED> instruction: 0x06c8f8df
    2e7c:			; <UNDEFINED> instruction: 0xf7fd4478
    2e80:	andcs	lr, ip, r6, asr #29
    2e84:	svc	0x0058f7fd
    2e88:			; <UNDEFINED> instruction: 0xf7fe4683
    2e8c:			; <UNDEFINED> instruction: 0xee18ba39
    2e90:			; <UNDEFINED> instruction: 0x46220a10
    2e94:			; <UNDEFINED> instruction: 0xf0009912
    2e98:	stmiblt	r0!, {r0, r2, r8, sl, fp, ip, sp, lr, pc}^
    2e9c:	ssatcs	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    2ea0:	ldrbtmi	r6, [sl], #-2083	; 0xfffff7dd
    2ea4:			; <UNDEFINED> instruction: 0x2090f8d2
    2ea8:	smullle	r4, fp, sl, r2
    2eac:			; <UNDEFINED> instruction: 0x069cf8df
    2eb0:	ldrbtmi	r9, [r8], #-2320	; 0xfffff6f0
    2eb4:	mcr	7, 5, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    2eb8:			; <UNDEFINED> instruction: 0xf8dfe5e8
    2ebc:	ldmdbls	r0, {r2, r4, r7, r9, sl}
    2ec0:			; <UNDEFINED> instruction: 0xf7fd4478
    2ec4:			; <UNDEFINED> instruction: 0xf06feea4
    2ec8:			; <UNDEFINED> instruction: 0xf7fe030e
    2ecc:			; <UNDEFINED> instruction: 0xf8dfb996
    2ed0:	ldrbtmi	r2, [sl], #-1668	; 0xfffff97c
    2ed4:			; <UNDEFINED> instruction: 0xf8dfe757
    2ed8:	ldmdbls	r0, {r7, r9, sl}
    2edc:			; <UNDEFINED> instruction: 0xf7fd4478
    2ee0:			; <UNDEFINED> instruction: 0xf8dfee96
    2ee4:	stmdavs	r3!, {r3, r4, r5, r6, r9, sl, sp}
    2ee8:	ldmdbls	r2, {r1, r3, r4, r5, r6, sl, lr}
    2eec:			; <UNDEFINED> instruction: 0x2090f8d2
    2ef0:	strvs	lr, [r0, -r1, asr #19]
    2ef4:			; <UNDEFINED> instruction: 0xd1d9429a
    2ef8:	stcllt	7, cr15, [r7], {254}	; 0xfe
    2efc:			; <UNDEFINED> instruction: 0x0660f8df
    2f00:			; <UNDEFINED> instruction: 0xf7fd4478
    2f04:			; <UNDEFINED> instruction: 0xf7ffee8a
    2f08:			; <UNDEFINED> instruction: 0xf8dfbb90
    2f0c:	ldmdbls	r6, {r3, r4, r6, r9, sl}
    2f10:			; <UNDEFINED> instruction: 0xf7fd4478
    2f14:			; <UNDEFINED> instruction: 0xf06fee7c
    2f18:			; <UNDEFINED> instruction: 0xf7fe030e
    2f1c:			; <UNDEFINED> instruction: 0xf8dfb96e
    2f20:			; <UNDEFINED> instruction: 0xf04f0648
    2f24:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
    2f28:	mrc	7, 3, APSR_nzcv, cr0, cr13, {7}
    2f2c:	stmiblt	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f30:			; <UNDEFINED> instruction: 0x0638f8df
    2f34:			; <UNDEFINED> instruction: 0xf7fd4478
    2f38:	str	lr, [r7, #3690]!	; 0xe6a
    2f3c:			; <UNDEFINED> instruction: 0x0630f8df
    2f40:			; <UNDEFINED> instruction: 0xf7fd4478
    2f44:	ldr	lr, [r5, -sl, ror #28]!
    2f48:			; <UNDEFINED> instruction: 0x2628f8df
    2f4c:			; <UNDEFINED> instruction: 0xe71a447a
    2f50:			; <UNDEFINED> instruction: 0x0624f8df
    2f54:			; <UNDEFINED> instruction: 0xf7fd4478
    2f58:	ldrb	lr, [r3, #-3674]!	; 0xfffff1a6
    2f5c:			; <UNDEFINED> instruction: 0x061cf8df
    2f60:	ldrbtmi	r9, [r8], #-2326	; 0xfffff6ea
    2f64:	mrc	7, 2, APSR_nzcv, cr2, cr13, {7}
    2f68:	msreq	SPSR_x, #111	; 0x6f
    2f6c:	stmdblt	r5, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f70:			; <UNDEFINED> instruction: 0x060cf8df
    2f74:			; <UNDEFINED> instruction: 0xf7fd4478
    2f78:	str	lr, [r7, #3658]	; 0xe4a
    2f7c:			; <UNDEFINED> instruction: 0x0604f8df
    2f80:			; <UNDEFINED> instruction: 0xf7fd4478
    2f84:	ldmdbls	r5, {r2, r6, r9, sl, fp, sp, lr, pc}
    2f88:			; <UNDEFINED> instruction: 0x46504632
    2f8c:			; <UNDEFINED> instruction: 0xf968f001
    2f90:			; <UNDEFINED> instruction: 0xf8dfe54c
    2f94:	ldrbtmi	r0, [r8], #-1524	; 0xfffffa0c
    2f98:			; <UNDEFINED> instruction: 0xf8dfe7f3
    2f9c:	ldmdbls	r0, {r4, r5, r6, r7, r8, sl}
    2fa0:			; <UNDEFINED> instruction: 0xf7fd4478
    2fa4:			; <UNDEFINED> instruction: 0xf06fee34
    2fa8:			; <UNDEFINED> instruction: 0xf7fe0362
    2fac:			; <UNDEFINED> instruction: 0xf7fdb926
    2fb0:			; <UNDEFINED> instruction: 0xf8dfee26
    2fb4:			; <UNDEFINED> instruction: 0xf04f05dc
    2fb8:	ldrbtmi	r0, [r8], #-2847	; 0xfffff4e1
    2fbc:	mcr	7, 1, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    2fc0:	ldmiblt	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fc4:			; <UNDEFINED> instruction: 0xf7fd4620
    2fc8:			; <UNDEFINED> instruction: 0xf8dfeed6
    2fcc:	ldrbtmi	r3, [fp], #-1480	; 0xfffffa38
    2fd0:	svclt	0x00183800
    2fd4:			; <UNDEFINED> instruction: 0xf8832001
    2fd8:			; <UNDEFINED> instruction: 0xf8830056
    2fdc:			; <UNDEFINED> instruction: 0xf7fd0022
    2fe0:			; <UNDEFINED> instruction: 0xf8dfbf74
    2fe4:	ldmdbls	r6, {r2, r4, r5, r7, r8, sl}
    2fe8:			; <UNDEFINED> instruction: 0xf7fd4478
    2fec:	blls	57e834 <sg_chk_n_print3@plt+0x57da48>
    2ff0:	strmi	lr, [r0, #-2499]	; 0xfffff63d
    2ff4:	mrrclt	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
    2ff8:	bleq	3f13c <sg_chk_n_print3@plt+0x3e350>
    2ffc:	addlt	pc, r8, sp, asr #17
    3000:	mrclt	7, 2, APSR_nzcv, cr15, cr14, {7}
    3004:	ldreq	pc, [r4, #2271]	; 0x8df
    3008:	bleq	7ff14c <sg_chk_n_print3@plt+0x7fe360>
    300c:			; <UNDEFINED> instruction: 0xf7fd4478
    3010:			; <UNDEFINED> instruction: 0xf7feedfe
    3014:			; <UNDEFINED> instruction: 0xf8dfb975
    3018:			; <UNDEFINED> instruction: 0xf8dd0588
    301c:	ldrbtmi	fp, [r8], #-92	; 0xffffffa4
    3020:	ldcl	7, cr15, [sl, #1012]!	; 0x3f4
    3024:	svclt	0x00b8f7fe
    3028:	ldrbeq	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    302c:			; <UNDEFINED> instruction: 0xf7fd4478
    3030:	strtmi	lr, [r3], -lr, ror #27
    3034:	strtmi	r4, [r1], -r2, lsr #12
    3038:	stmib	sp, {r4, r6, r9, sl, lr}^
    303c:	strls	r4, [r1], #-1026	; 0xfffffbfe
    3040:			; <UNDEFINED> instruction: 0xf7fd9400
    3044:	ldr	lr, [r8], #3760	; 0xeb0
    3048:	ldrbeq	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    304c:	bleq	7ff190 <sg_chk_n_print3@plt+0x7fe3a4>
    3050:			; <UNDEFINED> instruction: 0xf7fd4478
    3054:			; <UNDEFINED> instruction: 0xf7feeddc
    3058:			; <UNDEFINED> instruction: 0xf8dfb953
    305c:			; <UNDEFINED> instruction: 0x46281550
    3060:			; <UNDEFINED> instruction: 0xf7fd4479
    3064:	stmdacs	r0, {r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    3068:	rscshi	pc, ip, r0
    306c:	strbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    3070:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    3074:	ldc	7, cr15, [r2, #1012]	; 0x3f4
    3078:			; <UNDEFINED> instruction: 0xf0002800
    307c:			; <UNDEFINED> instruction: 0xf8df80e1
    3080:			; <UNDEFINED> instruction: 0x46281534
    3084:			; <UNDEFINED> instruction: 0xf7fd4479
    3088:	stmdacs	r0, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
    308c:	sbchi	pc, r3, r0
    3090:	strne	pc, [r4, #-2271]!	; 0xfffff721
    3094:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    3098:	stc	7, cr15, [r0, #1012]	; 0x3f4
    309c:			; <UNDEFINED> instruction: 0xf0002800
    30a0:			; <UNDEFINED> instruction: 0xf8df80a5
    30a4:			; <UNDEFINED> instruction: 0x46281518
    30a8:			; <UNDEFINED> instruction: 0xf7fd4479
    30ac:	stmdacs	r0, {r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    30b0:	addshi	pc, r3, r0
    30b4:	strne	pc, [r8, #-2271]	; 0xfffff721
    30b8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    30bc:	stcl	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    30c0:	rsbsle	r2, sp, r0, lsl #16
    30c4:	ldrbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    30c8:	strtmi	r2, [r8], -r4, lsl #4
    30cc:			; <UNDEFINED> instruction: 0xf7fd4479
    30d0:	stmdacs	r0, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
    30d4:			; <UNDEFINED> instruction: 0x4628d03b
    30d8:	stcl	7, cr15, [r6, #1012]!	; 0x3f4
    30dc:	stmdble	r3, {r0, fp, sp}
    30e0:	blcs	b61194 <sg_chk_n_print3@plt+0xb603a8>
    30e4:	sbcshi	pc, sl, r0
    30e8:	ldrbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    30ec:	strtmi	r2, [r8], -r9, lsl #4
    30f0:			; <UNDEFINED> instruction: 0xf7fd4479
    30f4:	stmdacs	r0, {r1, r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    30f8:			; <UNDEFINED> instruction: 0xf8dfd049
    30fc:	andcs	r1, r9, #208, 8	; 0xd0000000
    3100:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    3104:	mrc	7, 2, APSR_nzcv, cr4, cr13, {7}
    3108:	suble	r2, r0, r0, lsl #16
    310c:	strbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    3110:	strtmi	r2, [r8], -r6, lsl #4
    3114:			; <UNDEFINED> instruction: 0xf7fd4479
    3118:	orrslt	lr, r0, #76, 28	; 0x4c0
    311c:	ldrtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    3120:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    3124:	ldc	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    3128:			; <UNDEFINED> instruction: 0xf8dfb358
    312c:	andcs	r1, r6, #172, 8	; 0xac000000
    3130:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    3134:	mrc	7, 1, APSR_nzcv, cr12, cr13, {7}
    3138:			; <UNDEFINED> instruction: 0xf8dfb990
    313c:	movwcs	r2, #5280	; 0x14a0
    3140:	ldrbtmi	r9, [sl], #-794	; 0xfffffce6
    3144:	movwcc	r6, #8083	; 0x1f93
    3148:			; <UNDEFINED> instruction: 0xf7fd6793
    314c:			; <UNDEFINED> instruction: 0x4620bebe
    3150:	mrc	7, 0, APSR_nzcv, cr0, cr13, {7}
    3154:	strcc	pc, [r8], #2271	; 0x8df
    3158:			; <UNDEFINED> instruction: 0x6798447b
    315c:	mrclt	7, 5, APSR_nzcv, cr5, cr13, {7}
    3160:	strne	pc, [r0], #2271	; 0x8df
    3164:	strtmi	r2, [r8], -r6, lsl #4
    3168:			; <UNDEFINED> instruction: 0xf7fd4479
    316c:	stmiblt	r0, {r1, r5, r9, sl, fp, sp, lr, pc}^
    3170:	tstls	r4, #67108864	; 0x4000000
    3174:	mcrlt	7, 5, pc, cr9, cr13, {7}	; <UNPREDICTABLE>
    3178:			; <UNDEFINED> instruction: 0xf1031c41
    317c:			; <UNDEFINED> instruction: 0xf0400301
    3180:			; <UNDEFINED> instruction: 0xf00080a5
    3184:			; <UNDEFINED> instruction: 0xf04ffaf5
    3188:			; <UNDEFINED> instruction: 0xf7fe0b00
    318c:			; <UNDEFINED> instruction: 0xf8dfb8b9
    3190:	ldrbtmi	r2, [sl], #-1112	; 0xfffffba8
    3194:	ldrdcc	pc, [r4], r2	; <UNPREDICTABLE>
    3198:			; <UNDEFINED> instruction: 0xf8c23301
    319c:			; <UNDEFINED> instruction: 0xf7fd30a4
    31a0:			; <UNDEFINED> instruction: 0xf8dfbe94
    31a4:	strtmi	r0, [r9], -r8, asr #8
    31a8:	bleq	7f2ec <sg_chk_n_print3@plt+0x7e500>
    31ac:			; <UNDEFINED> instruction: 0xf7fd4478
    31b0:			; <UNDEFINED> instruction: 0xf8dfed2e
    31b4:	ldrbtmi	r0, [r8], #-1084	; 0xfffffbc4
    31b8:	stc	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    31bc:	stmialt	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    31c0:			; <UNDEFINED> instruction: 0xf7fd4620
    31c4:			; <UNDEFINED> instruction: 0xf8dfedd8
    31c8:	ldrbtmi	r3, [fp], #-1068	; 0xfffffbd4
    31cc:	svclt	0x00183800
    31d0:			; <UNDEFINED> instruction: 0xf8832001
    31d4:			; <UNDEFINED> instruction: 0xf7fd0094
    31d8:			; <UNDEFINED> instruction: 0x4620be78
    31dc:	stcl	7, cr15, [sl, #1012]	; 0x3f4
    31e0:	svclt	0x00181e03
    31e4:			; <UNDEFINED> instruction: 0x93232301
    31e8:	mcrlt	7, 3, pc, cr15, cr13, {7}	; <UNPREDICTABLE>
    31ec:			; <UNDEFINED> instruction: 0xf7fd4620
    31f0:	stmib	sp, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}^
    31f4:	ldmib	sp, {r2, r3, r8}^
    31f8:	cfstrdne	mvd3, [r0], #-48	; 0xffffffd0
    31fc:			; <UNDEFINED> instruction: 0xf1b3bf08
    3200:			; <UNDEFINED> instruction: 0xf47d3fff
    3204:	ldmmi	ip!, {r1, r5, r6, r9, sl, fp, sp, pc}^
    3208:	bleq	7f34c <sg_chk_n_print3@plt+0x7e560>
    320c:			; <UNDEFINED> instruction: 0xf7fd4478
    3210:			; <UNDEFINED> instruction: 0xf7feecfe
    3214:			; <UNDEFINED> instruction: 0x4620b875
    3218:	stc	7, cr15, [r8, #1012]	; 0x3f4
    321c:	smlabteq	r6, sp, r9, lr
    3220:	strcc	lr, [r6], #-2525	; 0xfffff623
    3224:	svclt	0x00081c65
    3228:	svccc	0x00fff1b3
    322c:	mcrge	4, 2, pc, cr13, cr13, {3}	; <UNPREDICTABLE>
    3230:			; <UNDEFINED> instruction: 0xf04f48f2
    3234:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
    3238:	stcl	7, cr15, [r8], #1012	; 0x3f4
    323c:	stmdalt	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3240:			; <UNDEFINED> instruction: 0xf7fd4620
    3244:	blmi	ffbbe8ac <sg_chk_n_print3@plt+0xffbbdac0>
    3248:			; <UNDEFINED> instruction: 0x6718447b
    324c:	ldrdcc	r6, [r1], -r8
    3250:	mrcge	4, 1, APSR_nzcv, cr11, cr13, {3}
    3254:			; <UNDEFINED> instruction: 0xf04f48eb
    3258:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
    325c:	ldcl	7, cr15, [r6], {253}	; 0xfd
    3260:	stmdalt	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3264:	strtmi	r4, [r0], -r8, ror #19
    3268:			; <UNDEFINED> instruction: 0x31204479
    326c:	cdp2	0, 15, cr15, cr14, cr0, {0}
    3270:			; <UNDEFINED> instruction: 0xf43d2800
    3274:	stmiami	r5!, {r1, r3, r5, r9, sl, fp, sp, pc}^
    3278:	bleq	7f3bc <sg_chk_n_print3@plt+0x7e5d0>
    327c:			; <UNDEFINED> instruction: 0xf7fd4478
    3280:			; <UNDEFINED> instruction: 0xf7feecc6
    3284:			; <UNDEFINED> instruction: 0xf8d4b83d
    3288:	blls	7074d0 <sg_chk_n_print3@plt+0x7066e4>
    328c:	blx	55616 <sg_chk_n_print3@plt+0x5482a>
    3290:	ldrbtmi	pc, [r8], #-259	; 0xfffffefd	; <UNPREDICTABLE>
    3294:	ldc	7, cr15, [sl], #1012	; 0x3f4
    3298:	mcrlt	7, 5, pc, cr13, cr14, {7}	; <UNPREDICTABLE>
    329c:	blcs	b61450 <sg_chk_n_print3@plt+0xb60664>
    32a0:	svcge	0x0022f43f
    32a4:	cdpne	14, 4, cr1, cr7, cr2, {4}
    32a8:	ldrmi	r2, [r3], -r0, lsl #8
    32ac:	stmdavc	r9, {r0, r3, r5, r6, r7, fp, ip}^
    32b0:	svclt	0x00082964
    32b4:	blcc	502c0 <sg_chk_n_print3@plt+0x4f4d4>
    32b8:	mrcmi	2, 6, sp, cr6, cr8, {7}
    32bc:	movwcs	r4, #1552	; 0x610
    32c0:			; <UNDEFINED> instruction: 0xf8d6447e
    32c4:	strtmi	r1, [r1], #-164	; 0xffffff5c
    32c8:	adcne	pc, r4, r6, asr #17
    32cc:	stmdacc	r1, {r0, r3, r5, fp, ip}
    32d0:	stmdbcs	r8!, {r0, r3, r6, fp, ip, sp, lr}^
    32d4:	svcge	0x0050f43f
    32d8:	mvnsle	r1, r6, asr #24
    32dc:			; <UNDEFINED> instruction: 0xf47f2b00
    32e0:	ssaxmi	sl, r8, r0
    32e4:	stmdane	lr!, {r0, r4, r9, sl, lr}^
    32e8:	mrccs	8, 3, r7, cr6, cr6, {3}
    32ec:	andcc	fp, r1, r8, lsl #30
    32f0:	rscsle	r3, r8, #16384	; 0x4000
    32f4:	stmdacs	r0, {r3, r6, r7, r9, sl, fp, lr}
    32f8:	strmi	r9, [r4], #-2330	; 0xfffff6e6
    32fc:	svclt	0x0018447e
    3300:	tstls	sl, r1, lsl #2
    3304:	strmi	r6, [r1], #-4017	; 0xfffff04f
    3308:	stmiane	r9!, {r0, r4, r5, r7, r8, r9, sl, sp, lr}
    330c:	ldmdbcs	r6, {r0, r3, r6, fp, ip, sp, lr}^
    3310:	movwcc	fp, #7944	; 0x1f08
    3314:	rscsle	r3, r8, #4096	; 0x1000
    3318:	ldrmi	r2, [ip], #-2816	; 0xfffff500
    331c:	svclt	0x00189b14
    3320:	adcmi	r2, r7, #67108864	; 0x4000000
    3324:			; <UNDEFINED> instruction: 0xf77d9314
    3328:	ldmmi	ip!, {r4, r6, r7, r8, sl, fp, sp, pc}
    332c:			; <UNDEFINED> instruction: 0xf04f4629
    3330:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
    3334:	stcl	7, cr15, [sl], #-1012	; 0xfffffc0c
    3338:	svclt	0x00e2f7fd
    333c:	ldrbtmi	r4, [r8], #-2232	; 0xfffff748
    3340:	stcl	7, cr15, [r4], #-1012	; 0xfffffc0c
    3344:	beq	43ebac <sg_chk_n_print3@plt+0x43ddc0>
    3348:			; <UNDEFINED> instruction: 0x46229912
    334c:			; <UNDEFINED> instruction: 0xff88f000
    3350:	bllt	fe381354 <sg_chk_n_print3@plt+0xfe380568>
    3354:	ldrbtmi	r4, [sl], #-2739	; 0xfffff54d
    3358:	ldmmi	r3!, {r0, r2, r4, r8, sl, sp, lr, pc}
    335c:			; <UNDEFINED> instruction: 0xf7fd4478
    3360:			; <UNDEFINED> instruction: 0xf7feec56
    3364:	blmi	fec71b64 <sg_chk_n_print3@plt+0xfec70d78>
    3368:	bleq	3ff4ac <sg_chk_n_print3@plt+0x3fe6c0>
    336c:	andne	lr, r8, #3620864	; 0x374000
    3370:	ldmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3374:	stmiami	lr!, {r1, r2, r8, r9, sl, sp, lr}
    3378:	andne	lr, r0, #3358720	; 0x334000
    337c:			; <UNDEFINED> instruction: 0x2090f8d3
    3380:			; <UNDEFINED> instruction: 0x17d54478
    3384:			; <UNDEFINED> instruction: 0xf107fb02
    3388:	tstne	r5, r6, lsl #22	; <UNPREDICTABLE>
    338c:	movwcs	pc, #27554	; 0x6ba2	; <UNPREDICTABLE>
    3390:			; <UNDEFINED> instruction: 0xf7fd440b
    3394:	stmiami	r7!, {r2, r3, r4, r5, sl, fp, sp, lr, pc}
    3398:			; <UNDEFINED> instruction: 0xf7fd4478
    339c:			; <UNDEFINED> instruction: 0xf7feec3e
    33a0:			; <UNDEFINED> instruction: 0x17fbbdfb
    33a4:	stmib	sp, {r1, r3, r4, r5, r9, sl, lr}^
    33a8:	ldrbmi	r2, [sl], -sl, lsl #6
    33ac:	ldmib	sp, {r0, r1, r5, r6, r9, sl, lr}^
    33b0:	stmib	sp, {r1, r2, sl, fp, ip, sp, pc}^
    33b4:	bls	2cbfbc <sg_chk_n_print3@plt+0x2cb1d0>
    33b8:	ldmmi	pc, {r0, r5, r6, r9, sl, lr}	; <UNPREDICTABLE>
    33bc:			; <UNDEFINED> instruction: 0xf101fb07
    33c0:	blx	2d45aa <sg_chk_n_print3@plt+0x2d37be>
    33c4:	blx	fe9c77d6 <sg_chk_n_print3@plt+0xfe9c69ea>
    33c8:	strmi	r2, [fp], #-779	; 0xfffffcf5
    33cc:	ldc	7, cr15, [lr], {253}	; 0xfd
    33d0:	ldmiblt	r3!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    33d4:	ldrbtmi	r4, [sl], #-2713	; 0xfffff567
    33d8:	ldmiblt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    33dc:	ldrbtmi	r4, [sl], #-2712	; 0xfffff568
    33e0:	ldmiblt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    33e4:			; <UNDEFINED> instruction: 0x1090f8d3
    33e8:	bls	5d5648 <sg_chk_n_print3@plt+0x5d485c>
    33ec:			; <UNDEFINED> instruction: 0xf109fb01
    33f0:			; <UNDEFINED> instruction: 0xf7fd4478
    33f4:			; <UNDEFINED> instruction: 0xf7feec0c
    33f8:	ldmibmi	r3, {r1, r3, r4, r5, sl, fp, ip, sp, pc}
    33fc:			; <UNDEFINED> instruction: 0xf7fe4479
    3400:	ldmibmi	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    3404:			; <UNDEFINED> instruction: 0xf7fe4479
    3408:	ldmmi	r1, {r1, r4, r5, r7, r9, fp, ip, sp, pc}
    340c:	movwcs	lr, #27101	; 0x69dd
    3410:			; <UNDEFINED> instruction: 0xf7fd4478
    3414:	stmdals	sl, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    3418:			; <UNDEFINED> instruction: 0x1090f8d6
    341c:	cdp2	0, 6, cr15, cr14, cr1, {0}
    3420:	movwcs	lr, #27094	; 0x69d6
    3424:	bl	10c9474 <sg_chk_n_print3@plt+0x10c8688>
    3428:	stmib	r6, {r5, r6, r7, r8, r9, ip, sp, lr}^
    342c:	orrlt	r2, r9, r6, lsl #6
    3430:			; <UNDEFINED> instruction: 0xf04f6933
    3434:	movwcc	r3, #7167	; 0x1bff
    3438:			; <UNDEFINED> instruction: 0xf7fe6133
    343c:			; <UNDEFINED> instruction: 0xf8d6bdad
    3440:	stmmi	r4, {r4, r7, ip}
    3444:	blx	69c76 <sg_chk_n_print3@plt+0x68e8a>
    3448:	ldrbtmi	pc, [r8], #-265	; 0xfffffef7	; <UNPREDICTABLE>
    344c:	bl	ff7c1448 <sg_chk_n_print3@plt+0xff7c065c>
    3450:	svclt	0x0027f7fe
    3454:	blcc	fffff598 <sg_chk_n_print3@plt+0xffffe7ac>
    3458:	ldclt	7, cr15, [lr, #1016]	; 0x3f8
    345c:	bhi	fe43ecc4 <sg_chk_n_print3@plt+0xfe43ded8>
    3460:			; <UNDEFINED> instruction: 0xf43e2d00
    3464:	stcne	14, cr10, [sl], #20
    3468:	mrcge	4, 2, APSR_nzcv, cr12, cr14, {1}
    346c:	mcrlt	7, 6, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    3470:	blcs	c21544 <sg_chk_n_print3@plt+0xc20758>
    3474:	blge	1dc0678 <sg_chk_n_print3@plt+0x1dbf88c>
    3478:			; <UNDEFINED> instruction: 0x46294877
    347c:			; <UNDEFINED> instruction: 0xf7fd4478
    3480:			; <UNDEFINED> instruction: 0xf7ffebc6
    3484:	ldmdami	r5!, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, pc}^
    3488:			; <UNDEFINED> instruction: 0xe7594478
    348c:	andeq	r5, r0, ip, lsr r2
    3490:	andeq	r5, r0, r0, ror #4
    3494:	andeq	r4, r0, r6, ror r8
    3498:	andeq	r5, r1, r4, ror #12
    349c:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    34a0:	muleq	r0, r4, r7
    34a4:	andeq	r4, r0, sl, lsl #21
    34a8:	andeq	r4, r0, r2, asr #20
    34ac:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    34b0:	andeq	r4, r0, r0, lsr #11
    34b4:	andeq	r4, r0, lr, ror #17
    34b8:	andeq	r4, r0, r0, ror #7
    34bc:	andeq	r4, r0, r0, lsl #30
    34c0:	andeq	r3, r0, r2, asr #3
    34c4:	ldrdeq	r4, [r0], -r0
    34c8:	andeq	r4, r0, r6, lsr #23
    34cc:	strheq	r4, [r0], -r8
    34d0:	andeq	r5, r0, r6, ror r1
    34d4:	andeq	r5, r0, lr, lsl #2
    34d8:	ldrdeq	r5, [r0], -ip
    34dc:	muleq	r0, r2, r0
    34e0:	strdeq	r4, [r0], -lr
    34e4:			; <UNDEFINED> instruction: 0x00004bb4
    34e8:	andeq	r4, r0, r4, asr lr
    34ec:	ldrdeq	r3, [r0], -r2
    34f0:	andeq	r4, r0, ip, asr sl
    34f4:	andeq	r3, r0, r4, lsr #1
    34f8:	strdeq	r5, [r1], -r0
    34fc:			; <UNDEFINED> instruction: 0x000048b0
    3500:	andeq	r5, r1, sl, asr #7
    3504:	andeq	r4, r0, lr, ror r8
    3508:	strdeq	r4, [r0], -r6
    350c:	andeq	r5, r0, lr, lsr #32
    3510:	muleq	r0, r2, r0
    3514:	andeq	r4, r0, r4, ror #7
    3518:	strdeq	r5, [r1], -r0
    351c:	andeq	r4, r0, r4, lsl #31
    3520:	andeq	r5, r1, r4, asr #5
    3524:	muleq	r0, r0, r5
    3528:	andeq	r5, r1, sl, lsl #5
    352c:	andeq	r4, r0, r0, lsl #7
    3530:	ldrdeq	r4, [r0], -ip
    3534:	andeq	r5, r1, r6, lsl r2
    3538:	andeq	r4, r0, sl, lsr #29
    353c:	strdeq	r5, [r1], -r6
    3540:	andeq	r4, r0, sl, lsr #13
    3544:	strdeq	r4, [r0], -r8
    3548:	andeq	r5, r1, r2, lsl #3
    354c:	andeq	r4, r0, r2, asr #12
    3550:	andeq	r4, r0, r0, asr #3
    3554:	andeq	r4, r0, sl, lsl r4
    3558:	andeq	r4, r0, r0, asr r6
    355c:	andeq	r5, r1, ip, lsr r1
    3560:	andeq	r4, r0, r0, lsr r2
    3564:	andeq	r4, r0, ip, lsl #3
    3568:	andeq	r3, r0, sl, asr #27
    356c:	andeq	r4, r0, ip, ror #10
    3570:	strdeq	r4, [r0], -r0
    3574:	andeq	r4, r0, r0, asr r3
    3578:	andeq	r4, r0, r8, lsr #10
    357c:			; <UNDEFINED> instruction: 0x000041b6
    3580:	andeq	r4, r0, r8, lsl #10
    3584:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    3588:	andeq	r4, r0, sl, ror #11
    358c:	andeq	r4, r0, r8, ror r1
    3590:	andeq	r3, r0, lr, lsl #27
    3594:	andeq	r5, r1, r6, asr r0
    3598:	andeq	r4, r0, r4, asr #10
    359c:	andeq	r4, r0, ip, ror #7
    35a0:	muleq	r0, lr, r6
    35a4:	andeq	r4, r0, r8, lsl #23
    35a8:	andeq	r3, r0, r8, lsl sp
    35ac:	andeq	r3, r0, r4, lsr #26
    35b0:	andeq	r3, r0, lr, lsr sp
    35b4:	andeq	r3, r0, r8, asr sp
    35b8:	andeq	r3, r0, lr, ror #26
    35bc:	andeq	r3, r0, r8, ror #23
    35c0:	andeq	r3, r0, r2, ror sp
    35c4:	andeq	r3, r0, r8, ror #26
    35c8:	andeq	r3, r0, r0, lsl #27
    35cc:	andeq	r3, r0, sl, ror sp
    35d0:	andeq	r3, r0, r4, ror sp
    35d4:	andeq	r3, r0, lr, ror #26
    35d8:	andeq	r3, r0, r2, ror #26
    35dc:	andeq	r4, r1, r2, ror #29
    35e0:	andeq	r4, r1, ip, asr #29
    35e4:	andeq	r3, r0, r4, lsr sp
    35e8:	muleq	r1, r2, lr
    35ec:	strdeq	r3, [r0], -r8
    35f0:	andeq	r3, r0, sl, lsl #26
    35f4:	andeq	r4, r1, sl, asr lr
    35f8:	andeq	r3, r0, r0, lsl #24
    35fc:	andeq	r3, r0, lr, lsr #23
    3600:	ldrdeq	r4, [r1], -ip
    3604:	andeq	r3, r0, lr, asr fp
    3608:			; <UNDEFINED> instruction: 0x00014dbc
    360c:	andeq	r3, r0, r0, lsl fp
    3610:	andeq	r4, r0, lr, asr sl
    3614:	andeq	r4, r1, r4, ror #26
    3618:	andeq	r4, r1, r8, lsr #26
    361c:	andeq	r3, r0, sl, lsl #22
    3620:	andeq	r4, r0, r2, lsl r1
    3624:	andeq	r4, r0, sl
    3628:	andeq	r4, r0, r0, lsl #10
    362c:			; <UNDEFINED> instruction: 0x00014cb4
    3630:	andeq	r4, r0, r4, lsl #9
    3634:			; <UNDEFINED> instruction: 0x000044b0
    3638:	andeq	r4, r0, r0, lsl r4
    363c:	andeq	r3, r0, r2, lsr #27
    3640:	andeq	r3, r0, r2, ror #27
    3644:	andeq	r4, r0, r4, ror r9
    3648:	ldrdeq	r3, [r0], -ip
    364c:	andeq	r3, r0, r4, asr #15
    3650:	andeq	r4, r0, r8, lsr #13
    3654:	ldrdeq	r4, [r0], -sl
    3658:	andeq	r4, r0, r8, ror #15
    365c:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    3660:	bleq	3f7a4 <sg_chk_n_print3@plt+0x3e9b8>
    3664:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    3668:	strbtmi	fp, [sl], -r2, lsl #24
    366c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3670:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    3674:	ldrmi	sl, [sl], #776	; 0x308
    3678:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    367c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    3680:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    3684:			; <UNDEFINED> instruction: 0xf85a4b06
    3688:	stmdami	r6, {r0, r1, ip, sp}
    368c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3690:	b	ff9c168c <sg_chk_n_print3@plt+0xff9c08a0>
    3694:	bl	fe4c1690 <sg_chk_n_print3@plt+0xfe4c08a4>
    3698:	andeq	r4, r1, r4, ror #16
    369c:	andeq	r0, r0, r4, ror #1
    36a0:	strdeq	r0, [r0], -r8
    36a4:	strdeq	r0, [r0], -ip
    36a8:	ldr	r3, [pc, #20]	; 36c4 <sg_chk_n_print3@plt+0x28d8>
    36ac:	ldr	r2, [pc, #20]	; 36c8 <sg_chk_n_print3@plt+0x28dc>
    36b0:	add	r3, pc, r3
    36b4:	ldr	r2, [r3, r2]
    36b8:	cmp	r2, #0
    36bc:	bxeq	lr
    36c0:	b	c78 <__gmon_start__@plt>
    36c4:	andeq	r4, r1, r4, asr #16
    36c8:	strdeq	r0, [r0], -r4
    36cc:	blmi	1d56ec <sg_chk_n_print3@plt+0x1d4900>
    36d0:	bmi	1d48b8 <sg_chk_n_print3@plt+0x1d3acc>
    36d4:	addmi	r4, r3, #2063597568	; 0x7b000000
    36d8:	andle	r4, r3, sl, ror r4
    36dc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    36e0:	ldrmi	fp, [r8, -r3, lsl #2]
    36e4:	svclt	0x00004770
    36e8:	andeq	r4, r1, r8, asr #18
    36ec:	andeq	r4, r1, r4, asr #18
    36f0:	andeq	r4, r1, r0, lsr #16
    36f4:	andeq	r0, r0, ip, ror #1
    36f8:	stmdbmi	r9, {r3, fp, lr}
    36fc:	bmi	2548e4 <sg_chk_n_print3@plt+0x253af8>
    3700:	bne	2548ec <sg_chk_n_print3@plt+0x253b00>
    3704:	svceq	0x00cb447a
    3708:			; <UNDEFINED> instruction: 0x01a1eb03
    370c:	andle	r1, r3, r9, asr #32
    3710:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3714:	ldrmi	fp, [r8, -r3, lsl #2]
    3718:	svclt	0x00004770
    371c:	andeq	r4, r1, ip, lsl r9
    3720:	andeq	r4, r1, r8, lsl r9
    3724:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    3728:	andeq	r0, r0, r0, lsl #2
    372c:	blmi	2b0b54 <sg_chk_n_print3@plt+0x2afd68>
    3730:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    3734:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3738:	blmi	271cec <sg_chk_n_print3@plt+0x270f00>
    373c:	ldrdlt	r5, [r3, -r3]!
    3740:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    3744:			; <UNDEFINED> instruction: 0xf7fd6818
    3748:			; <UNDEFINED> instruction: 0xf7ffea30
    374c:	blmi	1c3650 <sg_chk_n_print3@plt+0x1c2864>
    3750:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3754:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3758:	andeq	r4, r1, sl, ror #17
    375c:	andeq	r4, r1, r4, asr #15
    3760:	andeq	r0, r0, r8, ror #1
    3764:			; <UNDEFINED> instruction: 0x000148be
    3768:	andeq	r4, r1, sl, asr #17
    376c:	svclt	0x0000e7c4
    3770:	strlt	r4, [r8, #-2055]	; 0xfffff7f9
    3774:			; <UNDEFINED> instruction: 0xf7fd4478
    3778:	stmdami	r6, {r1, r3, r6, r9, fp, sp, lr, pc}
    377c:			; <UNDEFINED> instruction: 0xf7fd4478
    3780:	stmdami	r5, {r1, r2, r6, r9, fp, sp, lr, pc}
    3784:			; <UNDEFINED> instruction: 0x4008e8bd
    3788:			; <UNDEFINED> instruction: 0xf7fd4478
    378c:	svclt	0x0000ba3d
    3790:	andeq	r1, r0, r0, lsr pc
    3794:	andeq	r2, r0, r0, lsl #3
    3798:	andeq	r2, r0, r8, lsr r5
    379c:	ldrblt	r4, [r0, #-2867]!	; 0xfffff4cd
    37a0:	addlt	r4, r2, fp, ror r4
    37a4:	ldmib	r3, {r2, r9, sl, lr}^
    37a8:	b	148c3b0 <sg_chk_n_print3@plt+0x148b5c4>
    37ac:	cmple	r0, r3, lsl #2
    37b0:	strtmi	r4, [r1], -pc, lsr #26
    37b4:	ldrbtmi	r4, [sp], #-2095	; 0xfffff7d1
    37b8:	stmdavs	lr!, {r3, r4, r5, r6, sl, lr}
    37bc:	movwcs	lr, #10709	; 0x29d5
    37c0:			; <UNDEFINED> instruction: 0x96001b92
    37c4:	mvnvc	lr, #101376	; 0x18c00
    37c8:	b	8417c4 <sg_chk_n_print3@plt+0x8409d8>
    37cc:	ldmib	r5, {r1, r2, r3, r5, r8, fp, sp, lr}^
    37d0:	strtmi	r2, [r1], -r6, lsl #6
    37d4:	blne	fe49587c <sg_chk_n_print3@plt+0xfe494a90>
    37d8:	bl	18e8fe0 <sg_chk_n_print3@plt+0x18e81f4>
    37dc:	ldrbtmi	r7, [r8], #-998	; 0xfffffc1a
    37e0:	b	5417dc <sg_chk_n_print3@plt+0x5409f0>
    37e4:	mlacc	r9, r5, r8, pc	; <UNPREDICTABLE>
    37e8:	blmi	93255c <sg_chk_n_print3@plt+0x931770>
    37ec:	cfldrsvs	mvf4, [sl], {123}	; 0x7b
    37f0:	vstrle	s4, [r4, #-0]
    37f4:	strtmi	r4, [r1], -r2, lsr #16
    37f8:			; <UNDEFINED> instruction: 0xf7fd4478
    37fc:	blmi	87e024 <sg_chk_n_print3@plt+0x87d238>
    3800:	cfldrdvs	mvd4, [sl], {123}	; 0x7b
    3804:	vstrle	s4, [r4, #-0]
    3808:			; <UNDEFINED> instruction: 0x4621481f
    380c:			; <UNDEFINED> instruction: 0xf7fd4478
    3810:	vldrmi.16	s28, [lr, #-508]	; 0xfffffe04	; <UNPREDICTABLE>
    3814:	mcrvs	4, 3, r4, cr9, cr13, {3}
    3818:	fstmdbxvs	sl!, {d6-d26}	;@ Deprecated
    381c:	tstle	r2, fp, lsl #6
    3820:	andlt	fp, r2, r2, ror #19
    3824:	ldmdami	sl, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    3828:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    382c:	stmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3830:	svcvs	0x006a4818
    3834:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    3838:	pop	{r1, ip, sp, pc}
    383c:			; <UNDEFINED> instruction: 0xf7fd4070
    3840:	ldmdami	r5, {r0, r1, r5, r6, r7, r8, fp, ip, sp, pc}
    3844:	ldmib	r5, {r0, r5, r9, sl, lr}^
    3848:	ldrbtmi	r2, [r8], #-784	; 0xfffffcf0
    384c:	ldmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3850:	ldmdami	r2, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    3854:			; <UNDEFINED> instruction: 0xf7fd4478
    3858:	sbfx	lr, sl, #19, #10
    385c:			; <UNDEFINED> instruction: 0x46214810
    3860:	andlt	r4, r2, r8, ror r4
    3864:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3868:	stmiblt	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    386c:	andeq	r4, r1, r4, ror #16
    3870:	andeq	r4, r1, lr, ror #16
    3874:	strdeq	r2, [r0], -r0
    3878:	andeq	r2, r0, r2, ror #17
    387c:	andeq	r4, r1, r8, lsr r8
    3880:	andeq	r2, r0, r0, lsl #18
    3884:	andeq	r4, r1, r4, lsr #16
    3888:	andeq	r2, r0, r4, lsl #18
    388c:	andeq	r4, r1, r0, lsl r8
    3890:	strdeq	r2, [r0], -lr
    3894:	andeq	r2, r0, lr, lsl #18
    3898:	andeq	r2, r0, lr, lsl #17
    389c:	andeq	r2, r0, r4, lsr r8
    38a0:	andeq	r2, r0, r0, lsr #18
    38a4:			; <UNDEFINED> instruction: 0x460cb570
    38a8:	addlt	r4, r8, r7, lsr #26
    38ac:	vqdmulh.s<illegal width 8>	d20, d1, d23
    38b0:	ldrbtmi	r2, [sp], #-360	; 0xfffffe98
    38b4:	stmiapl	fp!, {r1, r2, r9, sl, lr}^
    38b8:	ldmdavs	fp, {r0, r2, r4, r9, sl, lr}
    38bc:			; <UNDEFINED> instruction: 0xf04f9307
    38c0:			; <UNDEFINED> instruction: 0xf7fd0300
    38c4:	stmdacs	r0, {r1, r2, r4, r5, r7, r8, fp, sp, lr, pc}
    38c8:	stmdavs	fp!, {r1, r9, fp, ip, lr, pc}
    38cc:			; <UNDEFINED> instruction: 0xdc2b2b00
    38d0:	ldrtmi	sl, [r0], -r4, lsl #20
    38d4:	cmncs	r2, r1, asr #4	; <UNPREDICTABLE>
    38d8:	smlabteq	r4, r8, r2, pc	; <UNPREDICTABLE>
    38dc:	stmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    38e0:	blle	a0d8e8 <sg_chk_n_print3@plt+0xa0cafc>
    38e4:	ldmib	sp, {r0, r2, r3, r5, fp, sp, lr}^
    38e8:	strbne	r0, [fp, r4, lsl #2]!
    38ec:			; <UNDEFINED> instruction: 0xf001462a
    38f0:	blmi	603034 <sg_chk_n_print3@plt+0x602248>
    38f4:	svcvs	0x009b447b
    38f8:	rsbvs	r6, r1, r0, lsr #32
    38fc:	andcs	fp, r0, r3, asr r9
    3900:	blmi	496158 <sg_chk_n_print3@plt+0x49536c>
    3904:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3908:	blls	1dd978 <sg_chk_n_print3@plt+0x1dcb8c>
    390c:	tstle	r9, sl, asr r0
    3910:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    3914:	andls	r4, r0, r2, lsl #12
    3918:	strmi	r4, [fp], -pc, lsl #16
    391c:	tstls	r1, r2, lsl #10
    3920:			; <UNDEFINED> instruction: 0xf7fd4478
    3924:			; <UNDEFINED> instruction: 0xe7eae974
    3928:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    392c:	ldmdb	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3930:	rscscc	pc, pc, pc, asr #32
    3934:	stmdami	sl, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    3938:			; <UNDEFINED> instruction: 0xf7fd4478
    393c:			; <UNDEFINED> instruction: 0xf04fe96e
    3940:			; <UNDEFINED> instruction: 0xe7dd30ff
    3944:	ldmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3948:	andeq	r4, r1, r6, asr #12
    394c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3950:	andeq	r4, r1, r0, lsr r7
    3954:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    3958:			; <UNDEFINED> instruction: 0x000028b0
    395c:	andeq	r2, r0, r2, ror r8
    3960:	andeq	r2, r0, ip, ror r8
    3964:	adclt	fp, r4, r0, ror r5
    3968:			; <UNDEFINED> instruction: 0x460d4c13
    396c:			; <UNDEFINED> instruction: 0x466e4b13
    3970:	tstcs	r0, ip, ror r4
    3974:	stmiapl	r3!, {r1, r4, r5, r9, sl, lr}^
    3978:	ldmdavs	fp, {r2, r9, sl, lr}
    397c:			; <UNDEFINED> instruction: 0xf04f9323
    3980:			; <UNDEFINED> instruction: 0xf7fd0300
    3984:	blls	3decc <sg_chk_n_print3@plt+0x3d0e0>
    3988:	andle	r2, r9, r1, lsl #22
    398c:	strls	sl, [r0, #-2049]	; 0xfffff7ff
    3990:	ldmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3994:	ldrtmi	r2, [r1], -r0, lsl #4
    3998:	eorls	r4, r1, #32, 12	; 0x2000000
    399c:	stmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    39a0:	blmi	1961c4 <sg_chk_n_print3@plt+0x1953d8>
    39a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    39a8:	blls	8dda18 <sg_chk_n_print3@plt+0x8dcc2c>
    39ac:	qaddle	r4, sl, r1
    39b0:	ldcllt	0, cr11, [r0, #-144]!	; 0xffffff70
    39b4:	stmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    39b8:	andeq	r4, r1, r8, lsl #11
    39bc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    39c0:	andeq	r4, r1, r4, asr r5
    39c4:			; <UNDEFINED> instruction: 0xf010b570
    39c8:	strmi	r0, [r4], -r8, lsl #10
    39cc:	tstle	pc, lr, lsl #12
    39d0:	strble	r0, [r4], #-1953	; 0xfffff85f
    39d4:	ldrtle	r0, [sl], #-1698	; 0xfffff95e
    39d8:	ldrtle	r0, [r0], #-1635	; 0xfffff99d
    39dc:	strtle	r0, [r6], #-1760	; 0xfffff920
    39e0:	ldrle	r0, [ip], #-1889	; 0xfffff89f
    39e4:	ldrle	r0, [r2], #-2018	; 0xfffff81e
    39e8:	strle	r0, [r9], #-1571	; 0xfffff9dd
    39ec:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
    39f0:			; <UNDEFINED> instruction: 0x21204a1f
    39f4:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    39f8:	ldmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    39fc:	strb	r4, [r7, r5, lsl #12]!
    3a00:	ldmdbne	r0!, {r2, r3, r4, r9, fp, lr}^
    3a04:	ldrbtmi	r2, [sl], #-288	; 0xfffffee0
    3a08:	stmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a0c:	bmi	6bd9cc <sg_chk_n_print3@plt+0x6bcbe0>
    3a10:			; <UNDEFINED> instruction: 0x21201970
    3a14:			; <UNDEFINED> instruction: 0xf7fd447a
    3a18:	strmi	lr, [r5], #-2466	; 0xfffff65e
    3a1c:	bmi	5fd9b4 <sg_chk_n_print3@plt+0x5fcbc8>
    3a20:			; <UNDEFINED> instruction: 0x21201970
    3a24:			; <UNDEFINED> instruction: 0xf7fd447a
    3a28:	strmi	lr, [r5], #-2458	; 0xfffff666
    3a2c:	bmi	53d99c <sg_chk_n_print3@plt+0x53cbb0>
    3a30:			; <UNDEFINED> instruction: 0x21201970
    3a34:			; <UNDEFINED> instruction: 0xf7fd447a
    3a38:	strmi	lr, [r5], #-2450	; 0xfffff66e
    3a3c:	bmi	47d984 <sg_chk_n_print3@plt+0x47cb98>
    3a40:			; <UNDEFINED> instruction: 0x21201970
    3a44:			; <UNDEFINED> instruction: 0xf7fd447a
    3a48:	strmi	lr, [r5], #-2442	; 0xfffff676
    3a4c:	bmi	3bd96c <sg_chk_n_print3@plt+0x3bcb80>
    3a50:			; <UNDEFINED> instruction: 0x21201970
    3a54:			; <UNDEFINED> instruction: 0xf7fd447a
    3a58:	strmi	lr, [r5], #-2434	; 0xfffff67e
    3a5c:	bmi	2fd954 <sg_chk_n_print3@plt+0x2fcb68>
    3a60:			; <UNDEFINED> instruction: 0x21201970
    3a64:			; <UNDEFINED> instruction: 0xf7fd447a
    3a68:	strmi	lr, [r5], #-2426	; 0xfffff686
    3a6c:	svclt	0x0000e7b2
    3a70:	andeq	r2, r0, sl, lsl r8
    3a74:	muleq	r0, sl, r8
    3a78:	andeq	r2, r0, ip, ror #16
    3a7c:	andeq	r2, r0, r0, asr r8
    3a80:	andeq	r2, r0, ip, lsr #16
    3a84:	andeq	r2, r0, r8, lsl #16
    3a88:	andeq	r2, r0, r8, ror #15
    3a8c:			; <UNDEFINED> instruction: 0x000027bc
    3a90:	blmi	1d9646c <sg_chk_n_print3@plt+0x1d95680>
    3a94:	push	{r1, r3, r4, r5, r6, sl, lr}
    3a98:	ldrshlt	r4, [lr], #112	; 0x70
    3a9c:			; <UNDEFINED> instruction: 0x460458d3
    3aa0:	cmpls	sp, #1769472	; 0x1b0000
    3aa4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3aa8:	ldm	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3aac:	tstle	r2, r1, lsl #16
    3ab0:	blcs	ba1b44 <sg_chk_n_print3@plt+0xba0d58>
    3ab4:	stcge	0, cr13, [r2, #-336]	; 0xfffffeb0
    3ab8:	andcs	r4, r3, r1, lsr #12
    3abc:			; <UNDEFINED> instruction: 0xf7fd462a
    3ac0:	stmdacs	r0, {r1, r2, r5, r6, r8, fp, sp, lr, pc}
    3ac4:			; <UNDEFINED> instruction: 0x2080bfb8
    3ac8:	stmdbvs	fp!, {r2, r3, r8, r9, fp, ip, lr, pc}
    3acc:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    3ad0:	svcpl	0x0000f5b3
    3ad4:			; <UNDEFINED> instruction: 0xf5b3d012
    3ad8:	suble	r4, r3, r0, asr #31
    3adc:	svcpl	0x0080f5b3
    3ae0:	andcs	sp, r1, r2, asr #32
    3ae4:	blmi	1856474 <sg_chk_n_print3@plt+0x1855688>
    3ae8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3aec:	blls	175db5c <sg_chk_n_print3@plt+0x175cd70>
    3af0:			; <UNDEFINED> instruction: 0xf040405a
    3af4:	ldrhlt	r8, [lr], #-6
    3af8:			; <UNDEFINED> instruction: 0x87f0e8bd
    3afc:	ldrdcs	lr, [r8, -r5]
    3b00:	cmnvs	pc, #553648128	; 0x21000000	; <UNPREDICTABLE>
    3b04:	andcs	pc, fp, r2, asr #7
    3b08:	movweq	pc, #61475	; 0xf023	; <UNPREDICTABLE>
    3b0c:	blcs	54720 <sg_chk_n_print3@plt+0x53934>
    3b10:	blcs	fe8b7b8c <sg_chk_n_print3@plt+0xfe8b6da0>
    3b14:	addhi	pc, r8, r0
    3b18:	andsle	r2, r6, r5, lsl fp
    3b1c:			; <UNDEFINED> instruction: 0xf0002b09
    3b20:	mrrcmi	0, 8, r8, r4, cr5
    3b24:			; <UNDEFINED> instruction: 0xf894447c
    3b28:	mvnslt	r3, ip, ror r0
    3b2c:	bvs	1ad607c <sg_chk_n_print3@plt+0x1ad5290>
    3b30:	ldrbtmi	r6, [r9], #-2602	; 0xfffff5d6
    3b34:	cmnvs	pc, #587202560	; 0x23000000	; <UNPREDICTABLE>
    3b38:	ldrdne	pc, [r0], r1
    3b3c:	movweq	pc, #61475	; 0xf023	; <UNPREDICTABLE>
    3b40:	andcs	pc, fp, #134217731	; 0x8000003
    3b44:	addmi	r4, fp, #1275068416	; 0x4c000000
    3b48:	andcs	sp, r2, fp, asr #3
    3b4c:	bleq	4fda7c <sg_chk_n_print3@plt+0x4fcc90>
    3b50:	b	10f06a0 <sg_chk_n_print3@plt+0x10ef8b4>
    3b54:			; <UNDEFINED> instruction: 0xf0235301
    3b58:	tstmi	sl, #-67108861	; 0xfc000003
    3b5c:	mvnle	r2, r3, lsl #20
    3b60:	ldr	r2, [pc, r8]!
    3b64:	ldr	r2, [sp, r0, lsr #32]!
    3b68:	ldr	r2, [fp, r0, asr #32]!
    3b6c:	movwcs	r4, #7747	; 0x1e43
    3b70:	ldrbtmi	r4, [lr], #-2371	; 0xfffff6bd
    3b74:	rsbscc	pc, ip, r4, lsl #17
    3b78:			; <UNDEFINED> instruction: 0x46304479
    3b7c:	ldm	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b80:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    3b84:			; <UNDEFINED> instruction: 0xf8dfd041
    3b88:	mrcge	0, 1, r8, cr13, cr12, {7}
    3b8c:	ldrsbtls	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    3b90:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    3b94:	orrcs	r4, r0, sl, lsr r6
    3b98:			; <UNDEFINED> instruction: 0xf7fd4630
    3b9c:	cmplt	r8, #1966080	; 0x1e0000
    3ba0:			; <UNDEFINED> instruction: 0x4641ac1d
    3ba4:			; <UNDEFINED> instruction: 0x46224630
    3ba8:	stmia	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3bac:	mvnsle	r2, r1, lsl #16
    3bb0:	strbmi	r2, [r9], -r9, lsl #4
    3bb4:			; <UNDEFINED> instruction: 0xf7fd4620
    3bb8:	stmdacs	r0, {r2, r3, r4, fp, sp, lr, pc}
    3bbc:			; <UNDEFINED> instruction: 0xf8dfd1ea
    3bc0:			; <UNDEFINED> instruction: 0xf8df90cc
    3bc4:	ldrbtmi	sl, [r9], #204	; 0xcc
    3bc8:	strd	r4, [lr], -sl
    3bcc:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    3bd0:	strbmi	r4, [r9], -r3, lsr #12
    3bd4:			; <UNDEFINED> instruction: 0x46424630
    3bd8:	ldm	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3bdc:			; <UNDEFINED> instruction: 0xd12d2802
    3be0:	ldrbmi	r4, [r0], -r1, lsr #12
    3be4:	svc	0x00daf7fc
    3be8:			; <UNDEFINED> instruction: 0x463ab310
    3bec:	ldrtmi	r2, [r0], -r0, lsl #3
    3bf0:	svc	0x00f2f7fc
    3bf4:	mvnle	r2, r0, lsl #16
    3bf8:	ldrbtmi	r4, [fp], #-2854	; 0xfffff4da
    3bfc:	blcs	15fa70 <sg_chk_n_print3@plt+0x15ec84>
    3c00:	ldrtmi	sp, [r8], -r8, lsr #24
    3c04:	ldm	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c08:	svcvs	0x00a3e790
    3c0c:	addle	r2, sp, r0, lsl #22
    3c10:	stmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c14:			; <UNDEFINED> instruction: 0xf7fd6800
    3c18:	ldrtmi	lr, [r1], -sl, lsr #16
    3c1c:	ldmdami	lr, {r1, r9, sl, lr}
    3c20:			; <UNDEFINED> instruction: 0xf7fc4478
    3c24:			; <UNDEFINED> instruction: 0xe781eff4
    3c28:	ldrb	r2, [fp, -r4]
    3c2c:	smmla	r9, r0, r0, r2
    3c30:			; <UNDEFINED> instruction: 0xf8d84b1a
    3c34:	ldrbtmi	r2, [fp], #-0
    3c38:	addcs	pc, r0, r3, asr #17
    3c3c:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    3c40:	bcs	15fab0 <sg_chk_n_print3@plt+0x15ecc4>
    3c44:	ldmdami	r7, {r0, r2, r3, r4, r6, r7, r8, sl, fp, ip, lr, pc}
    3c48:	ldrdne	pc, [r0], r3
    3c4c:			; <UNDEFINED> instruction: 0xf7fc4478
    3c50:			; <UNDEFINED> instruction: 0xe7d6efde
    3c54:	ldmdami	r5, {r2, r4, r8, fp, lr}
    3c58:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3c5c:	svc	0x00d6f7fc
    3c60:			; <UNDEFINED> instruction: 0xf7fce7cf
    3c64:	svclt	0x0000efcc
    3c68:	andeq	r4, r1, r4, ror #8
    3c6c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3c70:	andeq	r4, r1, r0, lsl r4
    3c74:	andeq	r4, r1, r0, lsl #10
    3c78:	strdeq	r4, [r1], -r2
    3c7c:	andeq	r2, r0, r6, asr #14
    3c80:	andeq	r2, r0, r8, ror r7
    3c84:	andeq	r2, r0, r0, asr r7
    3c88:	andeq	r2, r0, r6, asr r7
    3c8c:	andeq	r2, r0, lr, lsr #14
    3c90:	andeq	r2, r0, r8, lsr r7
    3c94:	andeq	r4, r1, sl, lsr #8
    3c98:	andeq	r2, r0, r8, lsr #13
    3c9c:	andeq	r4, r1, lr, ror #7
    3ca0:	andeq	r4, r1, r6, ror #7
    3ca4:			; <UNDEFINED> instruction: 0x000026b8
    3ca8:	andeq	r2, r0, r0, ror #12
    3cac:			; <UNDEFINED> instruction: 0x000026be
    3cb0:	svcmi	0x00f0e92d
    3cb4:	stclmi	0, cr11, [r0], #-532	; 0xfffffdec
    3cb8:	blmi	18154f8 <sg_chk_n_print3@plt+0x181470c>
    3cbc:	ldrbtmi	r4, [ip], #-1557	; 0xfffff9eb
    3cc0:	umaallt	pc, r8, sp, r8	; <UNPREDICTABLE>
    3cc4:	tstcs	r0, sl, lsl #12
    3cc8:	strmi	r5, [r4], -r3, ror #17
    3ccc:	stmdbhi	lr, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    3cd0:	umaalge	pc, r0, sp, r8	; <UNPREDICTABLE>
    3cd4:	movwls	r6, #14363	; 0x381b
    3cd8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3cdc:	umaalvc	pc, r4, sp, r8	; <UNPREDICTABLE>
    3ce0:	ldmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ce4:	svceq	0x0000f1bb
    3ce8:	stmdavc	r3!, {r0, r1, ip, lr, pc}^
    3cec:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    3cf0:	tstlt	pc, r3, rrx
    3cf4:			; <UNDEFINED> instruction: 0xf0437863
    3cf8:	rsbvc	r0, r3, r8, lsl #6
    3cfc:	blcs	28bbd0 <sg_chk_n_print3@plt+0x28ade4>
    3d00:	ldm	pc, {r0, r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    3d04:	ldrbeq	pc, [r4], -r3	; <UNPREDICTABLE>
    3d08:	strbeq	r0, [r1], -r6, lsl #12
    3d0c:			; <UNDEFINED> instruction: 0x06060631
    3d10:	stmdami	fp, {r0, r3, r4}^
    3d14:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    3d18:	svc	0x0078f7fc
    3d1c:	stmdbmi	r9, {r0, r8, r9, sp}^
    3d20:	ldrbtmi	r4, [r9], #-2630	; 0xfffff5ba
    3d24:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    3d28:	subsmi	r9, r1, r3, lsl #20
    3d2c:	addhi	pc, r2, r0, asr #32
    3d30:	andlt	r4, r5, r8, lsl r6
    3d34:	svchi	0x00f0e8bd
    3d38:	blx	fe6156ec <sg_chk_n_print3@plt+0xfe614900>
    3d3c:	blx	fe680364 <sg_chk_n_print3@plt+0xfe67f578>
    3d40:	stmib	sp, {r0, r3, r7, r9, ip, sp, lr, pc}^
    3d44:	blgt	cc14c <sg_chk_n_print3@plt+0xcb360>
    3d48:	svceq	0x0000f1ba
    3d4c:	blt	b555dc <sg_chk_n_print3@plt+0xb547f0>
    3d50:	orrcs	fp, sl, #20, 30	; 0x50
    3d54:			; <UNDEFINED> instruction: 0xf8022388
    3d58:	movwcs	r3, #2818	; 0xb02
    3d5c:	andeq	pc, r2, r4, asr #17
    3d60:			; <UNDEFINED> instruction: 0xf8c46051
    3d64:	ldrb	r5, [sl, sl]
    3d68:	svceq	0x0000f1ba
    3d6c:			; <UNDEFINED> instruction: 0xf888fa98
    3d70:			; <UNDEFINED> instruction: 0xf04fba2d
    3d74:	svclt	0x00140300
    3d78:	adccs	r2, r8, #-1610612726	; 0xa000000a
    3d7c:	andhi	pc, r2, r4, asr #17
    3d80:	andpl	pc, r6, r4, asr #17
    3d84:	strb	r7, [sl, r2, lsr #32]
    3d88:			; <UNDEFINED> instruction: 0xf1ba0c2b
    3d8c:	blx	fe607994 <sg_chk_n_print3@plt+0xfe606ba8>
    3d90:	blt	1b81fb8 <sg_chk_n_print3@plt+0x1b811cc>
    3d94:	movwmi	lr, #14927	; 0x3a4f
    3d98:	eorcs	fp, sl, #20, 30	; 0x50
    3d9c:			; <UNDEFINED> instruction: 0xf8c42228
    3da0:	eorvc	r8, r2, r2
    3da4:	andpl	pc, r7, r4, lsr #17
    3da8:	movwcs	fp, #2915	; 0xb63
    3dac:			; <UNDEFINED> instruction: 0xf1bae7b7
    3db0:			; <UNDEFINED> instruction: 0xf3c80f00
    3db4:	blt	16c4a0c <sg_chk_n_print3@plt+0x16c3c20>
    3db8:	svclt	0x00148063
    3dbc:	andcs	r2, r8, #-1610612736	; 0xa0000000
    3dc0:	svcvc	0x0080f5b5
    3dc4:	vaddl.u8	<illegal reg q11.5>, d8, d18
    3dc8:	rsbvc	r4, r2, r4, lsl #4
    3dcc:			; <UNDEFINED> instruction: 0x7125d017
    3dd0:	bl	639e58 <sg_chk_n_print3@plt+0x63906c>
    3dd4:			; <UNDEFINED> instruction: 0xf1490805
    3dd8:			; <UNDEFINED> instruction: 0xf1180900
    3ddc:			; <UNDEFINED> instruction: 0xf14930ff
    3de0:	stfeqe	f3, [r2, #-1020]	; 0xfffffc04
    3de4:	ldrbeq	r4, [r2, #-1547]	; 0xfffff9f5
    3de8:	tstle	r9, r3, lsl r3
    3dec:	movweq	lr, #31323	; 0x7a5b
    3df0:	ldmdami	r5, {r0, r1, r3, r4, r6, r7, ip, lr, pc}
    3df4:			; <UNDEFINED> instruction: 0xf7fc4478
    3df8:	movwcs	lr, #7946	; 0x1f0a
    3dfc:	movwcs	lr, #1935	; 0x78f
    3e00:	strb	r7, [r6, r3, lsr #2]!
    3e04:			; <UNDEFINED> instruction: 0xf64f4811
    3e08:	ldrbtmi	r7, [r8], #-511	; 0xfffffe01
    3e0c:	mrc	7, 7, APSR_nzcv, cr14, cr12, {7}
    3e10:	str	r2, [r4, r1, lsl #6]
    3e14:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    3e18:	mrc	7, 7, APSR_nzcv, cr8, cr12, {7}
    3e1c:	ldrb	r2, [lr, -r1, lsl #6]!
    3e20:			; <UNDEFINED> instruction: 0xf64f480c
    3e24:	vsra.s64	<illegal reg q11.5>, <illegal reg q15.5>, #64
    3e28:	ldrbtmi	r0, [r8], #-287	; 0xfffffee1
    3e2c:	mcr	7, 7, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    3e30:	ldrb	r2, [r4, -r1, lsl #6]!
    3e34:	mcr	7, 7, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    3e38:	andeq	r4, r1, sl, lsr r2
    3e3c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3e40:	andeq	r2, r0, lr, lsl r7
    3e44:	ldrdeq	r4, [r1], -r6
    3e48:	andeq	r2, r0, r0, asr #11
    3e4c:	andeq	r2, r0, sl, ror #11
    3e50:	andeq	r2, r0, r2, lsr #10
    3e54:	andeq	r2, r0, lr, asr #10
    3e58:	mvnsmi	lr, #737280	; 0xb4000
    3e5c:	vpush	{s8-s81}
    3e60:	blmi	12a6a70 <sg_chk_n_print3@plt+0x12a5c84>
    3e64:	cfstrdmi	mvd4, [sl], {122}	; 0x7a
    3e68:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    3e6c:	ldmdavs	fp, {r0, r2, r7, ip, sp, pc}
    3e70:			; <UNDEFINED> instruction: 0xf04f9303
    3e74:			; <UNDEFINED> instruction: 0xf8940300
    3e78:	tstlt	fp, r4, lsl #1
    3e7c:			; <UNDEFINED> instruction: 0x2322e9d4
    3e80:	tstle	ip, r3, lsl r3
    3e84:	blmi	1056798 <sg_chk_n_print3@plt+0x10559ac>
    3e88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3e8c:	blls	ddefc <sg_chk_n_print3@plt+0xdd110>
    3e90:	qdsuble	r4, sl, r7
    3e94:	ldc	0, cr11, [sp], #20
    3e98:	pop	{r1, r8, r9, fp, pc}
    3e9c:	strdcs	r8, [r0, -r0]
    3ea0:	stmdage	r1, {r0, r2, r9, sl, lr}
    3ea4:	stmdals	r6, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    3ea8:			; <UNDEFINED> instruction: 0x6702e9d4
    3eac:	mcr	7, 6, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    3eb0:	ldrdeq	lr, [r2, -r4]!
    3eb4:	bls	6aac4 <sg_chk_n_print3@plt+0x69cd8>
    3eb8:	vldr	s2, [pc, #364]	; 402c <sg_chk_n_print3@plt+0x3240>
    3ebc:	bl	fe8a2b70 <sg_chk_n_print3@plt+0xfe8a1d84>
    3ec0:	svclt	0x00420200
    3ec4:	cmncs	r4, #12582912	; 0xc00000	; <UNPREDICTABLE>
    3ec8:	rscscc	pc, pc, #-2147483648	; 0x80000000
    3ecc:	tstvc	r0, #12582912	; 0xc00000	; <UNPREDICTABLE>
    3ed0:			; <UNDEFINED> instruction: 0xee064931
    3ed4:	vmov	s11, r3
    3ed8:	ldrbtmi	r2, [r9], #-2704	; 0xfffff570
    3edc:	blvs	ff9bf9c4 <sg_chk_n_print3@plt+0xff9bebd8>
    3ee0:			; <UNDEFINED> instruction: 0x4090f8d1
    3ee4:	blhi	ff97f9cc <sg_chk_n_print3@plt+0xff97ebe0>
    3ee8:	blhi	1ff708 <sg_chk_n_print3@plt+0x1fe91c>
    3eec:	stmdbmi	fp!, {r0, r2, r4, r6, r8, r9, fp, ip, sp, pc}
    3ef0:	stmdami	fp!, {r0, r3, r4, r5, r6, sl, lr}
    3ef4:			; <UNDEFINED> instruction: 0xf7fc4478
    3ef8:	ldc	14, cr14, [pc, #552]	; 4128 <sg_chk_n_print3@plt+0x333c>
    3efc:	vmov.32	r7, d4[1]
    3f00:	vsqrt.f64	d24, d7
    3f04:	vldrle	s30, [r8, #-64]	; 0xffffffc0
    3f08:			; <UNDEFINED> instruction: 0x464845b1
    3f0c:	movweq	lr, #31608	; 0x7b78
    3f10:	svclt	0x00bc4641
    3f14:			; <UNDEFINED> instruction: 0x46394630
    3f18:	blx	fe33ff24 <sg_chk_n_print3@plt+0xfe33f138>
    3f1c:	bmi	fe43f740 <sg_chk_n_print3@plt+0xfe43e954>
    3f20:	blvs	57f5a4 <sg_chk_n_print3@plt+0x57e7b8>
    3f24:	blvc	ff9ffa0c <sg_chk_n_print3@plt+0xff9fec20>
    3f28:	bleq	57f034 <sg_chk_n_print3@plt+0x57e248>
    3f2c:	blvc	1ff7c8 <sg_chk_n_print3@plt+0x1fe9dc>
    3f30:	blvc	ff1bfa08 <sg_chk_n_print3@plt+0xff1bec1c>
    3f34:	blx	43fb00 <sg_chk_n_print3@plt+0x43ed14>
    3f38:	ldmdami	sl, {r0, r1, r2, sl, fp, ip, lr, pc}
    3f3c:			; <UNDEFINED> instruction: 0xf7fc4478
    3f40:	ldr	lr, [pc, r6, ror #28]
    3f44:	ldrbtmi	r4, [r9], #-2328	; 0xfffff6e8
    3f48:	ldc	7, cr14, [pc, #844]	; 429c <sg_chk_n_print3@plt+0x34b0>
    3f4c:	ldmdami	r7, {r0, r2, r3, r8, r9, fp, sp, lr}
    3f50:	mcr	4, 1, r4, cr8, cr8, {3}
    3f54:	vdiv.f64	d8, d7, d6
    3f58:	mrrc	11, 0, r7, r3, cr8
    3f5c:			; <UNDEFINED> instruction: 0xf7fc2b17
    3f60:			; <UNDEFINED> instruction: 0xe78fee56
    3f64:	mcr	7, 2, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    3f68:	adcsge	lr, r5, sp, lsl #27
    3f6c:	mrccc	6, 5, ip, cr0, cr7, {7}
    3f70:	stmiahi	r3!, {r0, r4, r5, r6, r7, fp, sp, lr}^
    3f74:	mcrcc	8, 7, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
    3f78:	andeq	r0, r0, r0
    3f7c:	rsbsmi	pc, pc, r0
    3f80:	andeq	r0, r0, r0
    3f84:	smlawbmi	lr, r0, r4, r8
    3f88:	muleq	r1, r4, r0
    3f8c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3f90:			; <UNDEFINED> instruction: 0x000141ba
    3f94:	andeq	r4, r1, r0, ror r0
    3f98:	andeq	r4, r1, sl, asr #2
    3f9c:	andeq	r1, r0, ip, asr #27
    3fa0:	andeq	r2, r0, r4, lsl #11
    3fa4:	andeq	r2, r0, r0, lsl #31
    3fa8:	andeq	r2, r0, sl, lsr #10
    3fac:	andeq	r2, r0, r0, asr r5
    3fb0:	strlt	r4, [r8, #-2057]	; 0xfffff7f7
    3fb4:			; <UNDEFINED> instruction: 0xf7fc4478
    3fb8:	blmi	23f868 <sg_chk_n_print3@plt+0x23ea7c>
    3fbc:			; <UNDEFINED> instruction: 0xf893447b
    3fc0:	stmdblt	fp!, {r2, r4, r7, ip, sp}
    3fc4:	pop	{r1, r2, fp, lr}
    3fc8:	ldrbtmi	r4, [r8], #-8
    3fcc:	bllt	ff9c1fd0 <sg_chk_n_print3@plt+0xff9c11e4>
    3fd0:			; <UNDEFINED> instruction: 0xf7ff2001
    3fd4:	ldrb	pc, [r5, r1, asr #30]!	; <UNPREDICTABLE>
    3fd8:	andeq	r2, r0, r0, lsl #10
    3fdc:	andeq	r4, r1, r8, rrx
    3fe0:	andeq	r2, r0, lr, lsl #10
    3fe4:	blmi	716858 <sg_chk_n_print3@plt+0x715a6c>
    3fe8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    3fec:	ldmpl	r3, {r0, r2, r5, r7, ip, sp, pc}^
    3ff0:	strmi	r2, [r4], -r0, lsl #10
    3ff4:	ldmdavs	fp, {r0, fp, sp, pc}
    3ff8:			; <UNDEFINED> instruction: 0xf04f9323
    3ffc:	strls	r0, [r0, #-768]	; 0xfffffd00
    4000:	mcr	7, 5, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    4004:	strbtmi	r4, [r9], -sl, lsr #12
    4008:	strls	r4, [r1, #-1568]!	; 0xfffff9e0
    400c:	mcr	7, 0, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    4010:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    4014:	ldcl	7, cr15, [sl, #1008]!	; 0x3f0
    4018:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
    401c:	umullscc	pc, r4, r3, r8	; <UNPREDICTABLE>
    4020:	ldmdami	r0, {r0, r1, r4, r7, r8, fp, ip, sp, pc}
    4024:			; <UNDEFINED> instruction: 0xf7ff4478
    4028:			; <UNDEFINED> instruction: 0xf7fcfbb9
    402c:			; <UNDEFINED> instruction: 0x4621ee32
    4030:	mcr	7, 1, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    4034:	blmi	21686c <sg_chk_n_print3@plt+0x215a80>
    4038:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    403c:	blls	8de0ac <sg_chk_n_print3@plt+0x8dd2c0>
    4040:	qaddle	r4, sl, r5
    4044:	ldclt	0, cr11, [r0, #-148]!	; 0xffffff6c
    4048:			; <UNDEFINED> instruction: 0xf7ff4628
    404c:	strb	pc, [r8, r5, lsl #30]!	; <UNPREDICTABLE>
    4050:	ldcl	7, cr15, [r4, #1008]	; 0x3f0
    4054:	andeq	r3, r1, r0, lsl pc
    4058:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    405c:	andeq	r2, r0, sl, asr #9
    4060:	andeq	r4, r1, sl
    4064:	muleq	r0, r8, ip
    4068:	andeq	r3, r1, r0, asr #29
    406c:	svcmi	0x00f0e92d
    4070:	stclmi	0, cr11, [r9, #-796]!	; 0xfffffce4
    4074:	beq	5404b0 <sg_chk_n_print3@plt+0x53f6c4>
    4078:			; <UNDEFINED> instruction: 0xf44f4b68
    407c:	ldrbtmi	r7, [sp], #-640	; 0xfffffd80
    4080:	strmi	r4, [r1], -ip, lsl #12
    4084:	stmiapl	fp!, {r4, r6, r9, sl, lr}^
    4088:	movtls	r6, #22555	; 0x581b
    408c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4090:	mcr	7, 2, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    4094:	mulcs	r0, sl, r8
    4098:			; <UNDEFINED> instruction: 0xf88a2100
    409c:	bcs	84a0 <sg_chk_n_print3@plt+0x76b4>
    40a0:	blmi	17f8280 <sg_chk_n_print3@plt+0x17f7494>
    40a4:	ldclmi	6, cr4, [pc, #-652]	; 3e20 <sg_chk_n_print3@plt+0x3034>
    40a8:	movwls	r4, #1147	; 0x47b
    40ac:	ldrbtmi	r4, [sp], #-2910	; 0xfffff4a2
    40b0:	ldrbtmi	r4, [fp], #-3678	; 0xfffff1a2
    40b4:			; <UNDEFINED> instruction: 0xf8df4f5e
    40b8:	ldrbtmi	r8, [lr], #-380	; 0xfffffe84
    40bc:	ldrsbls	pc, [r8, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    40c0:	movwls	r4, #5247	; 0x147f
    40c4:	blmi	17554ac <sg_chk_n_print3@plt+0x17546c0>
    40c8:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
    40cc:	blmi	1728cdc <sg_chk_n_print3@plt+0x1727ef0>
    40d0:	movwls	r4, #13435	; 0x347b
    40d4:	ldrbmi	r2, [r0], -ip, lsr #2
    40d8:	stcl	7, cr15, [ip, #1008]!	; 0x3f0
    40dc:	tstlt	r0, r4, lsl #12
    40e0:			; <UNDEFINED> instruction: 0xf8042300
    40e4:	strtmi	r3, [r9], -r1, lsl #22
    40e8:			; <UNDEFINED> instruction: 0xf7fc4650
    40ec:	stmdblt	r8!, {r3, r4, r6, r8, sl, fp, sp, lr, pc}
    40f0:			; <UNDEFINED> instruction: 0xf88b2301
    40f4:	cmnlt	ip, r0
    40f8:	strb	r4, [fp, r2, lsr #13]!
    40fc:			; <UNDEFINED> instruction: 0x46504631
    4100:	stcl	7, cr15, [ip, #-1008]	; 0xfffffc10
    4104:			; <UNDEFINED> instruction: 0xf8dbb990
    4108:	movwcc	r3, #4112	; 0x1010
    410c:	andscc	pc, r0, fp, asr #17
    4110:	mvnsle	r2, r0, lsl #24
    4114:	bmi	12d599c <sg_chk_n_print3@plt+0x12d4bb0>
    4118:	ldrbtmi	r4, [sl], #-2880	; 0xfffff4c0
    411c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4120:	subsmi	r9, sl, r5, asr #22
    4124:	sublt	sp, r7, lr, ror #2
    4128:	svchi	0x00f0e8bd
    412c:			; <UNDEFINED> instruction: 0x46504639
    4130:	ldc	7, cr15, [r4, #-1008]!	; 0xfffffc10
    4134:	movwcs	fp, #6424	; 0x1918
    4138:	andcc	pc, r1, fp, lsl #17
    413c:			; <UNDEFINED> instruction: 0x4641e7db
    4140:			; <UNDEFINED> instruction: 0xf7fc4650
    4144:	ldmdblt	r8, {r2, r3, r5, r8, sl, fp, sp, lr, pc}
    4148:			; <UNDEFINED> instruction: 0xf88b2301
    414c:	ldrb	r3, [r2, r2]
    4150:	ldrbmi	r4, [r0], -r9, asr #12
    4154:	stc	7, cr15, [r2, #-1008]!	; 0xfffffc10
    4158:	stmdbls	r0, {r6, r8, ip, sp, pc}
    415c:			; <UNDEFINED> instruction: 0xf7fc4650
    4160:	ldmdblt	r8!, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
    4164:			; <UNDEFINED> instruction: 0xf88b2301
    4168:	strb	r3, [r4, r4]
    416c:			; <UNDEFINED> instruction: 0xf88b2301
    4170:	strb	r3, [r0, r3]
    4174:	ldrbmi	r9, [r0], -r1, lsl #18
    4178:	ldc	7, cr15, [r0, #-1008]	; 0xfffffc10
    417c:	stmdbls	r2, {r4, r5, r6, r8, ip, sp, pc}
    4180:			; <UNDEFINED> instruction: 0xf7fc4650
    4184:	stmdblt	r8!, {r2, r3, r8, sl, fp, sp, lr, pc}^
    4188:			; <UNDEFINED> instruction: 0xf88b2301
    418c:	ldr	r3, [r2, r6]!
    4190:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
    4194:	ldc	7, cr15, [sl, #-1008]!	; 0xfffffc10
    4198:	ldr	r2, [ip, r1]!
    419c:			; <UNDEFINED> instruction: 0xf88b2301
    41a0:	str	r3, [r8, r5]!
    41a4:	ldrbmi	r9, [r0], -r3, lsl #18
    41a8:	ldcl	7, cr15, [r8], #1008	; 0x3f0
    41ac:	stmdbmi	r7!, {r3, r4, r6, r8, ip, sp, pc}
    41b0:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    41b4:	ldcl	7, cr15, [r2], #1008	; 0x3f0
    41b8:			; <UNDEFINED> instruction: 0xf8dbb948
    41bc:	movwcc	r3, #4116	; 0x1014
    41c0:	andscc	pc, r4, fp, asr #17
    41c4:	movwcs	lr, #6039	; 0x1797
    41c8:	andcc	pc, r7, fp, lsl #17
    41cc:	stmdbmi	r0!, {r0, r1, r4, r7, r8, r9, sl, sp, lr, pc}
    41d0:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    41d4:	stcl	7, cr15, [r2], #1008	; 0x3f0
    41d8:	addle	r2, ip, r0, lsl #16
    41dc:			; <UNDEFINED> instruction: 0x4650491d
    41e0:			; <UNDEFINED> instruction: 0xf7fc4479
    41e4:	ldmdblt	r8, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    41e8:			; <UNDEFINED> instruction: 0xf88b2301
    41ec:	str	r3, [r2, r8]
    41f0:			; <UNDEFINED> instruction: 0x46504919
    41f4:			; <UNDEFINED> instruction: 0xf7fc4479
    41f8:	stmdblt	r8!, {r1, r4, r6, r7, sl, fp, sp, lr, pc}
    41fc:			; <UNDEFINED> instruction: 0xf88b2301
    4200:	ldrb	r3, [r8, -r9]!
    4204:	ldcl	7, cr15, [sl], #1008	; 0x3f0
    4208:			; <UNDEFINED> instruction: 0x46514814
    420c:			; <UNDEFINED> instruction: 0xf7fc4478
    4210:	strdcs	lr, [r1], -lr	; <UNPREDICTABLE>
    4214:	svclt	0x0000e77f
    4218:	andeq	r3, r1, sl, ror lr
    421c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4220:	andeq	r2, r0, r4, ror r4
    4224:	andeq	r2, r0, r6, asr r4
    4228:	andeq	r2, r0, r2, ror r4
    422c:	andeq	r2, r0, r2, asr r4
    4230:	andeq	r3, r0, r0, lsr #23
    4234:	andeq	r2, r0, ip, asr #8
    4238:	andeq	r2, r0, r0, asr r4
    423c:	andeq	r2, r0, r2, ror #8
    4240:	andeq	r2, r0, r4, ror #8
    4244:	ldrdeq	r3, [r1], -lr
    4248:	andeq	r2, r0, r2, ror #6
    424c:	andeq	r2, r0, r6, lsl #7
    4250:	andeq	r2, r0, lr, ror #6
    4254:	andeq	r2, r0, r4, lsl sl
    4258:	andeq	r2, r0, r4, asr r3
    425c:	andeq	r2, r0, r4, asr #6
    4260:	push	{r6, r8, r9, fp, lr}
    4264:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    4268:	bmi	fd5ac8 <sg_chk_n_print3@plt+0xfd4cdc>
    426c:	ldrsbthi	pc, [r8], #-131	; 0xffffff7d	; <UNPREDICTABLE>
    4270:	blmi	fb04b8 <sg_chk_n_print3@plt+0xfaf6cc>
    4274:			; <UNDEFINED> instruction: 0x4607447a
    4278:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
    427c:	movwls	r6, #63515	; 0xf81b
    4280:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4284:	svceq	0x0000f1b8
    4288:			; <UNDEFINED> instruction: 0xf108d001
    428c:			; <UNDEFINED> instruction: 0xf10d38ff
    4290:	andcs	r0, r0, #28, 18	; 0x70000
    4294:	ldrmi	r2, [r1], -r8
    4298:			; <UNDEFINED> instruction: 0xf04f464b
    429c:			; <UNDEFINED> instruction: 0xf8cd0a01
    42a0:	stmib	sp, {r3, pc}^
    42a4:	ldrtmi	r0, [r8], -r0, lsl #20
    42a8:	stcl	7, cr15, [ip], #-1008	; 0xfffffc10
    42ac:	ldmiblt	r8, {r2, r9, sl, lr}^
    42b0:	mulscs	sp, sp, r8
    42b4:	mulscc	ip, sp, r8
    42b8:	mulsne	lr, sp, r8
    42bc:			; <UNDEFINED> instruction: 0xf89d4013
    42c0:	andmi	r2, fp, pc, lsl r0
    42c4:	blcs	fffd4318 <sg_chk_n_print3@plt+0xfffd352c>
    42c8:	blls	1f836c <sg_chk_n_print3@plt+0x1f7580>
    42cc:	bls	20c6d4 <sg_chk_n_print3@plt+0x20b8e8>
    42d0:	movwcc	fp, #6683	; 0x1a1b
    42d4:	cmpmi	r9, r2, lsl sl
    42d8:	smlabtcc	r0, r5, r9, lr
    42dc:	blmi	91c3ac <sg_chk_n_print3@plt+0x91b5c0>
    42e0:	svcvs	0x009b447b
    42e4:	ldrmi	fp, [ip], -r3, ror #18
    42e8:	blmi	816b78 <sg_chk_n_print3@plt+0x815d8c>
    42ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    42f0:	blls	3de360 <sg_chk_n_print3@plt+0x3dd574>
    42f4:	teqle	r3, sl, asr r0
    42f8:	andslt	r4, r0, r0, lsr #12
    42fc:			; <UNDEFINED> instruction: 0x87f0e8bd
    4300:	ldmib	r5, {r0, r1, r4, r5, fp, sp, lr}^
    4304:	ldmdami	ip, {r8, r9, sl, sp, lr}
    4308:	ldrtmi	r9, [r2], -r2, lsl #6
    430c:	stmib	sp, {r0, r1, r3, r4, r5, r9, sl, lr}^
    4310:	ldrbtmi	r6, [r8], #-1792	; 0xfffff900
    4314:	ldcl	7, cr15, [sl], #-1008	; 0xfffffc10
    4318:			; <UNDEFINED> instruction: 0x2120e7e6
    431c:	tstls	r1, r8, lsr r6
    4320:	movwcs	r2, #512	; 0x200
    4324:			; <UNDEFINED> instruction: 0xf8cd4621
    4328:			; <UNDEFINED> instruction: 0xf8cd800c
    432c:			; <UNDEFINED> instruction: 0xf8cda008
    4330:			; <UNDEFINED> instruction: 0xf7fc9000
    4334:	stmiblt	r8, {r1, r2, r3, r5, sl, fp, sp, lr, pc}
    4338:	muleq	r3, r9, r8
    433c:	bls	26ef54 <sg_chk_n_print3@plt+0x26e168>
    4340:	andeq	lr, r3, r3, lsl #17
    4344:	blls	172b90 <sg_chk_n_print3@plt+0x171da4>
    4348:	blt	6f2b58 <sg_chk_n_print3@plt+0x6f1d6c>
    434c:	movweq	lr, #43795	; 0xab13
    4350:			; <UNDEFINED> instruction: 0xf142602b
    4354:	rsbvs	r0, sl, r0, lsl #4
    4358:			; <UNDEFINED> instruction: 0xe7c06031
    435c:	strb	r4, [r3, r4, lsl #12]
    4360:	mcrr	7, 15, pc, ip, cr12	; <UNPREDICTABLE>
    4364:			; <UNDEFINED> instruction: 0x00013dbe
    4368:	andeq	r3, r1, r4, lsl #25
    436c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4370:	andeq	r3, r1, r4, asr #26
    4374:	andeq	r3, r1, ip, lsl #24
    4378:	andeq	r2, r0, r6, asr r2
    437c:	svcmi	0x00f0e92d
    4380:			; <UNDEFINED> instruction: 0xf8dfb0b3
    4384:			; <UNDEFINED> instruction: 0x460ca394
    4388:	ldrsbthi	pc, [r0], #141	; 0x8d	; <UNPREDICTABLE>
    438c:	ldrbtmi	r2, [sl], #768	; 0x300
    4390:	ldrsbtls	pc, [r4], #141	; 0x8d	; <UNPREDICTABLE>
    4394:			; <UNDEFINED> instruction: 0x4605ae1d
    4398:			; <UNDEFINED> instruction: 0xc057f89a
    439c:			; <UNDEFINED> instruction: 0x705bf89a
    43a0:			; <UNDEFINED> instruction: 0xf8da4630
    43a4:			; <UNDEFINED> instruction: 0xf8cd1060
    43a8:	stmib	sp, {pc}^
    43ac:			; <UNDEFINED> instruction: 0xf8df7c03
    43b0:	svcmi	0x00dbc36c
    43b4:			; <UNDEFINED> instruction: 0xf8cd44fc
    43b8:			; <UNDEFINED> instruction: 0xf85c9004
    43bc:	ldmdavs	pc!, {r0, r1, r2, ip, sp, lr}	; <UNPREDICTABLE>
    43c0:			; <UNDEFINED> instruction: 0xf04f9731
    43c4:	movwls	r0, #9984	; 0x2700
    43c8:	andls	r9, r7, #64512	; 0xfc00
    43cc:	blls	1028ff4 <sg_chk_n_print3@plt+0x1028208>
    43d0:			; <UNDEFINED> instruction: 0xf7ff9309
    43d4:	stmdacs	r0, {r0, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    43d8:	addhi	pc, r2, r0, asr #32
    43dc:	eorscs	r4, r8, #1048576	; 0x100000
    43e0:			; <UNDEFINED> instruction: 0xf06fa80f
    43e4:			; <UNDEFINED> instruction: 0xf7fc0702
    43e8:	bls	1ff630 <sg_chk_n_print3@plt+0x1fe844>
    43ec:			; <UNDEFINED> instruction: 0xf04f9b3e
    43f0:			; <UNDEFINED> instruction: 0xf8da0e53
    43f4:	subcs	r1, r0, r0, rrx
    43f8:	blx	e9c4a <sg_chk_n_print3@plt+0xe8e5e>
    43fc:	bls	24100c <sg_chk_n_print3@plt+0x240220>
    4400:	eorsne	pc, ip, sp, lsl #17
    4404:	msrcs	(UNDEF: 96), lr
    4408:	ldmdavc	r2, {r0, r4, sl, ip, pc}
    440c:	subshi	pc, r8, sp, asr #17
    4410:	blge	869058 <sg_chk_n_print3@plt+0x86826c>
    4414:	str	lr, [sp, -sp, asr #19]
    4418:	eorseq	pc, sp, sp, lsl #17
    441c:	tstcc	r3, sp, asr #19
    4420:	movwcs	fp, #4362	; 0x110a
    4424:			; <UNDEFINED> instruction: 0xf8df9315
    4428:	ldrbtmi	fp, [fp], #764	; 0x2fc
    442c:	ldrsbtcc	pc, [r8], #-139	; 0xffffff75	; <UNPREDICTABLE>
    4430:			; <UNDEFINED> instruction: 0xdc372b02
    4434:	and	sl, r6, sp, lsl #24
    4438:	mrrc	7, 15, pc, sl, cr12	; <UNPREDICTABLE>
    443c:	blcs	2de450 <sg_chk_n_print3@plt+0x2dd664>
    4440:	blcs	1340a8 <sg_chk_n_print3@plt+0x1332bc>
    4444:	strtmi	sp, [r2], -r3, ror #2
    4448:	orrcs	pc, r5, r2, asr #4
    444c:			; <UNDEFINED> instruction: 0xf7fc4628
    4450:	stmdacs	r0, {r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    4454:	blmi	fed3b41c <sg_chk_n_print3@plt+0xfed3a630>
    4458:	svcvs	0x009b447b
    445c:	vqrdmulh.s<illegal width 8>	d2, d0, d2
    4460:	strtmi	r8, [r0], -r6, lsl #2
    4464:	ldc	7, cr15, [r8], #-1008	; 0xfffffc10
    4468:			; <UNDEFINED> instruction: 0xf89d9d13
    446c:	strmi	r6, [r2], r3, rrx
    4470:	ldmdale	r8, {r0, r2, r4, fp, sp}^
    4474:			; <UNDEFINED> instruction: 0xf010e8df
    4478:			; <UNDEFINED> instruction: 0x00570099
    447c:	sbcseq	r0, lr, pc, lsr #1
    4480:	sbceq	r0, r2, r7, asr r0
    4484:	subseq	r0, r7, ip, rrx
    4488:	subseq	r0, r7, r7, asr r0
    448c:	rsbeq	r0, ip, r7, asr r0
    4490:	subseq	r0, r7, r7, asr r0
    4494:	subseq	r0, r7, r7, asr r0
    4498:	subseq	r0, r7, r7, asr r0
    449c:	subseq	r0, r7, r7, asr r0
    44a0:	rsbseq	r0, r9, r7, asr r0
    44a4:	ldrbtmi	r4, [r8], #-2209	; 0xfffff75f
    44a8:	bl	fec424a0 <sg_chk_n_print3@plt+0xfec416b4>
    44ac:	ldrdcc	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    44b0:	vldrle	d2, [r0, #-0]
    44b4:	rsbsge	pc, r8, #14614528	; 0xdf0000
    44b8:	ldrbeq	pc, [r3, -sp, lsl #2]!	; <UNPREDICTABLE>
    44bc:			; <UNDEFINED> instruction: 0x463c44fa
    44c0:			; <UNDEFINED> instruction: 0xf8174650
    44c4:	strcc	r1, [r2], #-3841	; 0xfffff0ff
    44c8:	bl	fe8424c0 <sg_chk_n_print3@plt+0xfe8416d4>
    44cc:	ldrdcc	pc, [r0], #-139	; 0xffffff75	; <UNPREDICTABLE>
    44d0:	adcmi	r1, r3, #164, 22	; 0x29000
    44d4:	ldmmi	r7, {r0, r1, r4, r5, r6, r7, sl, fp, ip, lr, pc}
    44d8:			; <UNDEFINED> instruction: 0xf7fc4478
    44dc:			; <UNDEFINED> instruction: 0xe7a9eb98
    44e0:	strbmi	r9, [r2], -r7, lsl #22
    44e4:			; <UNDEFINED> instruction: 0xf04f4894
    44e8:	movwls	r0, #2561	; 0xa01
    44ec:			; <UNDEFINED> instruction: 0x464b4478
    44f0:	bl	fe3424e8 <sg_chk_n_print3@plt+0xfe3416fc>
    44f4:	blmi	fe296f40 <sg_chk_n_print3@plt+0xfe296154>
    44f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    44fc:	blls	c5e56c <sg_chk_n_print3@plt+0xc5d780>
    4500:			; <UNDEFINED> instruction: 0xf040405a
    4504:			; <UNDEFINED> instruction: 0x465080fa
    4508:	pop	{r0, r1, r4, r5, ip, sp, pc}
    450c:	blcs	3284d4 <sg_chk_n_print3@plt+0x3276e8>
    4510:			; <UNDEFINED> instruction: 0xf06fbf08
    4514:	rscle	r0, sp, r1, lsl #20
    4518:			; <UNDEFINED> instruction: 0xf04f4889
    451c:	ldrbtmi	r3, [r8], #-2815	; 0xfffff501
    4520:	bl	1ec2518 <sg_chk_n_print3@plt+0x1ec172c>
    4524:	blmi	fe1fe4c4 <sg_chk_n_print3@plt+0xfe1fd6d8>
    4528:	svcvs	0x009a447b
    452c:	bcs	16b4c <sg_chk_n_print3@plt+0x15d60>
    4530:	cfstrsvs	mvf4, [fp, #-484]	; 0xfffffe1c
    4534:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    4538:	cfldr64le	mvdx6, [fp, #44]	; 0x2c
    453c:	stmmi	r3, {r0, r9, fp, sp}
    4540:	svclt	0x00d44621
    4544:	andcs	r2, r1, #0, 4
    4548:			; <UNDEFINED> instruction: 0xf7fc4478
    454c:			; <UNDEFINED> instruction: 0xe7d1ec50
    4550:			; <UNDEFINED> instruction: 0x46214b7f
    4554:	ldrbtmi	r4, [fp], #-2175	; 0xfffff781
    4558:	svcvs	0x009a4478
    455c:	svclt	0x00d42a01
    4560:	andcs	r2, r1, #0, 4
    4564:	mcrr	7, 15, pc, r2, cr12	; <UNPREDICTABLE>
    4568:			; <UNDEFINED> instruction: 0xf8dfe7c4
    456c:	strtmi	sl, [r8], -ip, ror #3
    4570:	ldrtmi	r9, [r1], -r9, lsl #26
    4574:			; <UNDEFINED> instruction: 0xf8da44fa
    4578:	strtmi	r3, [sl], -r8, asr #32
    457c:			; <UNDEFINED> instruction: 0xf8ca3301
    4580:			; <UNDEFINED> instruction: 0xf7fc3048
    4584:	stmdacs	r0, {r1, r2, r3, r5, sl, fp, sp, lr, pc}
    4588:	ldmdami	r4!, {r0, r1, r2, r4, r5, r6, ip, lr, pc}^
    458c:	movwcs	lr, #2517	; 0x9d5
    4590:			; <UNDEFINED> instruction: 0xf7fc4478
    4594:			; <UNDEFINED> instruction: 0xf8daeb3c
    4598:	blcs	50780 <sg_chk_n_print3@plt+0x4f994>
    459c:	ldmdami	r0!, {r0, r2, r8, sl, fp, ip, lr, pc}^
    45a0:	andcs	r4, r1, #34603008	; 0x2100000
    45a4:			; <UNDEFINED> instruction: 0xf7fc4478
    45a8:	blls	23f638 <sg_chk_n_print3@plt+0x23e84c>
    45ac:	teqlt	fp, fp, lsl r8
    45b0:			; <UNDEFINED> instruction: 0xf0039b1c
    45b4:	blcs	851d4 <sg_chk_n_print3@plt+0x843e8>
    45b8:	bls	234238 <sg_chk_n_print3@plt+0x23344c>
    45bc:	andsvc	r2, r3, r0, lsl #6
    45c0:			; <UNDEFINED> instruction: 0xf04f4a68
    45c4:	blls	686dcc <sg_chk_n_print3@plt+0x685fe0>
    45c8:			; <UNDEFINED> instruction: 0xf8d2447a
    45cc:	strmi	r1, [fp], #-152	; 0xffffff68
    45d0:	addscc	pc, r8, r2, asr #17
    45d4:	blmi	193e414 <sg_chk_n_print3@plt+0x193d628>
    45d8:	svcvs	0x009a447b
    45dc:	bcs	1fa48 <sg_chk_n_print3@plt+0x1ec5c>
    45e0:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    45e4:	cfstr32le	mvfx6, [r5, #100]	; 0x64
    45e8:	stmdami	r0!, {r0, r9, fp, sp}^
    45ec:	svclt	0x00d44621
    45f0:	andcs	r2, r1, #0, 4
    45f4:			; <UNDEFINED> instruction: 0xf7fc4478
    45f8:			; <UNDEFINED> instruction: 0xe77bebfa
    45fc:	ldrbtmi	r4, [fp], #-2908	; 0xfffff4a4
    4600:	svcvs	0x009a6ed9
    4604:	orrsle	r2, r1, r5, lsl #18
    4608:	vstrle	s4, [r5, #-4]
    460c:	andcs	r4, r1, #5832704	; 0x590000
    4610:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    4614:	bl	ffac260c <sg_chk_n_print3@plt+0xffac1820>
    4618:	ldrtmi	sl, [r1], -fp, lsl #20
    461c:			; <UNDEFINED> instruction: 0xf7fc4628
    4620:	tstlt	r8, r6, asr fp
    4624:	mlacc	lr, sp, r8, pc	; <UNPREDICTABLE>
    4628:	suble	r2, r4, r4, ror #22
    462c:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
    4630:			; <UNDEFINED> instruction: 0xe77b6f9a
    4634:	ldrbtmi	r4, [fp], #-2897	; 0xfffff4af
    4638:	blcs	604ac <sg_chk_n_print3@plt+0x5f6c0>
    463c:	mrrcmi	12, 3, sp, r0, cr1
    4640:	stcls	6, cr4, [r9, #-160]	; 0xffffff60
    4644:	ldrbtmi	r4, [ip], #-1585	; 0xfffff9cf
    4648:	strtmi	r6, [sl], -r3, lsr #26
    464c:	strvs	r3, [r3, #-769]!	; 0xfffffcff
    4650:	bl	ff1c2648 <sg_chk_n_print3@plt+0xff1c185c>
    4654:	vfmsvs.f64	d27, d3, d16
    4658:	tstle	r3, r5, lsl #22
    465c:	movwcs	lr, #2517	; 0x9d5
    4660:			; <UNDEFINED> instruction: 0xd1254313
    4664:	ldrbtmi	r4, [r8], #-2119	; 0xfffff7b9
    4668:	b	ff442660 <sg_chk_n_print3@plt+0xff441874>
    466c:	stmdami	r6, {r1, r6, r8, r9, sl, sp, lr, pc}^
    4670:	ldrbtmi	r9, [r8], #-2331	; 0xfffff6e5
    4674:	b	ff2c266c <sg_chk_n_print3@plt+0xff2c1880>
    4678:	blls	1fe24c <sg_chk_n_print3@plt+0x1fd460>
    467c:	stmdami	r3, {r1, r6, r9, sl, lr}^
    4680:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
    4684:			; <UNDEFINED> instruction: 0xf7fc464b
    4688:			; <UNDEFINED> instruction: 0xf8daeac2
    468c:	stmdami	r0, {r3, r4, r5, r6, sp}^
    4690:	bcs	55f1c <sg_chk_n_print3@plt+0x55130>
    4694:	svclt	0x00d44478
    4698:	andcs	r2, r1, #0, 4
    469c:	bl	fe9c2694 <sg_chk_n_print3@plt+0xfe9c18a8>
    46a0:	ldmdami	ip!, {r0, r1, r7, r8, r9, sl, sp, lr, pc}
    46a4:	andcs	r4, r1, #34603008	; 0x2100000
    46a8:			; <UNDEFINED> instruction: 0xf7fc4478
    46ac:	strb	lr, [r6, r0, lsr #23]
    46b0:	beq	4c07f4 <sg_chk_n_print3@plt+0x4bfa08>
    46b4:			; <UNDEFINED> instruction: 0xf89de71e
    46b8:	blcs	1077c <sg_chk_n_print3@plt+0xf990>
    46bc:			; <UNDEFINED> instruction: 0xf10dd1b6
    46c0:	ldrtmi	r0, [r1], -fp, lsr #4
    46c4:	strtmi	r9, [r8], -r0, lsl #4
    46c8:			; <UNDEFINED> instruction: 0xf7fc461a
    46cc:	ldrshlt	lr, [r0, #170]	; 0xaa
    46d0:	mlacc	fp, sp, r8, pc	; <UNPREDICTABLE>
    46d4:	stflsd	f3, [r9], {187}	; 0xbb
    46d8:			; <UNDEFINED> instruction: 0x46284631
    46dc:			; <UNDEFINED> instruction: 0xf7fc4622
    46e0:	ldmib	r4, {r7, r8, r9, fp, sp, lr, pc}^
    46e4:	tstmi	r3, #0, 6
    46e8:	bmi	af8714 <sg_chk_n_print3@plt+0xaf7928>
    46ec:	beq	4c0830 <sg_chk_n_print3@plt+0x4bfa44>
    46f0:	cfldrsvs	mvf4, [r3, #-488]	; 0xfffffe18
    46f4:	ldrvs	r3, [r3, #-769]	; 0xfffffcff
    46f8:			; <UNDEFINED> instruction: 0xf7fce6fc
    46fc:	stmdami	r7!, {r7, r9, fp, sp, lr, pc}
    4700:			; <UNDEFINED> instruction: 0xf7fc4478
    4704:	bmi	9bf11c <sg_chk_n_print3@plt+0x9be330>
    4708:	beq	10084c <sg_chk_n_print3@plt+0xffa60>
    470c:	cfldrsvs	mvf4, [r3, #-488]	; 0xfffffe18
    4710:	ldrvs	r3, [r3, #-769]	; 0xfffffcff
    4714:	svclt	0x0000e6ee
    4718:	muleq	r1, r6, ip
    471c:	andeq	r3, r1, r4, asr #22
    4720:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4724:	strdeq	r3, [r1], -sl
    4728:	andeq	r3, r1, ip, asr #23
    472c:	andeq	r2, r0, r2, lsr r1
    4730:	andeq	r2, r0, ip, lsr #2
    4734:	andeq	r2, r0, r4, ror #19
    4738:	strheq	r2, [r0], -r4
    473c:	andeq	r3, r1, r0, lsl #20
    4740:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    4744:	strdeq	r3, [r1], -ip
    4748:	strdeq	r3, [r1], -r4
    474c:	andeq	r2, r0, r0, lsr #23
    4750:	andeq	r3, r1, lr, asr #21
    4754:	muleq	r0, r0, fp
    4758:			; <UNDEFINED> instruction: 0x00013ab0
    475c:	muleq	r0, ip, r0
    4760:	andeq	r2, r0, r4, asr #22
    4764:	andeq	r3, r1, ip, asr sl
    4768:	andeq	r3, r1, ip, asr #20
    476c:	strdeq	r2, [r0], -r4
    4770:	andeq	r3, r1, r6, lsr #20
    4774:	ldrdeq	r2, [r0], -r6
    4778:	strdeq	r3, [r1], -r6
    477c:	andeq	r3, r1, lr, ror #19
    4780:	ldrdeq	r3, [r1], -lr
    4784:	andeq	r2, r0, lr, lsr r0
    4788:	andeq	r1, r0, r2, lsr #31
    478c:	andeq	r1, r0, r2, ror #31
    4790:	andeq	r2, r0, r4, asr sl
    4794:	andeq	r2, r0, r0, asr #20
    4798:	andeq	r3, r1, r4, lsr r9
    479c:	andeq	r1, r0, ip, ror #31
    47a0:	andeq	r3, r1, r8, lsl r9
    47a4:	strbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    47a8:	svcmi	0x00f0e92d
    47ac:			; <UNDEFINED> instruction: 0xf8df4606
    47b0:	ldrbtmi	r0, [fp], #-1504	; 0xfffffa20
    47b4:			; <UNDEFINED> instruction: 0xf8df460d
    47b8:	ldrbtmi	r1, [r8], #-1500	; 0xfffffa24
    47bc:	addslt	r6, fp, fp, lsl pc
    47c0:	stmdbeq	r0, {r1, r4, r5, r7, r8, ip, sp, lr, pc}
    47c4:	ldmib	sp, {r0, r6, fp, ip, lr}^
    47c8:	stmdavs	r9, {r2, r5, r8, r9, fp, sp, pc}
    47cc:			; <UNDEFINED> instruction: 0xf04f9119
    47d0:	movwls	r0, #41216	; 0xa100
    47d4:	movwls	r9, #27431	; 0x6b27
    47d8:	movwls	r9, #52008	; 0xcb28
    47dc:	rsbshi	pc, r2, #64, 6
    47e0:	ldrcc	pc, [r4, #2271]!	; 0x8df
    47e4:	svcls	0x0026464c
    47e8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    47ec:	movwls	r4, #54395	; 0xd47b
    47f0:			; <UNDEFINED> instruction: 0xf8cd9b26
    47f4:			; <UNDEFINED> instruction: 0xf8cd8020
    47f8:	subseq	r9, fp, ip, lsr #32
    47fc:			; <UNDEFINED> instruction: 0xf8df930f
    4800:	ldrbtmi	r3, [fp], #-1436	; 0xfffffa64
    4804:	blge	5a9444 <sg_chk_n_print3@plt+0x5a8658>
    4808:	blls	1e942c <sg_chk_n_print3@plt+0x1e8640>
    480c:	strtmi	r4, [r9], -r2, lsr #12
    4810:	smladxls	r2, r0, r6, r4
    4814:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4818:			; <UNDEFINED> instruction: 0xf04f9304
    481c:	blls	186c24 <sg_chk_n_print3@plt+0x185e38>
    4820:	blge	3ef5c <sg_chk_n_print3@plt+0x3e170>
    4824:	ldmdbhi	r6, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4828:			; <UNDEFINED> instruction: 0xf7ff9303
    482c:	stcne	13, cr15, [r3], {167}	; 0xa7
    4830:	ldmdale	r6, {r2, r4, r8, r9, fp, sp}
    4834:			; <UNDEFINED> instruction: 0xf013e8df
    4838:	sbceq	r0, sp, fp, asr #1
    483c:	adceq	r0, r0, r0, lsl #1
    4840:	smlabteq	r2, r5, r0, r0
    4844:	andseq	r0, r5, r5, lsl r0
    4848:	andseq	r0, r5, r7, lsr #1
    484c:	andseq	r0, r5, r5, lsl r0
    4850:	adcseq	r0, r6, r5, lsl r0
    4854:	andseq	r0, r5, r5, lsl r0
    4858:	andseq	r0, r5, r5, lsl r0
    485c:	andseq	r0, r5, r5, lsl r0
    4860:	movwcs	r0, #57	; 0x39
    4864:	bcs	2b094 <sg_chk_n_print3@plt+0x2a2a8>
    4868:	mvnhi	pc, r0, asr #6
    486c:			; <UNDEFINED> instruction: 0x465b4652
    4870:			; <UNDEFINED> instruction: 0xf7fc980d
    4874:	stmdbls	lr, {r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4878:	stcvs	8, cr9, [sl, #-40]	; 0xffffffd8
    487c:	stclvs	8, cr3, [fp], {1}
    4880:	andls	r2, sl, r0, lsl #20
    4884:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    4888:			; <UNDEFINED> instruction: 0xf102bfc8
    488c:	strbvs	r3, [fp], #767	; 0x2ff
    4890:	strvs	fp, [sl, #-4040]	; 0xfffff038
    4894:	bls	22b4c8 <sg_chk_n_print3@plt+0x22a6dc>
    4898:			; <UNDEFINED> instruction: 0x2c001a9c
    489c:			; <UNDEFINED> instruction: 0x4690dcb5
    48a0:	strcs	r9, [r0, -ip, lsl #22]
    48a4:	andhi	pc, r0, r3, asr #17
    48a8:	blls	2bca0c <sg_chk_n_print3@plt+0x2bbc20>
    48ac:	vqrdmulh.s<illegal width 8>	d2, d0, d0
    48b0:	ldmib	sp, {r0, r3, r4, r6, r8, pc}^
    48b4:	bl	68d514 <sg_chk_n_print3@plt+0x68c728>
    48b8:	bl	12c48d0 <sg_chk_n_print3@plt+0x12c3ae4>
    48bc:	ldrbmi	r7, [fp, #-484]	; 0xfffffe1c
    48c0:	ldrbmi	fp, [r2, #-3848]	; 0xfffff0f8
    48c4:	andhi	pc, r1, #192	; 0xc0
    48c8:	svclt	0x0008428b
    48cc:			; <UNDEFINED> instruction: 0xf0804282
    48d0:	bl	fe8a50c8 <sg_chk_n_print3@plt+0xfe8a42dc>
    48d4:	cfstrscs	mvf0, [r0], {10}
    48d8:	adcshi	pc, r2, r0, asr #6
    48dc:	strbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    48e0:	svcvs	0x009b447b
    48e4:			; <UNDEFINED> instruction: 0xf0402b00
    48e8:	blls	1e4cd8 <sg_chk_n_print3@plt+0x1e3eec>
    48ec:	strtmi	r4, [r9], -r2, lsr #12
    48f0:	smladxls	r2, r0, r6, r4
    48f4:	blls	1a950c <sg_chk_n_print3@plt+0x1a8720>
    48f8:	blge	3f034 <sg_chk_n_print3@plt+0x3e248>
    48fc:			; <UNDEFINED> instruction: 0xf7ff9303
    4900:	stcne	13, cr15, [r3], {61}	; 0x3d
    4904:	vpadd.i8	d2, d0, d4
    4908:	ldm	pc, {r2, r6, r8, pc}^	; <UNPREDICTABLE>
    490c:	cmneq	r2, r3, lsl r0	; <UNPREDICTABLE>
    4910:	addseq	r0, r9, ip, ror #2
    4914:	cmneq	r9, r2, asr #2
    4918:	cmpeq	r2, sl, asr r1
    491c:	cmneq	pc, r2, asr #2
    4920:	cmpeq	r2, r2, asr #2
    4924:	cmpeq	r2, r2, asr #2
    4928:	cmpeq	r2, r6, ror #2
    492c:	cmpeq	r2, r2, asr #2
    4930:	cmpeq	r2, r2, asr #2
    4934:	cmpeq	sl, r2, asr #2
    4938:	strbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    493c:	bls	316160 <sg_chk_n_print3@plt+0x315374>
    4940:			; <UNDEFINED> instruction: 0xf8dd447b
    4944:	strbmi	r8, [r4], #-32	; 0xffffffe0
    4948:			; <UNDEFINED> instruction: 0xf8d36014
    494c:	bcs	cbc4 <sg_chk_n_print3@plt+0xbdd8>
    4950:	andcs	fp, r0, #196, 30	; 0x310
    4954:	adccs	pc, r0, r3, asr #17
    4958:			; <UNDEFINED> instruction: 0xf8dfdd6e
    495c:			; <UNDEFINED> instruction: 0xf8df244c
    4960:	ldrbtmi	r3, [sl], #-1076	; 0xfffffbcc
    4964:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4968:	subsmi	r9, sl, r9, lsl fp
    496c:	andhi	pc, fp, #64	; 0x40
    4970:	andslt	r4, fp, r8, lsr r6
    4974:	svchi	0x00f0e8bd
    4978:	ldrtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    497c:	strmi	r2, [r7], -r0, lsl #4
    4980:			; <UNDEFINED> instruction: 0x665a447b
    4984:			; <UNDEFINED> instruction: 0xf8dfe7e9
    4988:	ldrbtmi	r2, [sl], #-1064	; 0xfffffbd8
    498c:	blcc	5ece0 <sg_chk_n_print3@plt+0x5def4>
    4990:	blcs	1cce4 <sg_chk_n_print3@plt+0x1bef8>
    4994:			; <UNDEFINED> instruction: 0x81bdf340
    4998:	ldreq	pc, [r8], #-2271	; 0xfffff721
    499c:			; <UNDEFINED> instruction: 0xf7fc4478
    49a0:			; <UNDEFINED> instruction: 0xe777e936
    49a4:	ldrcs	pc, [r0], #-2271	; 0xfffff721
    49a8:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}
    49ac:	addsvs	r3, r3, r1, lsl #22
    49b0:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    49b4:			; <UNDEFINED> instruction: 0xf8df81a8
    49b8:	ldrbtmi	r0, [r8], #-1028	; 0xfffffbfc
    49bc:	stmdb	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    49c0:	strmi	lr, [r7], -r8, ror #14
    49c4:	ldrbtmi	r4, [r8], #-2302	; 0xfffff702
    49c8:	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    49cc:	strmi	lr, [r7], -r5, asr #15
    49d0:			; <UNDEFINED> instruction: 0xf8dde7c3
    49d4:	movwcs	r8, #32
    49d8:	ldrmi	r4, [r9], r7, lsl #12
    49dc:	ldrbtmi	r4, [fp], #-3065	; 0xfffff407
    49e0:	blcs	20354 <sg_chk_n_print3@plt+0x1f568>
    49e4:	blls	9b8cd0 <sg_chk_n_print3@plt+0x9b7ee4>
    49e8:	strtmi	r2, [r8], -r0, lsl #2
    49ec:			; <UNDEFINED> instruction: 0xf603fb04
    49f0:			; <UNDEFINED> instruction: 0xf7fc4632
    49f4:	ldmmi	r4!, {r1, r3, r7, r8, fp, sp, lr, pc}^
    49f8:			; <UNDEFINED> instruction: 0x465b4652
    49fc:			; <UNDEFINED> instruction: 0x96004478
    4a00:	stmdb	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a04:	andle	r2, r3, r1, lsl #24
    4a08:	ldrbtmi	r4, [r8], #-2288	; 0xfffff710
    4a0c:	ldm	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a10:	strbmi	r4, [r4], #-2799	; 0xfffff511
    4a14:	ldrbtmi	r9, [sl], #-2828	; 0xfffff4f4
    4a18:			; <UNDEFINED> instruction: 0x109cf8d2
    4a1c:	stmdbcs	r0, {r2, r3, r4, sp, lr}
    4a20:			; <UNDEFINED> instruction: 0xf8d2dd07
    4a24:	movwcc	r3, #4256	; 0x10a0
    4a28:	adccc	pc, r0, r2, asr #17
    4a2c:	vrshr.s64	d20, d9, #64
    4a30:	strbmi	r8, [fp], -r4, asr #2
    4a34:	addsle	r2, r0, r0, lsl #22
    4a38:	str	r2, [lr, r0, lsl #14]
    4a3c:	ldr	r2, [r1, -r1, lsl #6]
    4a40:	bls	2179d8 <sg_chk_n_print3@plt+0x216bec>
    4a44:	tstls	r0, #2063597568	; 0x7b000000
    4a48:	cdpvs	4, 5, cr4, cr9, cr2, {1}
    4a4c:	stmdbcs	r0, {r4, r7, r9, sl, lr}
    4a50:	mrshi	pc, (UNDEF: 77)	; <UNPREDICTABLE>
    4a54:	vmaxnm.f32	d18, d0, d15
    4a58:	blls	424f98 <sg_chk_n_print3@plt+0x4241ac>
    4a5c:	blx	10ee6a <sg_chk_n_print3@plt+0x10e07e>
    4a60:	svclt	0x00c85907
    4a64:	cdpvs	1, 13, cr2, cr8, cr0, {0}
    4a68:	ldrdcs	fp, [r1, -r8]
    4a6c:	svclt	0x00182800
    4a70:	bl	68ce7c <sg_chk_n_print3@plt+0x68c090>
    4a74:	bl	12c528c <sg_chk_n_print3@plt+0x12c44a0>
    4a78:	stmib	sp, {r2, r5, r6, r7, r8, r9, ip, sp, lr}^
    4a7c:			; <UNDEFINED> instruction: 0xb3a12308
    4a80:	ldmmi	r5, {ip, pc}^
    4a84:			; <UNDEFINED> instruction: 0xf7fc4478
    4a88:	ldrtmi	lr, [sl], -r2, asr #17
    4a8c:	strbmi	r2, [r8], -r0, lsl #2
    4a90:	ldmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a94:			; <UNDEFINED> instruction: 0xf1084bd1
    4a98:	ldmib	sp, {r0, r9}^
    4a9c:	bl	244ec4 <sg_chk_n_print3@plt+0x2440d8>
    4aa0:	ldrbtmi	r0, [fp], #-1287	; 0xfffffaf9
    4aa4:			; <UNDEFINED> instruction: 0xf1109208
    4aa8:			; <UNDEFINED> instruction: 0xf1410a01
    4aac:			; <UNDEFINED> instruction: 0xf8d30b00
    4ab0:	stmdbcs	r0, {r2, r3, r4, r7, ip}
    4ab4:	mcrge	7, 7, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    4ab8:	ldrdcs	pc, [r0], r3	; <UNPREDICTABLE>
    4abc:			; <UNDEFINED> instruction: 0xf8c33201
    4ac0:	addsmi	r2, r1, #160	; 0xa0
    4ac4:	mcrge	6, 7, pc, cr6, cr15, {5}	; <UNPREDICTABLE>
    4ac8:	strcs	r9, [r3, -ip, lsl #22]
    4acc:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
    4ad0:	strbmi	r4, [r4], #-2243	; 0xfffff73d
    4ad4:	ldrbtmi	r6, [r8], #-28	; 0xffffffe4
    4ad8:	ldm	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4adc:	stmiami	r1, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
    4ae0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    4ae4:	ldm	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ae8:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    4aec:	blcs	d74c <sg_chk_n_print3@plt+0xc960>
    4af0:			; <UNDEFINED> instruction: 0xf1b2bf08
    4af4:	subsle	r3, r7, #1020	; 0x3fc
    4af8:	stmdals	pc, {r0, r1, r3, r9, sl, lr}	; <UNPREDICTABLE>
    4afc:	tstls	r2, r5, lsl sl
    4b00:	stmdb	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b04:	andsls	r9, r1, r2, lsl r9
    4b08:			; <UNDEFINED> instruction: 0xf0002800
    4b0c:	ldmdals	r0, {r2, r5, r8, pc}
    4b10:	stceq	0, cr15, [r1], {79}	; 0x4f
    4b14:	vmovvs.8	d18[1], r4
    4b18:			; <UNDEFINED> instruction: 0xf8d0447b
    4b1c:	ldmdage	r4, {r3, r4, r5, r6, sp, lr, pc}
    4b20:	strmi	r2, [r5], -r2, lsl #20
    4b24:	blls	45ef8c <sg_chk_n_print3@plt+0x45e1a0>
    4b28:	andcs	fp, r0, #212, 30	; 0x350
    4b2c:	ldrtmi	r2, [r8], #-513	; 0xfffffdff
    4b30:	ands	pc, r0, sp, asr #17
    4b34:	andls	r9, r1, r0, lsl #6
    4b38:	blls	216400 <sg_chk_n_print3@plt+0x215614>
    4b3c:	andgt	pc, ip, sp, asr #17
    4b40:	andsls	r9, r0, #8388608	; 0x800000
    4b44:	ldmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b48:	ldmdacs	r1, {r4, r9, fp, ip, pc}
    4b4c:	ldm	pc, {r2, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    4b50:			; <UNDEFINED> instruction: 0x63a9f000
    4b54:	strbtge	r6, [r3], #-912	; 0xfffffc70
    4b58:	bls	18dd9dc <sg_chk_n_print3@plt+0x18dcbf0>
    4b5c:	cmnvs	r3, #415236096	; 0x18c00000
    4b60:	rsbhi	r6, r3, r3, ror #6
    4b64:	ldrbmi	r4, [r2], -r1, lsr #17
    4b68:	ldrbtmi	r4, [r8], #-1627	; 0xfffff9a5
    4b6c:	stmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b70:	bls	2979f4 <sg_chk_n_print3@plt+0x296c08>
    4b74:	bcc	55d68 <sg_chk_n_print3@plt+0x54f7c>
    4b78:	ldmib	r3, {r1, r3, r9, ip, pc}^
    4b7c:	stmdbcs	r0, {r0, r1, r4, r8, sp}
    4b80:	andeq	pc, r1, #-2147483648	; 0x80000000
    4b84:			; <UNDEFINED> instruction: 0xf101bfc8
    4b88:	ldrbvs	r3, [sl], #511	; 0x1ff
    4b8c:	ldrvs	fp, [r9, #-4040]	; 0xfffff038
    4b90:	strmi	lr, [r1], -r0, lsl #13
    4b94:	ldmmi	r7, {r0, r1, r2, r9, sl, lr}
    4b98:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
    4b9c:			; <UNDEFINED> instruction: 0xf7fc4478
    4ba0:	movwcs	lr, #2102	; 0x836
    4ba4:			; <UNDEFINED> instruction: 0xe7194699
    4ba8:	ldmib	sp, {r0, r1, r4, r7, fp, lr}^
    4bac:	ldrbtmi	r2, [r8], #-776	; 0xfffffcf8
    4bb0:			; <UNDEFINED> instruction: 0xf7fc9110
    4bb4:	ldmdbls	r0, {r2, r3, r5, fp, sp, lr, pc}
    4bb8:			; <UNDEFINED> instruction: 0x4648463a
    4bbc:	stmia	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4bc0:	blmi	fe3be968 <sg_chk_n_print3@plt+0xfe3bdb7c>
    4bc4:			; <UNDEFINED> instruction: 0xf8dd2703
    4bc8:	ldrbtmi	r8, [fp], #-32	; 0xffffffe0
    4bcc:	blcs	20540 <sg_chk_n_print3@plt+0x1f754>
    4bd0:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    4bd4:	ldrmi	r2, [r9], r0, lsl #6
    4bd8:	strmi	lr, [r7], -r5, lsl #14
    4bdc:	ldrbtmi	r4, [r8], #-2184	; 0xfffff778
    4be0:	ldmda	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4be4:	blmi	fe1fe6d0 <sg_chk_n_print3@plt+0xfe1fd8e4>
    4be8:	strmi	r2, [r7], -r0, lsl #4
    4bec:			; <UNDEFINED> instruction: 0x665a447b
    4bf0:	stmmi	r5, {r0, r1, r4, r5, r7, r9, sl, sp, lr, pc}
    4bf4:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    4bf8:			; <UNDEFINED> instruction: 0xf7fc4478
    4bfc:	strt	lr, [ip], r8, lsl #16
    4c00:	stmmi	r2, {r0, r1, r2, r9, sl, lr}
    4c04:			; <UNDEFINED> instruction: 0xf7fc4478
    4c08:	strt	lr, [r6], r2, lsl #16
    4c0c:	stmmi	r0, {r0, r1, r2, r9, sl, lr}
    4c10:			; <UNDEFINED> instruction: 0xf7fb4478
    4c14:			; <UNDEFINED> instruction: 0xe6a0effc
    4c18:	ldmdami	lr!, {r0, r9, sl, lr}^
    4c1c:			; <UNDEFINED> instruction: 0xf7fb4478
    4c20:	shsub8mi	lr, sl, r6
    4c24:	strbmi	r2, [r8], -r0, lsl #2
    4c28:	stmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c2c:			; <UNDEFINED> instruction: 0xf7fb9815
    4c30:	str	lr, [pc, -lr, asr #31]!
    4c34:	blmi	1e166a0 <sg_chk_n_print3@plt+0x1e158b4>
    4c38:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
    4c3c:	ldrbtmi	r4, [fp], #-1543	; 0xfffff9f9
    4c40:	blcs	205b4 <sg_chk_n_print3@plt+0x1f7c8>
    4c44:	mcrge	4, 6, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    4c48:	svclt	0x00082800
    4c4c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    4c50:	ldmdami	r2!, {r0, r1, r7, r9, sl, sp, lr, pc}^
    4c54:	ldrbtmi	r9, [r8], #-2324	; 0xfffff6ec
    4c58:	ldrtmi	r6, [fp], #-2307	; 0xfffff6fd
    4c5c:	blls	3cb5c8 <sg_chk_n_print3@plt+0x3ca7dc>
    4c60:	svclt	0x00a8428b
    4c64:	mrrcle	9, 1, r2, sl, cr15	; <UNPREDICTABLE>
    4c68:	ldrbtmi	r4, [r8], #-2157	; 0xfffff793
    4c6c:	svc	0x00cef7fb
    4c70:	stmdami	ip!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    4c74:			; <UNDEFINED> instruction: 0xf7fb4478
    4c78:	ldrb	lr, [r2, sl, asr #31]
    4c7c:	ldrbtmi	r4, [r8], #-2154	; 0xfffff796
    4c80:	svc	0x00c4f7fb
    4c84:	stmdami	r9!, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    4c88:			; <UNDEFINED> instruction: 0xf7fb4478
    4c8c:	strb	lr, [r8, r0, asr #31]
    4c90:	ldrbtmi	r4, [r8], #-2151	; 0xfffff799
    4c94:	svc	0x00baf7fb
    4c98:	stmdami	r6!, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}^
    4c9c:			; <UNDEFINED> instruction: 0xf7fb4478
    4ca0:			; <UNDEFINED> instruction: 0xe7beefb6
    4ca4:	ldrbtmi	r4, [sl], #-2660	; 0xfffff59c
    4ca8:	movwcc	r6, #8019	; 0x1f53
    4cac:	ldmdbls	r1, {r0, r1, r4, r6, r8, r9, sl, sp, lr}
    4cb0:			; <UNDEFINED> instruction: 0x4648463a
    4cb4:	svc	0x0096f7fb
    4cb8:	stmdami	r0!, {r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    4cbc:			; <UNDEFINED> instruction: 0xf7fb4478
    4cc0:	strb	lr, [sl], -r6, lsr #31
    4cc4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4cc8:			; <UNDEFINED> instruction: 0xf110e5ea
    4ccc:	strdls	r3, [r2], -pc	; <UNPREDICTABLE>
    4cd0:			; <UNDEFINED> instruction: 0xf141485b
    4cd4:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}^
    4cd8:	strcs	sl, [r3, -r0, lsl #22]
    4cdc:	ldrbtmi	r9, [r8], #-259	; 0xfffffefd
    4ce0:			; <UNDEFINED> instruction: 0xf8dd2101
    4ce4:	strmi	r8, [r9], r0, lsr #32
    4ce8:	svc	0x0090f7fb
    4cec:	blls	33e6cc <sg_chk_n_print3@plt+0x33d8e0>
    4cf0:	andsvs	r2, sl, r3, lsl #14
    4cf4:	ldmdami	r3, {r0, r4, r5, r9, sl, sp, lr, pc}^
    4cf8:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    4cfc:	ldrbtmi	r9, [r8], #-2342	; 0xfffff6da
    4d00:	svc	0x0084f7fb
    4d04:	strmi	lr, [r7], -r9, lsr #12
    4d08:	ldrbtmi	r4, [r8], #-2127	; 0xfffff7b1
    4d0c:	svc	0x007ef7fb
    4d10:	strmi	lr, [r7], -r3, lsr #12
    4d14:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
    4d18:	svc	0x0078f7fb
    4d1c:	blmi	133e598 <sg_chk_n_print3@plt+0x133d7ac>
    4d20:			; <UNDEFINED> instruction: 0x0c07eba1
    4d24:	andsgt	pc, r0, r0, asr #17
    4d28:	svcvs	0x0098447b
    4d2c:	strdls	fp, [r1, -r8]
    4d30:	andls	r9, r4, r1, lsl r9
    4d34:	blls	20cd40 <sg_chk_n_print3@plt+0x20bf54>
    4d38:	mrscs	r9, (UNDEF: 16)
    4d3c:	ldrtmi	r9, [r0], -r3
    4d40:			; <UNDEFINED> instruction: 0xf7fc9502
    4d44:			; <UNDEFINED> instruction: 0x4601e81e
    4d48:	bmi	10b32d0 <sg_chk_n_print3@plt+0x10b24e4>
    4d4c:	svcvs	0x0053447a
    4d50:	ldrbvs	r3, [r3, -r1, lsl #6]
    4d54:	stmdami	r0, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    4d58:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    4d5c:			; <UNDEFINED> instruction: 0xf7fb4478
    4d60:	ldrb	lr, [sl, #3926]!	; 0xf56
    4d64:	ldrbtmi	r4, [r8], #-2109	; 0xfffff7c3
    4d68:	svc	0x0050f7fb
    4d6c:	ldmdami	ip!, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    4d70:	tstcs	r2, #3358720	; 0x334000
    4d74:	tstls	r0, r8, ror r4
    4d78:	svc	0x0048f7fb
    4d7c:	bls	4ab9d0 <sg_chk_n_print3@plt+0x4aabe4>
    4d80:	svcvs	0x00989910
    4d84:			; <UNDEFINED> instruction: 0xf7fbe7d3
    4d88:	svclt	0x0000ef3a
    4d8c:	andeq	r3, r1, r2, ror r8
    4d90:	andeq	r3, r1, lr, lsr r7
    4d94:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4d98:	andeq	r1, r0, r8, ror #31
    4d9c:	andeq	r3, r1, r2, lsr #16
    4da0:	andeq	r3, r1, r4, asr #14
    4da4:	andeq	r3, r1, r4, ror #13
    4da8:	muleq	r1, r6, r5
    4dac:	andeq	r3, r1, r4, lsr #13
    4db0:	andeq	r3, r1, sl, ror r6
    4db4:	strdeq	r1, [r0], -r8
    4db8:	andeq	r3, r1, ip, asr r6
    4dbc:	muleq	r0, r6, sp
    4dc0:	andeq	r1, r0, r2, ror sp
    4dc4:	andeq	r3, r1, r6, asr #12
    4dc8:	andeq	r2, r0, r8, asr #2
    4dcc:	andeq	r2, r0, r2, ror r1
    4dd0:	andeq	r3, r1, lr, lsl #12
    4dd4:	andeq	r3, r1, r0, ror #11
    4dd8:	andeq	r1, r0, r4, asr #29
    4ddc:	andeq	r3, r1, r2, lsl #11
    4de0:	andeq	r2, r0, r2, asr #32
    4de4:	andeq	r1, r0, r2, ror #26
    4de8:	andeq	r3, r1, ip, ror #9
    4dec:	andeq	r1, r0, sl, ror #24
    4df0:			; <UNDEFINED> instruction: 0x000134b0
    4df4:	andeq	r1, r0, r8, asr sp
    4df8:	andeq	r1, r0, r6, lsr pc
    4dfc:	andeq	r3, r1, sl, asr r4
    4e00:	strdeq	r1, [r0], -r2
    4e04:	andeq	r3, r1, r8, lsr r4
    4e08:	andeq	r1, r0, r0, lsl #25
    4e0c:	muleq	r0, r4, ip
    4e10:	andeq	r1, r0, r0, lsr #25
    4e14:	andeq	r1, r0, r8, lsr #29
    4e18:	andeq	r3, r1, r6, ror #7
    4e1c:	andeq	r3, r1, lr, lsr #7
    4e20:	andeq	r1, r0, lr, lsr #26
    4e24:	andeq	r1, r0, r4, ror #27
    4e28:	andeq	r1, r0, r2, lsr #28
    4e2c:	andeq	r1, r0, r8, lsl #27
    4e30:	andeq	r1, r0, sl, ror #27
    4e34:	muleq	r0, r8, sp
    4e38:	andeq	r3, r1, lr, ror r3
    4e3c:	andeq	r1, r0, ip, asr lr
    4e40:	andeq	r1, r0, lr, lsl fp
    4e44:	andeq	r1, r0, r6, lsr #24
    4e48:	andeq	r1, r0, sl, ror #20
    4e4c:	muleq	r0, lr, sl
    4e50:	strdeq	r3, [r1], -ip
    4e54:	ldrdeq	r3, [r1], -r8
    4e58:	andeq	r1, r0, r8, lsr #24
    4e5c:	andeq	r1, r0, r6, ror ip
    4e60:	andeq	r1, r0, r8, asr #24
    4e64:	andeq	r0, r0, r0
    4e68:			; <UNDEFINED> instruction: 0xf0002900
    4e6c:	b	fe02536c <sg_chk_n_print3@plt+0xfe024580>
    4e70:	svclt	0x00480c01
    4e74:	cdpne	2, 4, cr4, cr10, cr9, {2}
    4e78:	tsthi	pc, r0	; <UNPREDICTABLE>
    4e7c:	svclt	0x00480003
    4e80:	addmi	r4, fp, #805306372	; 0x30000004
    4e84:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    4e88:			; <UNDEFINED> instruction: 0xf0004211
    4e8c:	blx	fece5320 <sg_chk_n_print3@plt+0xfece4534>
    4e90:	blx	fec818a4 <sg_chk_n_print3@plt+0xfec80ab8>
    4e94:	bl	fe8410a0 <sg_chk_n_print3@plt+0xfe8402b4>
    4e98:			; <UNDEFINED> instruction: 0xf1c20202
    4e9c:	andge	r0, r4, pc, lsl r2
    4ea0:	andne	lr, r2, #0, 22
    4ea4:	andeq	pc, r0, pc, asr #32
    4ea8:	svclt	0x00004697
    4eac:	andhi	pc, r0, pc, lsr #7
    4eb0:	svcvc	0x00c1ebb3
    4eb4:	bl	1034abc <sg_chk_n_print3@plt+0x1033cd0>
    4eb8:	svclt	0x00280000
    4ebc:	bicvc	lr, r1, #166912	; 0x28c00
    4ec0:	svcvc	0x0081ebb3
    4ec4:	bl	1034acc <sg_chk_n_print3@plt+0x1033ce0>
    4ec8:	svclt	0x00280000
    4ecc:	orrvc	lr, r1, #166912	; 0x28c00
    4ed0:	svcvc	0x0041ebb3
    4ed4:	bl	1034adc <sg_chk_n_print3@plt+0x1033cf0>
    4ed8:	svclt	0x00280000
    4edc:	movtvc	lr, #7075	; 0x1ba3
    4ee0:	svcvc	0x0001ebb3
    4ee4:	bl	1034aec <sg_chk_n_print3@plt+0x1033d00>
    4ee8:	svclt	0x00280000
    4eec:	movwvc	lr, #7075	; 0x1ba3
    4ef0:	svcvs	0x00c1ebb3
    4ef4:	bl	1034afc <sg_chk_n_print3@plt+0x1033d10>
    4ef8:	svclt	0x00280000
    4efc:	bicvs	lr, r1, #166912	; 0x28c00
    4f00:	svcvs	0x0081ebb3
    4f04:	bl	1034b0c <sg_chk_n_print3@plt+0x1033d20>
    4f08:	svclt	0x00280000
    4f0c:	orrvs	lr, r1, #166912	; 0x28c00
    4f10:	svcvs	0x0041ebb3
    4f14:	bl	1034b1c <sg_chk_n_print3@plt+0x1033d30>
    4f18:	svclt	0x00280000
    4f1c:	movtvs	lr, #7075	; 0x1ba3
    4f20:	svcvs	0x0001ebb3
    4f24:	bl	1034b2c <sg_chk_n_print3@plt+0x1033d40>
    4f28:	svclt	0x00280000
    4f2c:	movwvs	lr, #7075	; 0x1ba3
    4f30:	svcpl	0x00c1ebb3
    4f34:	bl	1034b3c <sg_chk_n_print3@plt+0x1033d50>
    4f38:	svclt	0x00280000
    4f3c:	bicpl	lr, r1, #166912	; 0x28c00
    4f40:	svcpl	0x0081ebb3
    4f44:	bl	1034b4c <sg_chk_n_print3@plt+0x1033d60>
    4f48:	svclt	0x00280000
    4f4c:	orrpl	lr, r1, #166912	; 0x28c00
    4f50:	svcpl	0x0041ebb3
    4f54:	bl	1034b5c <sg_chk_n_print3@plt+0x1033d70>
    4f58:	svclt	0x00280000
    4f5c:	movtpl	lr, #7075	; 0x1ba3
    4f60:	svcpl	0x0001ebb3
    4f64:	bl	1034b6c <sg_chk_n_print3@plt+0x1033d80>
    4f68:	svclt	0x00280000
    4f6c:	movwpl	lr, #7075	; 0x1ba3
    4f70:	svcmi	0x00c1ebb3
    4f74:	bl	1034b7c <sg_chk_n_print3@plt+0x1033d90>
    4f78:	svclt	0x00280000
    4f7c:	bicmi	lr, r1, #166912	; 0x28c00
    4f80:	svcmi	0x0081ebb3
    4f84:	bl	1034b8c <sg_chk_n_print3@plt+0x1033da0>
    4f88:	svclt	0x00280000
    4f8c:	orrmi	lr, r1, #166912	; 0x28c00
    4f90:	svcmi	0x0041ebb3
    4f94:	bl	1034b9c <sg_chk_n_print3@plt+0x1033db0>
    4f98:	svclt	0x00280000
    4f9c:	movtmi	lr, #7075	; 0x1ba3
    4fa0:	svcmi	0x0001ebb3
    4fa4:	bl	1034bac <sg_chk_n_print3@plt+0x1033dc0>
    4fa8:	svclt	0x00280000
    4fac:	movwmi	lr, #7075	; 0x1ba3
    4fb0:	svccc	0x00c1ebb3
    4fb4:	bl	1034bbc <sg_chk_n_print3@plt+0x1033dd0>
    4fb8:	svclt	0x00280000
    4fbc:	biccc	lr, r1, #166912	; 0x28c00
    4fc0:	svccc	0x0081ebb3
    4fc4:	bl	1034bcc <sg_chk_n_print3@plt+0x1033de0>
    4fc8:	svclt	0x00280000
    4fcc:	orrcc	lr, r1, #166912	; 0x28c00
    4fd0:	svccc	0x0041ebb3
    4fd4:	bl	1034bdc <sg_chk_n_print3@plt+0x1033df0>
    4fd8:	svclt	0x00280000
    4fdc:	movtcc	lr, #7075	; 0x1ba3
    4fe0:	svccc	0x0001ebb3
    4fe4:	bl	1034bec <sg_chk_n_print3@plt+0x1033e00>
    4fe8:	svclt	0x00280000
    4fec:	movwcc	lr, #7075	; 0x1ba3
    4ff0:	svccs	0x00c1ebb3
    4ff4:	bl	1034bfc <sg_chk_n_print3@plt+0x1033e10>
    4ff8:	svclt	0x00280000
    4ffc:	biccs	lr, r1, #166912	; 0x28c00
    5000:	svccs	0x0081ebb3
    5004:	bl	1034c0c <sg_chk_n_print3@plt+0x1033e20>
    5008:	svclt	0x00280000
    500c:	orrcs	lr, r1, #166912	; 0x28c00
    5010:	svccs	0x0041ebb3
    5014:	bl	1034c1c <sg_chk_n_print3@plt+0x1033e30>
    5018:	svclt	0x00280000
    501c:	movtcs	lr, #7075	; 0x1ba3
    5020:	svccs	0x0001ebb3
    5024:	bl	1034c2c <sg_chk_n_print3@plt+0x1033e40>
    5028:	svclt	0x00280000
    502c:	movwcs	lr, #7075	; 0x1ba3
    5030:	svcne	0x00c1ebb3
    5034:	bl	1034c3c <sg_chk_n_print3@plt+0x1033e50>
    5038:	svclt	0x00280000
    503c:	bicne	lr, r1, #166912	; 0x28c00
    5040:	svcne	0x0081ebb3
    5044:	bl	1034c4c <sg_chk_n_print3@plt+0x1033e60>
    5048:	svclt	0x00280000
    504c:	orrne	lr, r1, #166912	; 0x28c00
    5050:	svcne	0x0041ebb3
    5054:	bl	1034c5c <sg_chk_n_print3@plt+0x1033e70>
    5058:	svclt	0x00280000
    505c:	movtne	lr, #7075	; 0x1ba3
    5060:	svcne	0x0001ebb3
    5064:	bl	1034c6c <sg_chk_n_print3@plt+0x1033e80>
    5068:	svclt	0x00280000
    506c:	movwne	lr, #7075	; 0x1ba3
    5070:	svceq	0x00c1ebb3
    5074:	bl	1034c7c <sg_chk_n_print3@plt+0x1033e90>
    5078:	svclt	0x00280000
    507c:	biceq	lr, r1, #166912	; 0x28c00
    5080:	svceq	0x0081ebb3
    5084:	bl	1034c8c <sg_chk_n_print3@plt+0x1033ea0>
    5088:	svclt	0x00280000
    508c:	orreq	lr, r1, #166912	; 0x28c00
    5090:	svceq	0x0041ebb3
    5094:	bl	1034c9c <sg_chk_n_print3@plt+0x1033eb0>
    5098:	svclt	0x00280000
    509c:	movteq	lr, #7075	; 0x1ba3
    50a0:	svceq	0x0001ebb3
    50a4:	bl	1034cac <sg_chk_n_print3@plt+0x1033ec0>
    50a8:	svclt	0x00280000
    50ac:	movweq	lr, #7075	; 0x1ba3
    50b0:	svceq	0x0000f1bc
    50b4:	submi	fp, r0, #72, 30	; 0x120
    50b8:	b	fe716e80 <sg_chk_n_print3@plt+0xfe716094>
    50bc:	svclt	0x00480f00
    50c0:	ldrbmi	r4, [r0, -r0, asr #4]!
    50c4:	andcs	fp, r0, r8, lsr pc
    50c8:	b	13f4ce0 <sg_chk_n_print3@plt+0x13f3ef4>
    50cc:			; <UNDEFINED> instruction: 0xf04070ec
    50d0:	ldrbmi	r0, [r0, -r1]!
    50d4:			; <UNDEFINED> instruction: 0xf281fab1
    50d8:	andseq	pc, pc, #-2147483600	; 0x80000030
    50dc:	svceq	0x0000f1bc
    50e0:			; <UNDEFINED> instruction: 0xf002fa23
    50e4:	submi	fp, r0, #72, 30	; 0x120
    50e8:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    50ec:			; <UNDEFINED> instruction: 0xf06fbfc8
    50f0:	svclt	0x00b84000
    50f4:	andmi	pc, r0, pc, asr #32
    50f8:	blt	6c1100 <sg_chk_n_print3@plt+0x6c0314>
    50fc:	rscsle	r2, r4, r0, lsl #18
    5100:	andmi	lr, r3, sp, lsr #18
    5104:	mrc2	7, 5, pc, cr3, cr15, {7}
    5108:			; <UNDEFINED> instruction: 0x4006e8bd
    510c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    5110:	smlatbeq	r3, r1, fp, lr
    5114:	svclt	0x00004770
    5118:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    511c:	svclt	0x0000e002
    5120:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
    5124:	b	13f25ec <sg_chk_n_print3@plt+0x13f1800>
    5128:	b	13c6234 <sg_chk_n_print3@plt+0x13c5448>
    512c:	b	fe506640 <sg_chk_n_print3@plt+0xfe505854>
    5130:	svclt	0x00080f05
    5134:	svceq	0x0002ea90
    5138:	b	1534dbc <sg_chk_n_print3@plt+0x1533fd0>
    513c:	b	1548144 <sg_chk_n_print3@plt+0x1547358>
    5140:	b	1fc8150 <sg_chk_n_print3@plt+0x1fc7364>
    5144:	b	1fdc2dc <sg_chk_n_print3@plt+0x1fdb4f0>
    5148:			; <UNDEFINED> instruction: 0xf0005c65
    514c:	b	13e54dc <sg_chk_n_print3@plt+0x13e46f0>
    5150:	bl	ff51a2a8 <sg_chk_n_print3@plt+0xff5194bc>
    5154:	svclt	0x00b85555
    5158:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
    515c:	b	fe016214 <sg_chk_n_print3@plt+0xfe015428>
    5160:	b	fe045970 <sg_chk_n_print3@plt+0xfe044b84>
    5164:	b	fe085d78 <sg_chk_n_print3@plt+0xfe084f8c>
    5168:	b	fe0c5170 <sg_chk_n_print3@plt+0xfe0c4384>
    516c:	b	fe005578 <sg_chk_n_print3@plt+0xfe00478c>
    5170:	b	fe045980 <sg_chk_n_print3@plt+0xfe044b94>
    5174:	ldccs	3, cr0, [r6, #-12]!
    5178:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
    517c:	svcmi	0x0000f011
    5180:	tstcc	r1, pc, asr #20
    5184:	cfstrsne	mvf15, [r0], {79}	; 0x4f
    5188:	tstcc	r1, ip, asr #20
    518c:	submi	sp, r0, #2
    5190:	cmpeq	r1, r1, ror #22
    5194:	svcmi	0x0000f013
    5198:	movwcc	lr, #14927	; 0x3a4f
    519c:	tstcc	r3, #76, 20	; 0x4c000
    51a0:	subsmi	sp, r2, #2
    51a4:	movteq	lr, #15203	; 0x3b63
    51a8:	svceq	0x0005ea94
    51ac:	adchi	pc, r7, r0
    51b0:	streq	pc, [r1], #-420	; 0xfffffe5c
    51b4:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    51b8:	blx	bbdf4 <sg_chk_n_print3@plt+0xbb008>
    51bc:	blx	8c41fc <sg_chk_n_print3@plt+0x8c3410>
    51c0:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
    51c4:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    51c8:	vpmax.s8	d15, d14, d3
    51cc:	blx	10cb3d4 <sg_chk_n_print3@plt+0x10ca5e8>
    51d0:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
    51d4:			; <UNDEFINED> instruction: 0xf1a5e00e
    51d8:			; <UNDEFINED> instruction: 0xf10e0520
    51dc:	bcs	48a64 <sg_chk_n_print3@plt+0x47c78>
    51e0:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
    51e4:			; <UNDEFINED> instruction: 0xf04cbf28
    51e8:	blx	10c81f8 <sg_chk_n_print3@plt+0x10c740c>
    51ec:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
    51f0:	mvnvc	lr, r1, asr fp
    51f4:	strmi	pc, [r0, #-1]
    51f8:			; <UNDEFINED> instruction: 0xf04fd507
    51fc:			; <UNDEFINED> instruction: 0xf1dc0e00
    5200:	bl	1f88208 <sg_chk_n_print3@plt+0x1f8741c>
    5204:	bl	1b8520c <sg_chk_n_print3@plt+0x1b84420>
    5208:			; <UNDEFINED> instruction: 0xf5b10101
    520c:	tstle	fp, #128, 30	; 0x200
    5210:	svcne	0x0000f5b1
    5214:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
    5218:	eorseq	lr, r0, pc, asr sl
    521c:			; <UNDEFINED> instruction: 0x0c3cea4f
    5220:	streq	pc, [r1], #-260	; 0xfffffefc
    5224:	subpl	lr, r4, #323584	; 0x4f000
    5228:	svceq	0x0080f512
    522c:	addshi	pc, sl, r0, lsl #1
    5230:	svcmi	0x0000f1bc
    5234:	b	17f4e5c <sg_chk_n_print3@plt+0x17f4070>
    5238:			; <UNDEFINED> instruction: 0xf1500c50
    523c:	bl	1045244 <sg_chk_n_print3@plt+0x1044458>
    5240:	b	1059658 <sg_chk_n_print3@plt+0x105886c>
    5244:	ldflts	f0, [r0, #-20]!	; 0xffffffec
    5248:	mcrreq	10, 5, lr, ip, cr15
    524c:	bl	1055754 <sg_chk_n_print3@plt+0x1054968>
    5250:	stfccs	f0, [r1], {1}
    5254:			; <UNDEFINED> instruction: 0xf5b1bf28
    5258:	rscle	r1, r9, #128, 30	; 0x200
    525c:	svceq	0x0000f091
    5260:	strmi	fp, [r1], -r4, lsl #30
    5264:	blx	fec4d26c <sg_chk_n_print3@plt+0xfec4c480>
    5268:	svclt	0x0008f381
    526c:			; <UNDEFINED> instruction: 0xf1a33320
    5270:			; <UNDEFINED> instruction: 0xf1b3030b
    5274:	ble	305afc <sg_chk_n_print3@plt+0x304d10>
    5278:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
    527c:	ldfeqd	f7, [r4], {2}
    5280:	andeq	pc, ip, #-2147483600	; 0x80000030
    5284:			; <UNDEFINED> instruction: 0xf00cfa01
    5288:			; <UNDEFINED> instruction: 0xf102fa21
    528c:			; <UNDEFINED> instruction: 0xf102e00c
    5290:	svclt	0x00d80214
    5294:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    5298:			; <UNDEFINED> instruction: 0xf102fa01
    529c:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    52a0:	b	1075218 <sg_chk_n_print3@plt+0x107442c>
    52a4:	addsmi	r0, r0, ip, lsl #2
    52a8:	svclt	0x00a21ae4
    52ac:	tstpl	r4, r1, lsl #22
    52b0:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
    52b4:	streq	lr, [r4], #-2671	; 0xfffff591
    52b8:	ble	71433c <sg_chk_n_print3@plt+0x713550>
    52bc:	cfstrsle	mvf3, [lr], {12}
    52c0:	ldreq	pc, [r4], #-260	; 0xfffffefc
    52c4:	eoreq	pc, r0, #196, 2	; 0x31
    52c8:			; <UNDEFINED> instruction: 0xf004fa20
    52cc:	vpmax.u8	d15, d2, d1
    52d0:	andeq	lr, r3, r0, asr #20
    52d4:	vpmax.u8	d15, d4, d17
    52d8:	tsteq	r3, r5, asr #20
    52dc:			; <UNDEFINED> instruction: 0xf1c4bd30
    52e0:			; <UNDEFINED> instruction: 0xf1c4040c
    52e4:	blx	805b6c <sg_chk_n_print3@plt+0x804d80>
    52e8:	blx	812f8 <sg_chk_n_print3@plt+0x8050c>
    52ec:	b	1041f04 <sg_chk_n_print3@plt+0x1041118>
    52f0:	strtmi	r0, [r9], -r3
    52f4:	blx	8747bc <sg_chk_n_print3@plt+0x8739d0>
    52f8:	strtmi	pc, [r9], -r4
    52fc:			; <UNDEFINED> instruction: 0xf094bd30
    5300:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
    5304:	svclt	0x00061380
    5308:	orrne	pc, r0, r1, lsl #9
    530c:	cfstrscc	mvf3, [r1, #-4]
    5310:	b	1fff050 <sg_chk_n_print3@plt+0x1ffe264>
    5314:	svclt	0x00185c64
    5318:			; <UNDEFINED> instruction: 0x5c65ea7f
    531c:	b	fe5393c8 <sg_chk_n_print3@plt+0xfe5385dc>
    5320:	svclt	0x00080f05
    5324:	svceq	0x0002ea90
    5328:	b	1539344 <sg_chk_n_print3@plt+0x1538558>
    532c:	svclt	0x00040c00
    5330:			; <UNDEFINED> instruction: 0x46104619
    5334:	b	fe4747fc <sg_chk_n_print3@plt+0xfe473a10>
    5338:	svclt	0x001e0f03
    533c:	andcs	r2, r0, r0, lsl #2
    5340:	b	17f4808 <sg_chk_n_print3@plt+0x17f3a1c>
    5344:	tstle	r5, r4, asr ip
    5348:	cmpmi	r9, r0, asr #32
    534c:			; <UNDEFINED> instruction: 0xf041bf28
    5350:	ldflts	f4, [r0, #-0]
    5354:	streq	pc, [r0], #1300	; 0x514
    5358:			; <UNDEFINED> instruction: 0xf501bf3c
    535c:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
    5360:	strmi	pc, [r0, #-1]
    5364:	mvnsmi	pc, r5, asr #32
    5368:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
    536c:	andeq	pc, r0, pc, asr #32
    5370:	b	1ff4838 <sg_chk_n_print3@plt+0x1ff3a4c>
    5374:	svclt	0x001a5c64
    5378:			; <UNDEFINED> instruction: 0x46104619
    537c:			; <UNDEFINED> instruction: 0x5c65ea7f
    5380:			; <UNDEFINED> instruction: 0x460bbf1c
    5384:	b	1416b94 <sg_chk_n_print3@plt+0x1415da8>
    5388:	svclt	0x00063401
    538c:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
    5390:	svceq	0x0003ea91
    5394:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    5398:	svclt	0x0000bd30
    539c:	svceq	0x0000f090
    53a0:	tstcs	r0, r4, lsl #30
    53a4:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    53a8:	strvs	pc, [r0], #1103	; 0x44f
    53ac:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    53b0:	streq	pc, [r0, #-79]	; 0xffffffb1
    53b4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    53b8:	svclt	0x0000e750
    53bc:	svceq	0x0000f090
    53c0:	tstcs	r0, r4, lsl #30
    53c4:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    53c8:	strvs	pc, [r0], #1103	; 0x44f
    53cc:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    53d0:	strmi	pc, [r0, #-16]
    53d4:	submi	fp, r0, #72, 30	; 0x120
    53d8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    53dc:	svclt	0x0000e73e
    53e0:	b	13c54f0 <sg_chk_n_print3@plt+0x13c4704>
    53e4:	b	13c5b74 <sg_chk_n_print3@plt+0x13c4d88>
    53e8:	b	13c58b4 <sg_chk_n_print3@plt+0x13c4ac8>
    53ec:	svclt	0x001f7002
    53f0:	cmnmi	pc, #18	; <UNPREDICTABLE>
    53f4:	svcmi	0x007ff093
    53f8:	msrpl	SPSR_, r1, lsl #1
    53fc:			; <UNDEFINED> instruction: 0xf0324770
    5400:	svclt	0x0008427f
    5404:			; <UNDEFINED> instruction: 0xf0934770
    5408:	svclt	0x00044f7f
    540c:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    5410:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    5414:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    5418:	strmi	pc, [r0, #-1]
    541c:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
    5420:	svclt	0x0000e71c
    5424:	andeq	lr, r1, #80, 20	; 0x50000
    5428:	ldrbmi	fp, [r0, -r8, lsl #30]!
    542c:			; <UNDEFINED> instruction: 0xf04fb530
    5430:	and	r0, sl, r0, lsl #10
    5434:	andeq	lr, r1, #80, 20	; 0x50000
    5438:	ldrbmi	fp, [r0, -r8, lsl #30]!
    543c:			; <UNDEFINED> instruction: 0xf011b530
    5440:	strle	r4, [r2, #-1280]	; 0xfffffb00
    5444:	bl	1855d4c <sg_chk_n_print3@plt+0x1854f60>
    5448:	vst4.16	{d16,d18,d20,d22}, [pc], r1
    544c:			; <UNDEFINED> instruction: 0xf1046480
    5450:	b	17c6520 <sg_chk_n_print3@plt+0x17c5734>
    5454:			; <UNDEFINED> instruction: 0xf43f5c91
    5458:			; <UNDEFINED> instruction: 0xf04faed8
    545c:	b	17c5c70 <sg_chk_n_print3@plt+0x17c4e84>
    5460:	svclt	0x00180cdc
    5464:	b	17d1c78 <sg_chk_n_print3@plt+0x17d0e8c>
    5468:	svclt	0x00180cdc
    546c:	bl	91c80 <sg_chk_n_print3@plt+0x90e94>
    5470:			; <UNDEFINED> instruction: 0xf1c202dc
    5474:	blx	60fc <sg_chk_n_print3@plt+0x5310>
    5478:	blx	84448c <sg_chk_n_print3@plt+0x8436a0>
    547c:	blx	8148c <sg_chk_n_print3@plt+0x806a0>
    5480:	b	1044c94 <sg_chk_n_print3@plt+0x1043ea8>
    5484:	blx	8454c4 <sg_chk_n_print3@plt+0x8446d8>
    5488:	ldrmi	pc, [r4], #-258	; 0xfffffefe
    548c:	svclt	0x0000e6bd
    5490:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    5494:	svclt	0x00be2900
    5498:			; <UNDEFINED> instruction: 0xf04f2000
    549c:	and	r4, r6, r0, lsl #2
    54a0:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    54a4:			; <UNDEFINED> instruction: 0xf06fbf1c
    54a8:			; <UNDEFINED> instruction: 0xf04f4100
    54ac:			; <UNDEFINED> instruction: 0xf00030ff
    54b0:			; <UNDEFINED> instruction: 0xf1adb83f
    54b4:	stmdb	sp!, {r3, sl, fp}^
    54b8:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    54bc:	blcs	3c0e8 <sg_chk_n_print3@plt+0x3b2fc>
    54c0:			; <UNDEFINED> instruction: 0xf000db1a
    54c4:			; <UNDEFINED> instruction: 0xf8ddf83b
    54c8:	ldmib	sp, {r2, sp, lr, pc}^
    54cc:	andlt	r2, r4, r2, lsl #6
    54d0:	submi	r4, r0, #112, 14	; 0x1c00000
    54d4:	cmpeq	r1, r1, ror #22
    54d8:	blle	6d00e0 <sg_chk_n_print3@plt+0x6cf2f4>
    54dc:			; <UNDEFINED> instruction: 0xf82ef000
    54e0:	ldrd	pc, [r4], -sp
    54e4:	movwcs	lr, #10717	; 0x29dd
    54e8:	submi	fp, r0, #4
    54ec:	cmpeq	r1, r1, ror #22
    54f0:	bl	18d5e40 <sg_chk_n_print3@plt+0x18d5054>
    54f4:	ldrbmi	r0, [r0, -r3, asr #6]!
    54f8:	bl	18d5e48 <sg_chk_n_print3@plt+0x18d505c>
    54fc:			; <UNDEFINED> instruction: 0xf0000343
    5500:			; <UNDEFINED> instruction: 0xf8ddf81d
    5504:	ldmib	sp, {r2, sp, lr, pc}^
    5508:	andlt	r2, r4, r2, lsl #6
    550c:	bl	1855e14 <sg_chk_n_print3@plt+0x1855028>
    5510:	ldrbmi	r0, [r0, -r1, asr #2]!
    5514:	bl	18d5e64 <sg_chk_n_print3@plt+0x18d5078>
    5518:			; <UNDEFINED> instruction: 0xf0000343
    551c:			; <UNDEFINED> instruction: 0xf8ddf80f
    5520:	ldmib	sp, {r2, sp, lr, pc}^
    5524:	andlt	r2, r4, r2, lsl #6
    5528:	bl	18d5e78 <sg_chk_n_print3@plt+0x18d508c>
    552c:	ldrbmi	r0, [r0, -r3, asr #6]!
    5530:			; <UNDEFINED> instruction: 0xf04fb502
    5534:			; <UNDEFINED> instruction: 0xf7fb0008
    5538:	vstrlt	d14, [r2, #-128]	; 0xffffff80
    553c:	svclt	0x00084299
    5540:	push	{r4, r7, r9, lr}
    5544:			; <UNDEFINED> instruction: 0x46044ff0
    5548:	andcs	fp, r0, r8, lsr pc
    554c:			; <UNDEFINED> instruction: 0xf8dd460d
    5550:	svclt	0x0038c024
    5554:	cmnle	fp, #1048576	; 0x100000
    5558:			; <UNDEFINED> instruction: 0x46994690
    555c:			; <UNDEFINED> instruction: 0xf283fab3
    5560:	rsbsle	r2, r0, r0, lsl #22
    5564:			; <UNDEFINED> instruction: 0xf385fab5
    5568:	rsble	r2, r8, r0, lsl #26
    556c:			; <UNDEFINED> instruction: 0xf1a21ad2
    5570:	blx	248df8 <sg_chk_n_print3@plt+0x24800c>
    5574:	blx	244184 <sg_chk_n_print3@plt+0x243398>
    5578:			; <UNDEFINED> instruction: 0xf1c2f30e
    557c:	b	12c7204 <sg_chk_n_print3@plt+0x12c6418>
    5580:	blx	a08194 <sg_chk_n_print3@plt+0xa073a8>
    5584:	b	13021a8 <sg_chk_n_print3@plt+0x13013bc>
    5588:	blx	20819c <sg_chk_n_print3@plt+0x2073b0>
    558c:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    5590:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    5594:	andcs	fp, r0, ip, lsr pc
    5598:	movwle	r4, #42497	; 0xa601
    559c:	bl	fed0d5a8 <sg_chk_n_print3@plt+0xfed0c7bc>
    55a0:	blx	65d0 <sg_chk_n_print3@plt+0x57e4>
    55a4:	blx	8419e4 <sg_chk_n_print3@plt+0x840bf8>
    55a8:	bl	19821cc <sg_chk_n_print3@plt+0x19813e0>
    55ac:	tstmi	r9, #46137344	; 0x2c00000
    55b0:	bcs	157f8 <sg_chk_n_print3@plt+0x14a0c>
    55b4:	b	13f96ac <sg_chk_n_print3@plt+0x13f88c0>
    55b8:	b	13c7728 <sg_chk_n_print3@plt+0x13c693c>
    55bc:	b	1207b30 <sg_chk_n_print3@plt+0x1206d44>
    55c0:	ldrmi	r7, [r6], -fp, asr #17
    55c4:	bl	fed3d5f8 <sg_chk_n_print3@plt+0xfed3c80c>
    55c8:	bl	19461f0 <sg_chk_n_print3@plt+0x1945404>
    55cc:	ldmne	fp, {r0, r3, r9, fp}^
    55d0:	beq	2c0300 <sg_chk_n_print3@plt+0x2bf514>
    55d4:			; <UNDEFINED> instruction: 0xf14a1c5c
    55d8:	cfsh32cc	mvfx0, mvfx1, #0
    55dc:	strbmi	sp, [sp, #-7]
    55e0:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    55e4:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    55e8:	adfccsz	f4, f1, #5.0
    55ec:	blx	179dd0 <sg_chk_n_print3@plt+0x178fe4>
    55f0:	blx	943214 <sg_chk_n_print3@plt+0x942428>
    55f4:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    55f8:	vseleq.f32	s30, s28, s11
    55fc:	blx	94ba04 <sg_chk_n_print3@plt+0x94ac18>
    5600:	b	1103610 <sg_chk_n_print3@plt+0x1102824>
    5604:			; <UNDEFINED> instruction: 0xf1a2040e
    5608:			; <UNDEFINED> instruction: 0xf1c20720
    560c:	blx	206e94 <sg_chk_n_print3@plt+0x2060a8>
    5610:	blx	142220 <sg_chk_n_print3@plt+0x141434>
    5614:	blx	143238 <sg_chk_n_print3@plt+0x14244c>
    5618:	b	1101e28 <sg_chk_n_print3@plt+0x110103c>
    561c:	blx	906240 <sg_chk_n_print3@plt+0x905454>
    5620:	bl	1182e40 <sg_chk_n_print3@plt+0x1182054>
    5624:	teqmi	r3, #1073741824	; 0x40000000
    5628:	strbmi	r1, [r5], -r0, lsl #21
    562c:	tsteq	r3, r1, ror #22
    5630:	svceq	0x0000f1bc
    5634:	stmib	ip, {r0, ip, lr, pc}^
    5638:	pop	{r8, sl, lr}
    563c:	blx	fed29604 <sg_chk_n_print3@plt+0xfed28818>
    5640:	msrcc	CPSR_, #132, 6	; 0x10000002
    5644:	blx	fee3f494 <sg_chk_n_print3@plt+0xfee3e6a8>
    5648:	blx	fed82070 <sg_chk_n_print3@plt+0xfed81284>
    564c:	eorcc	pc, r0, #335544322	; 0x14000002
    5650:	orrle	r2, fp, r0, lsl #26
    5654:	svclt	0x0000e7f3
    5658:	mvnsmi	lr, #737280	; 0xb4000
    565c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    5660:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    5664:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    5668:	b	1c4365c <sg_chk_n_print3@plt+0x1c42870>
    566c:	blne	1d96868 <sg_chk_n_print3@plt+0x1d95a7c>
    5670:	strhle	r1, [sl], -r6
    5674:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    5678:	svccc	0x0004f855
    567c:	strbmi	r3, [sl], -r1, lsl #8
    5680:	ldrtmi	r4, [r8], -r1, asr #12
    5684:	adcmi	r4, r6, #152, 14	; 0x2600000
    5688:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    568c:	svclt	0x000083f8
    5690:	andeq	r2, r1, r6, lsl #15
    5694:	andeq	r2, r1, ip, ror r7
    5698:	svclt	0x00004770

Disassembly of section .fini:

0000569c <.fini>:
    569c:	push	{r3, lr}
    56a0:	pop	{r3, pc}
