package example_sr_D3_18
public
with Base_Types;
  thread th
    features
      p1: in event data port Base_Types::Integer;
      p2: in event data port Base_Types::Integer;
      m: out event data port Base_Types::Integer;
  end th;
  
  thread implementation th.good
    subcomponents
      x1: data Base_Types::Integer;
      x2: data Base_Types::Integer;
    annex behavior_specification {**
      states
  s0 : initial state ;
  comp : final state ;
  next1 : complete state ;
transitions
  s0 -[]-> next1 {x1 := p1} ;
  next1 -[on dispatch p2]-> comp {x2 := p2} ;
**};
  end th.good;
  
  thread implementation th.error
    subcomponents
      x1: data Base_Types::Integer;
      x2: data Base_Types::Integer;
    annex behavior_specification {**
      states
  s0 : initial state ;
  comp : final state ;
  next1 : complete state ;
  next2 : complete state ;
transitions
  s0 -[x1 = 0]-> next1 {x1 := p1} ;
  next1 -[on dispatch p1]-> next2 {x2 := p2} ;
  next2 -[x1 = 2]-> comp {x2 := p2} ;
**};
  end th.error;
end example_sr_D3_18;
