#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Nov 16 20:27:52 2017
# Process ID: 4712
# Current directory: C:/Users/User/Documents/Vivado Projects/Main/teplo_2/teplo_2.runs/synth_1
# Command line: vivado.exe -log main.vds -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/User/Documents/Vivado Projects/Main/teplo_2/teplo_2.runs/synth_1/main.vds
# Journal file: C:/Users/User/Documents/Vivado Projects/Main/teplo_2/teplo_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_parts/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2017.09' and will expire in -47 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 299.586 ; gain = 128.555
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/User/Documents/Vivado Projects/Main/teplo_2/teplo_2.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Documents/Vivado Projects/Main/teplo_2/teplo_2.srcs/sources_1/new/main.v:54]
INFO: [Synth 8-638] synthesizing module 'design_3_wrapper' [C:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/hdl/design_3_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_3' [C:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/hdl/design_3.v:13]
INFO: [Synth 8-638] synthesizing module 'design_3_floating_point_0_0' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ip/design_3_floating_point_0_0/synth/design_3_floating_point_0_0.vhd:74]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91666' bound to instance 'U0' of component 'floating_point_v7_1_1' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ip/design_3_floating_point_0_0/synth/design_3_floating_point_0_0.vhd:200]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:89969' bound to instance 'i_synth' of component 'floating_point_v7_1_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91792]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:7036]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12443]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:7125]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'axi_slave_2to1' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:3270]
INFO: [Synth 8-256] done synthesizing module 'axi_slave_2to1' (1#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:3270]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv' (2#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_add' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:61638]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:61102]
INFO: [Synth 8-638] synthesizing module 'delay' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' (2#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay' (3#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:37611]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' (3#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (3#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized5' (3#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (3#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized7' (3#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (3#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (4#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized9' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized11' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized13' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized15' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized17' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized19' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized21' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized23' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized25' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized27' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized29' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized31' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized33' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized35' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized17' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized37' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized17' (5#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (6#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized39' (6#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (6#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized19' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized41' (6#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized19' (6#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized43' (6#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (6#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized21' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized45' (6#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized21' (6#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized22' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized47' (6#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized22' (6#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (7#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:37611]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36179]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32380]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized23' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized49' (7#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized23' (7#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32448]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32448]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32448]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32448]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32448]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32448]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32448]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32438]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32448]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized24' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized51' (7#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized24' (7#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32536]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32548]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized25' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized53' (7#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized25' (7#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized26' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized55' (7#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized26' (7#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32380]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized27' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized57' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized27' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized28' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized59' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized28' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized29' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized61' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized29' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'm2' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36318]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36324]
INFO: [Synth 8-113] binding component instance 'm0' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36330]
INFO: [Synth 8-113] binding component instance 'round_lut' to cell 'LUT6' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36337]
INFO: [Synth 8-113] binding component instance 'zero_lut_s' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36349]
INFO: [Synth 8-113] binding component instance 'zero_lut_di' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36359]
INFO: [Synth 8-113] binding component instance 'lsb_lut' to cell 'LUT6' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36370]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized30' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized63' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized30' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized31' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized65' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized31' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized32' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized67' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized32' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized33' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized69' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized33' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized34' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized71' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized34' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized35' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized73' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized35' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized36' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized75' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized36' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized37' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized77' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized37' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized38' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized79' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized38' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:33034]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (8#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:32801]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (9#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:36179]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp_sp' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:59946]
INFO: [Synth 8-638] synthesizing module 'special_detect' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized39' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized81' (9#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized39' (9#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized40' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized83' (9#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized40' (9#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (9#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28692]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (9#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28697]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized41' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized85' (9#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized41' (9#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized42' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized87' (9#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized42' (9#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (10#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29412]
INFO: [Synth 8-638] synthesizing module 'compare' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29202]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28118]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized43' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized89' (10#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized43' (10#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized44' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized91' (10#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized44' (10#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (10#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (11#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28506]
INFO: [Synth 8-256] done synthesizing module 'compare' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:29202]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized45' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized93' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized45' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized46' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized95' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized46' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized47' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized97' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized47' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized48' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized99' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized48' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized49' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized101' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized49' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-113] binding component instance 'sub_lut' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60237]
INFO: [Synth 8-113] binding component instance 'mux_lut' to cell 'LUT5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:60247]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28095]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28105]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'delay__parameterized50' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized103' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized50' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized51' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized105' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized51' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized52' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized107' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized52' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized53' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized109' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized53' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized54' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized111' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized54' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized55' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized113' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized55' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized56' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized115' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized56' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized57' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized117' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized57' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized58' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized119' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized58' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized59' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized121' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized59' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized60' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized123' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized60' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized61' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized125' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized61' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized62' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized127' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized62' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized63' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized129' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized63' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized64' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized131' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized64' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized65' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized133' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized65' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized66' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized135' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized66' (12#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp_sp does not have driver. [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:59936]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp_sp' (13#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:59946]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized67' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized137' (13#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized67' (13#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (14#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30858]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (15#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:61102]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (16#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:61638]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized68' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized139' (16#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized68' (16#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized69' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized141' (16#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized69' (16#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized70' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized143' (16#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized70' (16#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized71' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized145' (16#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized71' (16#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized72' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized147' (16#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized72' (16#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized73' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized149' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized149' (16#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized73' (16#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized74' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized151' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized151' (16#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized74' (16#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv does not have driver. [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv does not have driver. [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv' (17#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1' (18#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'design_3_floating_point_0_0' (19#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ip/design_3_floating_point_0_0/synth/design_3_floating_point_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'floating_point_0' of module 'design_3_floating_point_0_0' requires 10 connections, but only 7 given [C:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/hdl/design_3.v:32]
INFO: [Synth 8-256] done synthesizing module 'design_3' (20#1) [C:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/hdl/design_3.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_3_wrapper' (21#1) [C:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/hdl/design_3_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_floating_point_0_0' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_1/ip/design_1_floating_point_0_0/synth/design_1_floating_point_0_0.vhd:74]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91666' bound to instance 'U0' of component 'floating_point_v7_1_1' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_1/ip/design_1_floating_point_0_0/synth/design_1_floating_point_0_0.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'design_1_floating_point_0_0' (22#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_1/ip/design_1_floating_point_0_0/synth/design_1_floating_point_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'floating_point_0' of module 'design_1_floating_point_0_0' requires 10 connections, but only 7 given [C:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_1/hdl/design_1.v:32]
INFO: [Synth 8-256] done synthesizing module 'design_1' (23#1) [C:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (24#1) [C:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_2_wrapper' [C:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_2' [C:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_2/hdl/design_2.v:13]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_0_0' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_2/ip/design_2_floating_point_0_0/synth/design_2_floating_point_0_0.vhd:74]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91666' bound to instance 'U0' of component 'floating_point_v7_1_1' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_2/ip/design_2_floating_point_0_0/synth/design_2_floating_point_0_0.vhd:200]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1__parameterized2' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-3491] module 'floating_point_v7_1_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:89969' bound to instance 'i_synth' of component 'floating_point_v7_1_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91792]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_1_1_viv__parameterized1' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized152' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized152' (24#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:51081]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:48932]
INFO: [Synth 8-638] synthesizing module 'fix_mult_xx' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:48664]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_10_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:20781]
INFO: [Synth 8-638] synthesizing module 'dsp' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-638] synthesizing module 'op_resize' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (25#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4028]
INFO: [Synth 8-638] synthesizing module 'delay_line' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (26#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized0' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized0' (26#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized1' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized1' (26#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized2' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized2' (26#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized3' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized3' (26#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized4' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized4' (26#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized5' (26#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized6' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized6' (26#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4160]
INFO: [Synth 8-256] done synthesizing module 'dsp' (27#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:9916]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_10_viv' (28#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:20781]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized75' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized154' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized154' (28#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized75' (28#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized76' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized156' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized156' (28#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized76' (28#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_xx' (29#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:48664]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:48932]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:50339]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized77' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized158' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized158' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized77' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized78' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized160' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized160' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized78' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized79' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized162' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized162' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized79' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized80' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized164' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized164' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized80' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized81' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized166' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized166' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized81' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized82' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized168' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized168' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized82' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized83' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized170' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized170' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized83' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized84' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized172' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized172' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized84' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized85' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized174' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized174' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized85' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized86' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized176' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized176' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized86' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized87' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized178' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized178' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized87' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized88' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized180' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized180' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized88' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized89' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized182' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized182' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized89' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized90' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized184' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized184' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized90' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized91' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized186' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized186' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized91' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized92' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized188' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized188' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized92' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized93' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at 'c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_1_viv' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27476]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized190' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized190' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized93' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized94' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized192' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized192' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized94' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized95' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized194' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized194' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized95' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized96' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized196' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized196' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized96' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized97' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized198' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized198' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized97' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized98' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized200' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized200' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized98' (30#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:50339]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:50036]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:35412]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized99' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized202' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized202' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized99' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized100' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized204' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized204' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized100' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized101' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized206' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized206' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized101' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized102' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized208' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized208' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized102' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized103' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized210' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized210' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized103' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized104' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized212' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized212' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized104' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized105' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized214' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized214' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized105' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized106' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized216' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized216' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized106' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized107' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized218' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized218' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized107' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized108' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized220' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized220' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized108' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized109' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized222' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized222' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized109' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized110' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized224' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized224' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized110' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized111' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized226' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized226' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized111' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized112' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized228' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized228' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized112' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized113' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized230' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized230' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized113' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized114' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized232' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized232' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized114' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized115' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized234' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized234' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized115' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized116' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized236' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized236' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized116' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized117' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized238' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized238' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized117' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:34967]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized118' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized240' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized240' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized118' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (31#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (32#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:34967]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized119' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized242' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized242' (32#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized119' (32#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized120' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized244' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized244' (32#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized120' (32#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized121' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized246' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized246' (32#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized121' (32#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized122' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized248' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized248' (32#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized122' (32#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (32#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized123' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized250' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized250' (32#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized123' (32#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized124' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized252' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized252' (32#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized124' (32#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized125' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized254' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized254' (32#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized125' (32#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (32#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized126' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized256' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized256' (32#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized126' (32#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (32#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:28059]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (33#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:35412]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (34#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:50036]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:31407]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (35#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:31407]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (36#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:51081]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized127' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized258' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized258' (36#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized127' (36#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized128' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized260' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized260' (36#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized128' (36#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized129' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized262' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized262' (36#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized129' (36#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized130' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized264' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized264' (36#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized130' (36#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized131' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized266' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized266' (36#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized131' (36#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized132' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized268' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized268' (36#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized132' (36#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized133' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized270' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized270' (36#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized133' (36#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:27456]
WARNING: [Synth 8-5639] ignoring null variable initialization [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_1_1_viv__parameterized1 does not have driver. [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90443]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_1_1_viv__parameterized1 does not have driver. [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90445]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1_viv__parameterized1' (36#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90098]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_1_1__parameterized2' (36#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91783]
INFO: [Synth 8-256] done synthesizing module 'design_2_floating_point_0_0' (37#1) [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_2/ip/design_2_floating_point_0_0/synth/design_2_floating_point_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'floating_point_0' of module 'design_2_floating_point_0_0' requires 10 connections, but only 7 given [C:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_2/hdl/design_2.v:32]
INFO: [Synth 8-256] done synthesizing module 'design_2' (38#1) [C:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_2/hdl/design_2.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_2_wrapper' (39#1) [C:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
INFO: [Synth 8-256] done synthesizing module 'main' (40#1) [C:/Users/User/Documents/Vivado Projects/Main/teplo_2/teplo_2.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 380.691 ; gain = 209.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 380.691 ; gain = 209.660
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 376 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/User/Documents/Vivado Projects/Main/teplo_2/teplo_2.srcs/constrs_1/imports/FPGA/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/User/Documents/Vivado Projects/Main/teplo_2/teplo_2.srcs/constrs_1/imports/FPGA/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/User/Documents/Vivado Projects/Main/teplo_2/teplo_2.srcs/constrs_1/imports/FPGA/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/User/Documents/Vivado Projects/Main/teplo_2/teplo_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/User/Documents/Vivado Projects/Main/teplo_2/teplo_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  FDE => FDRE: 41 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 612.348 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 612.348 ; gain = 441.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 612.348 ; gain = 441.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for add/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for add/design_1_i/floating_point_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for add_1_1/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for add_1_1/design_1_i/floating_point_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mult/design_2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mult/design_2_i/floating_point_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub/design_3_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sub/design_3_i/floating_point_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 612.348 ; gain = 441.316
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "T" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:19 . Memory (MB): peak = 612.348 ; gain = 441.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:10 ; elapsed = 00:01:19 . Memory (MB): peak = 612.348 ; gain = 441.316
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0:0]' into 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0:0]' [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5]' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:448]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:448]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:448]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:435]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/User/Documents/Vivado Projects/Main/teplo_1/teplo_1.srcs/sources_1/bd/design_3/ipshared/xilinx.com/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:430]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:20 . Memory (MB): peak = 612.348 ; gain = 441.316
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:11 ; elapsed = 00:01:20 . Memory (MB): peak = 612.348 ; gain = 441.316

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\T_reg[0] ' (FDE) to '\T_reg[31] '
INFO: [Synth 8-3886] merging instance '\T_reg[1] ' (FDE) to '\T_reg[31] '
INFO: [Synth 8-3886] merging instance '\T_reg[2] ' (FDE) to '\T_reg[31] '
INFO: [Synth 8-3886] merging instance '\T_reg[3] ' (FDE) to '\T_reg[4] '
INFO: [Synth 8-3886] merging instance '\T_reg[5] ' (FDE) to '\T_reg[29] '
INFO: [Synth 8-3886] merging instance '\T_reg[6] ' (FDE) to '\T_reg[19] '
INFO: [Synth 8-3886] merging instance '\T_reg[7] ' (FDE) to '\T_reg[11] '
INFO: [Synth 8-3886] merging instance '\T_reg[8] ' (FDE) to '\T_reg[12] '
INFO: [Synth 8-3886] merging instance '\T_reg[9] ' (FDE) to '\T_reg[12] '
INFO: [Synth 8-3886] merging instance '\T_reg[10] ' (FDE) to '\T_reg[31] '
INFO: [Synth 8-3886] merging instance '\T_reg[13] ' (FDE) to '\T_reg[29] '
INFO: [Synth 8-3886] merging instance '\T_reg[15] ' (FDE) to '\T_reg[31] '
INFO: [Synth 8-3886] merging instance '\T_reg[16] ' (FDE) to '\T_reg[29] '
INFO: [Synth 8-3886] merging instance '\T_reg[17] ' (FDE) to '\T_reg[20] '
INFO: [Synth 8-3886] merging instance '\T_reg[21] ' (FDE) to '\T_reg[29] '
INFO: [Synth 8-3886] merging instance '\T_reg[22] ' (FDE) to '\T_reg[31] '
INFO: [Synth 8-3886] merging instance '\T_reg[23] ' (FDE) to '\T_reg[29] '
INFO: [Synth 8-3886] merging instance '\T_reg[24] ' (FDE) to '\T_reg[29] '
INFO: [Synth 8-3886] merging instance '\T_reg[25] ' (FDE) to '\T_reg[29] '
INFO: [Synth 8-3886] merging instance '\T_reg[26] ' (FDE) to '\T_reg[29] '
INFO: [Synth 8-3886] merging instance '\T_reg[27] ' (FDE) to '\T_reg[29] '
INFO: [Synth 8-3886] merging instance '\T_reg[28] ' (FDE) to '\T_reg[29] '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\T_reg[29] )
INFO: [Synth 8-3886] merging instance '\T_reg[30] ' (FDE) to '\T_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\T_reg[31] )
WARNING: [Synth 8-3332] Sequential element (\T_reg[31] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[30] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[29] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[28] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[27] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[26] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[25] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[24] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[23] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[22] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[21] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[17] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[16] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[15] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[13] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[10] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[9] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[8] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[7] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[6] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[5] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[3] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[2] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[1] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\T_reg[0] ) is unused and will be removed from module main.
INFO: [Synth 8-3886] merging instance 'floating_point_v7_1_1:/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8] ' (FDE) to 'floating_point_v7_1_1:/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9] '
INFO: [Synth 8-3886] merging instance 'floating_point_v7_1_1:/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] ' (FDE) to 'floating_point_v7_1_1:/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] '
INFO: [Synth 8-3886] merging instance 'floating_point_v7_1_1:/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] ' (FDE) to 'floating_point_v7_1_1:/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_1:/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3332] Sequential element (\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] ) is unused and will be removed from module floating_point_v7_1_1_viv.
INFO: [Synth 8-3332] Sequential element (\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] ) is unused and will be removed from module floating_point_v7_1_1_viv.
INFO: [Synth 8-3332] Sequential element (\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] ) is unused and will be removed from module floating_point_v7_1_1_viv.
INFO: [Synth 8-3332] Sequential element (\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] ) is unused and will be removed from module floating_point_v7_1_1_viv.
INFO: [Synth 8-3332] Sequential element (\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8] ) is unused and will be removed from module floating_point_v7_1_1_viv.
INFO: [Synth 8-3332] Sequential element (\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[8] ) is unused and will be removed from module floating_point_v7_1_1_viv.
INFO: [Synth 8-3886] merging instance '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0] ' (FDE) to '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1] '
INFO: [Synth 8-3886] merging instance '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1] ' (FDE) to '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2] '
INFO: [Synth 8-3886] merging instance '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2] ' (FDE) to '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3] '
INFO: [Synth 8-3886] merging instance '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3] ' (FDE) to '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[4] '
INFO: [Synth 8-3886] merging instance '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[4] ' (FDE) to '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[5] '
INFO: [Synth 8-3886] merging instance '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[5] ' (FDE) to '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6] '
INFO: [Synth 8-3886] merging instance '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6] ' (FDE) to '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] '
INFO: [Synth 8-3886] merging instance '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[8] ' (FDE) to '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] '
INFO: [Synth 8-3886] merging instance '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[10] ' (FDE) to '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] '
INFO: [Synth 8-3886] merging instance '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[9] ' (FDE) to '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5] '
INFO: [Synth 8-3886] merging instance '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[11] ' (FDE) to '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5] '
INFO: [Synth 8-3886] merging instance '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] ' (FDE) to '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1] '
INFO: [Synth 8-3886] merging instance '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1] ' (FDE) to '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2] '
INFO: [Synth 8-3886] merging instance '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2] ' (FDE) to '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3] '
INFO: [Synth 8-3886] merging instance '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3] ' (FDE) to '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4] '
INFO: [Synth 8-3886] merging instance '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4] ' (FDE) to '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5] '
INFO: [Synth 8-3886] merging instance '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5] ' (FDE) to '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6] '
INFO: [Synth 8-3886] merging instance '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] ' (FDE) to '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3886] merging instance '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] ' (FDE) to '\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mult/design_2_i /floating_point_0/U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6] )
INFO: [Synth 8-3332] Sequential element (\MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[11] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[10] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[9] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[8] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[1] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/R_AND_R/LOGIC.R_AND_R/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[0] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[5] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[4] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6] ) is unused and will be removed from module floating_point_v7_1_1_viv__parameterized1.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 612.348 ; gain = 441.316
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 612.348 ; gain = 441.316

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:41 . Memory (MB): peak = 659.930 ; gain = 488.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 675.719 ; gain = 504.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:01:44 . Memory (MB): peak = 686.102 ; gain = 515.070
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:33 ; elapsed = 00:01:44 . Memory (MB): peak = 686.102 ; gain = 515.070

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:33 ; elapsed = 00:01:44 . Memory (MB): peak = 686.102 ; gain = 515.070
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] is being inverted and renamed to ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_inv.
INFO: [Synth 8-5365] Flop ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] is being inverted and renamed to ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_inv.
INFO: [Synth 8-5365] Flop ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] is being inverted and renamed to ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:01:45 . Memory (MB): peak = 686.102 ; gain = 515.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:01:45 . Memory (MB): peak = 686.102 ; gain = 515.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 686.102 ; gain = 515.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 686.102 ; gain = 515.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 686.102 ; gain = 515.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 686.102 ; gain = 515.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    23|
|3     |DSP48E1   |     3|
|4     |DSP48E1_1 |     3|
|5     |DSP48E1_2 |     1|
|6     |DSP48E1_3 |     1|
|7     |LUT1      |    70|
|8     |LUT2      |    69|
|9     |LUT3      |   545|
|10    |LUT4      |   218|
|11    |LUT5      |   207|
|12    |LUT6      |   132|
|13    |MUXCY     |   224|
|14    |MUXF7     |     3|
|15    |SRL16E    |    55|
|16    |XORCY     |    94|
|17    |FDE       |    41|
|18    |FDRE      |  1660|
|19    |IBUF      |     2|
|20    |OBUF      |    16|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 686.102 ; gain = 515.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:01:19 . Memory (MB): peak = 686.102 ; gain = 229.594
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:01:46 . Memory (MB): peak = 686.102 ; gain = 515.070
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 392 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 63 instances
  FDE => FDRE: 41 instances

INFO: [Common 17-83] Releasing license: Synthesis
1020 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:45 . Memory (MB): peak = 686.102 ; gain = 469.574
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 686.102 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 20:29:44 2017...
