# compile vhdl design source files
vhdl xil_defaultlib  "../../../arbiter_behavioral_2cons_highPri.srcs/sources_1/new/arbiter_behavioral_2cons_highPri.vhd"
vhdl xil_defaultlib  "../../../arbiter_behavioral_2cons_highPri_tb.vhd"

# Do not sort compile order
nosort
