Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Aug 30 16:41:00 2024
| Host         : DESKTOP-TITUVCT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file up_down_counter_timing_summary_routed.rpt -pb up_down_counter_timing_summary_routed.pb -rpx up_down_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : up_down_counter
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_div_inst/counter_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   39          inf        0.000                      0                   39           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.083ns  (logic 4.165ns (58.801%)  route 2.918ns (41.199%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  count_reg[3]/Q
                         net (fo=2, routed)           2.918     3.396    count_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.687     7.083 r  count_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.083    count[3]
    D18                                                               r  count[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.939ns  (logic 4.003ns (57.695%)  route 2.936ns (42.305%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  count_reg[2]/Q
                         net (fo=3, routed)           2.936     3.454    count_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485     6.939 r  count_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.939    count[2]
    G14                                                               r  count[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.080ns  (logic 4.188ns (68.887%)  route 1.892ns (31.113%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  count_reg[1]/Q
                         net (fo=4, routed)           1.892     2.370    count_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.710     6.080 r  count_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.080    count[1]
    M15                                                               r  count[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.941ns  (logic 4.049ns (68.152%)  route 1.892ns (31.848%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  count_reg[0]/Q
                         net (fo=5, routed)           1.892     2.410    count_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     5.941 r  count_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.941    count[0]
    M14                                                               r  count[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.710ns  (logic 1.459ns (39.327%)  route 2.251ns (60.673%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.251     3.710    reset_IBUF
    SLICE_X42Y60         FDCE                                         f  count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.710ns  (logic 1.459ns (39.327%)  route 2.251ns (60.673%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.251     3.710    reset_IBUF
    SLICE_X42Y60         FDCE                                         f  count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.710ns  (logic 1.459ns (39.327%)  route 2.251ns (60.673%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.251     3.710    reset_IBUF
    SLICE_X42Y60         FDCE                                         f  count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.710ns  (logic 1.459ns (39.327%)  route 2.251ns (60.673%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.251     3.710    reset_IBUF
    SLICE_X42Y60         FDCE                                         f  count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dir
                            (input port)
  Destination:            count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.998ns  (logic 1.602ns (53.445%)  route 1.396ns (46.555%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  dir (IN)
                         net (fo=0)                   0.000     0.000    dir
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  dir_IBUF_inst/O
                         net (fo=3, routed)           1.396     2.848    dir_IBUF
    SLICE_X42Y60         LUT3 (Prop_lut3_I0_O)        0.150     2.998 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.998    p_0_in[1]
    SLICE_X42Y60         FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dir
                            (input port)
  Destination:            count_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.900ns  (logic 1.602ns (55.256%)  route 1.298ns (44.744%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  dir (IN)
                         net (fo=0)                   0.000     0.000    dir
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  dir_IBUF_inst/O
                         net (fo=3, routed)           1.298     2.750    dir_IBUF
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.150     2.900 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.900    p_0_in[3]
    SLICE_X42Y60         FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_inst/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE                         0.000     0.000 r  clk_div_inst/counter_reg[11]/C
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_inst/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    clk_div_inst/counter_reg_n_0_[11]
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  clk_div_inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    clk_div_inst/counter_reg[8]_i_1_n_4
    SLICE_X43Y56         FDRE                                         r  clk_div_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_inst/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE                         0.000     0.000 r  clk_div_inst/counter_reg[15]/C
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_inst/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    clk_div_inst/counter_reg_n_0_[15]
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  clk_div_inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    clk_div_inst/counter_reg[12]_i_1_n_4
    SLICE_X43Y57         FDRE                                         r  clk_div_inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_inst/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE                         0.000     0.000 r  clk_div_inst/counter_reg[19]/C
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_inst/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     0.249    clk_div_inst/counter_reg_n_0_[19]
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  clk_div_inst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    clk_div_inst/counter_reg[16]_i_1_n_4
    SLICE_X43Y58         FDRE                                         r  clk_div_inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_inst/counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE                         0.000     0.000 r  clk_div_inst/counter_reg[23]/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_inst/counter_reg[23]/Q
                         net (fo=1, routed)           0.108     0.249    clk_div_inst/counter_reg_n_0_[23]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  clk_div_inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    clk_div_inst/counter_reg[20]_i_1_n_4
    SLICE_X43Y59         FDRE                                         r  clk_div_inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_inst/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE                         0.000     0.000 r  clk_div_inst/counter_reg[3]/C
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_inst/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    clk_div_inst/counter_reg_n_0_[3]
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  clk_div_inst/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    clk_div_inst/counter_reg[0]_i_1_n_4
    SLICE_X43Y54         FDRE                                         r  clk_div_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_inst/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE                         0.000     0.000 r  clk_div_inst/counter_reg[7]/C
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_inst/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    clk_div_inst/counter_reg_n_0_[7]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  clk_div_inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    clk_div_inst/counter_reg[4]_i_1_n_4
    SLICE_X43Y55         FDRE                                         r  clk_div_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_inst/counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE                         0.000     0.000 r  clk_div_inst/counter_reg[12]/C
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_inst/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    clk_div_inst/counter_reg_n_0_[12]
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  clk_div_inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    clk_div_inst/counter_reg[12]_i_1_n_7
    SLICE_X43Y57         FDRE                                         r  clk_div_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_inst/counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE                         0.000     0.000 r  clk_div_inst/counter_reg[16]/C
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_inst/counter_reg[16]/Q
                         net (fo=1, routed)           0.105     0.246    clk_div_inst/counter_reg_n_0_[16]
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  clk_div_inst/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    clk_div_inst/counter_reg[16]_i_1_n_7
    SLICE_X43Y58         FDRE                                         r  clk_div_inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_inst/counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE                         0.000     0.000 r  clk_div_inst/counter_reg[20]/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_inst/counter_reg[20]/Q
                         net (fo=1, routed)           0.105     0.246    clk_div_inst/counter_reg_n_0_[20]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  clk_div_inst/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    clk_div_inst/counter_reg[20]_i_1_n_7
    SLICE_X43Y59         FDRE                                         r  clk_div_inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/counter_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_inst/counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE                         0.000     0.000 r  clk_div_inst/counter_reg[24]/C
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_inst/counter_reg[24]/Q
                         net (fo=1, routed)           0.105     0.246    clk_div_inst/counter_reg_n_0_[24]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  clk_div_inst/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    clk_div_inst/counter_reg[24]_i_1_n_7
    SLICE_X43Y60         FDRE                                         r  clk_div_inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------





