./bin/champsim --warmup_instructions=25000000 --simulation_instructions=25000000 ./traces/603.bwaves_s-1740B.champsimtrace.xz 

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./traces/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream Plus Stride Prefetcher 2 4
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 3642288 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 1 min 0 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7284434 heartbeat IPC: 2.74563 cumulative IPC: 2.74558 (Simulation time: 0 hr 2 min 5 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 2 min 45 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 23385919 heartbeat IPC: 0.621061 cumulative IPC: 0.35013 (Simulation time: 0 hr 4 min 49 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 51947427 heartbeat IPC: 0.350121 cumulative IPC: 0.350124 (Simulation time: 0 hr 7 min 37 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 80500341 heartbeat IPC: 0.350227 cumulative IPC: 0.350165 (Simulation time: 0 hr 9 min 44 sec) 
Finished CPU 0 instructions: 25000000 cycles: 71394853 cumulative IPC: 0.350165 (Simulation time: 0 hr 9 min 44 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.350165 instructions: 25000000 cycles: 71394853
cpu0_DTLB TOTAL     ACCESS:    7858467  HIT:    7829266  MISS:      29201
cpu0_DTLB LOAD      ACCESS:    7303020  HIT:    7278680  MISS:      24340
cpu0_DTLB RFO       ACCESS:     555447  HIT:     550586  MISS:       4861
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 73.7107 cycles
cpu0_ITLB TOTAL     ACCESS:    2203594  HIT:    2203594  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2203594  HIT:    2203594  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      29201  HIT:      21777  MISS:       7424
cpu0_STLB LOAD      ACCESS:      24340  HIT:      17106  MISS:       7234
cpu0_STLB RFO       ACCESS:       4861  HIT:       4671  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 253.74 cycles
cpu0_L1D TOTAL     ACCESS:    7902400  HIT:    7402148  MISS:     500252
cpu0_L1D LOAD      ACCESS:    6505908  HIT:    6018281  MISS:     487627
cpu0_L1D RFO       ACCESS:    1389068  HIT:    1376887  MISS:      12181
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6980  MISS:        444
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 1159.74 cycles
cpu0_L2C TOTAL     ACCESS:     774692  HIT:     285205  MISS:     489487
cpu0_L2C LOAD      ACCESS:     487627  HIT:      24530  MISS:     463097
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181
cpu0_L2C PREFETCH  ACCESS:     262073  HIT:     247883  MISS:      14190
cpu0_L2C WRITEBACK ACCESS:      12367  HIT:      12367  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        444  HIT:        425  MISS:         19
cpu0_L2C PREFETCH  REQUESTED:     286814  ISSUED:     271973  USEFUL:      13261  USELESS:        919
cpu0_L2C AVERAGE MISS LATENCY: 1210.46 cycles
LLC TOTAL     ACCESS:     504080  HIT:      14750  MISS:     489330
LLC LOAD      ACCESS:     463097  HIT:        206  MISS:     462891
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181
LLC PREFETCH  ACCESS:      16621  HIT:       2382  MISS:      14239
LLC WRITEBACK ACCESS:      12162  HIT:      12159  MISS:          3
LLC TRANSLATION ACCESS:         19  HIT:          3  MISS:         16
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1199.38 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         20  ROW_BUFFER_MISS:     489307
 DBUS AVG_CONGESTED_CYCLE:    3.99971
 WQ ROW_BUFFER_HIT:       2853  ROW_BUFFER_MISS:       9480  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 291.174
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.3696
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
