============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.15-s090_1
  Generated on:           Oct 29 2023  05:17:55 pm
  Module:                 fir
  Operating conditions:   ss_100C_1v60 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2835 ps) Setup Check with Pin delay_step4/q_reg[3]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) delay_step3/q_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) delay_step4/q_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     286                  
       Uncertainty:-    1000                  
     Required Time:=    3714                  
      Launch Clock:-       0                  
         Data Path:-     878                  
             Slack:=    2835                  

#-----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  delay_step3/q_reg[3]/CLK -       -      R     (arrival)                    20    -     0     0       0    (-,-) 
  delay_step3/q_reg[3]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      3 10.5   112   598     598    (-,-) 
  delay_step4/g7__3680/Y   -       B_N->Y F     sky130_fd_sc_hd__nor2b_1      1  2.9    66   280     878    (-,-) 
  delay_step4/q_reg[3]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0     878    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 2: MET (2844 ps) Setup Check with Pin delay_step2/q_reg[1]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) delay_step1/q_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) delay_step2/q_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     286                  
       Uncertainty:-    1000                  
     Required Time:=    3714                  
      Launch Clock:-       0                  
         Data Path:-     870                  
             Slack:=    2844                  

#-----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  delay_step1/q_reg[1]/CLK -       -      R     (arrival)                    20    -     0     0       0    (-,-) 
  delay_step1/q_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      2  9.7   105   592     592    (-,-) 
  delay_step2/g9__5107/Y   -       B_N->Y F     sky130_fd_sc_hd__nor2b_1      1  2.9    66   277     870    (-,-) 
  delay_step2/q_reg[1]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0     870    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 3: MET (2844 ps) Setup Check with Pin delay_step2/q_reg[0]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) delay_step1/q_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) delay_step2/q_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     286                  
       Uncertainty:-    1000                  
     Required Time:=    3714                  
      Launch Clock:-       0                  
         Data Path:-     870                  
             Slack:=    2844                  

#-----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  delay_step1/q_reg[0]/CLK -       -      R     (arrival)                    20    -     0     0       0    (-,-) 
  delay_step1/q_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      2  9.7   105   592     592    (-,-) 
  delay_step2/g8__2398/Y   -       B_N->Y F     sky130_fd_sc_hd__nor2b_1      1  2.9    66   277     870    (-,-) 
  delay_step2/q_reg[0]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0     870    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 4: MET (2844 ps) Setup Check with Pin delay_step2/q_reg[2]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) delay_step1/q_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) delay_step2/q_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     286                  
       Uncertainty:-    1000                  
     Required Time:=    3714                  
      Launch Clock:-       0                  
         Data Path:-     870                  
             Slack:=    2844                  

#-----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  delay_step1/q_reg[2]/CLK -       -      R     (arrival)                    20    -     0     0       0    (-,-) 
  delay_step1/q_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      2  9.7   105   592     592    (-,-) 
  delay_step2/g10__6260/Y  -       B_N->Y F     sky130_fd_sc_hd__nor2b_1      1  2.9    66   277     870    (-,-) 
  delay_step2/q_reg[2]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0     870    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 5: MET (2844 ps) Setup Check with Pin delay_step2/q_reg[3]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) delay_step1/q_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) delay_step2/q_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     286                  
       Uncertainty:-    1000                  
     Required Time:=    3714                  
      Launch Clock:-       0                  
         Data Path:-     870                  
             Slack:=    2844                  

#-----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  delay_step1/q_reg[3]/CLK -       -      R     (arrival)                    20    -     0     0       0    (-,-) 
  delay_step1/q_reg[3]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      2  9.7   105   592     592    (-,-) 
  delay_step2/g7__5477/Y   -       B_N->Y F     sky130_fd_sc_hd__nor2b_1      1  2.9    66   277     870    (-,-) 
  delay_step2/q_reg[3]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0     870    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 6: MET (2844 ps) Setup Check with Pin delay_step1/q_reg[1]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) delay_step0/q_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) delay_step1/q_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     286                  
       Uncertainty:-    1000                  
     Required Time:=    3714                  
      Launch Clock:-       0                  
         Data Path:-     870                  
             Slack:=    2844                  

#-----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  delay_step0/q_reg[1]/CLK -       -      R     (arrival)                    20    -     0     0       0    (-,-) 
  delay_step0/q_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      2  9.7   105   592     592    (-,-) 
  delay_step1/g9__7410/Y   -       B_N->Y F     sky130_fd_sc_hd__nor2b_1      1  2.9    66   277     870    (-,-) 
  delay_step1/q_reg[1]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0     870    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 7: MET (2844 ps) Setup Check with Pin delay_step1/q_reg[2]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) delay_step0/q_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) delay_step1/q_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     286                  
       Uncertainty:-    1000                  
     Required Time:=    3714                  
      Launch Clock:-       0                  
         Data Path:-     870                  
             Slack:=    2844                  

#-----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  delay_step0/q_reg[2]/CLK -       -      R     (arrival)                    20    -     0     0       0    (-,-) 
  delay_step0/q_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      2  9.7   105   592     592    (-,-) 
  delay_step1/g10__6417/Y  -       B_N->Y F     sky130_fd_sc_hd__nor2b_1      1  2.9    66   277     870    (-,-) 
  delay_step1/q_reg[2]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0     870    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 8: MET (2845 ps) Setup Check with Pin delay_step3/q_reg[1]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) delay_step2/q_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) delay_step3/q_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     286                  
       Uncertainty:-    1000                  
     Required Time:=    3714                  
      Launch Clock:-       0                  
         Data Path:-     869                  
             Slack:=    2845                  

#-----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  delay_step2/q_reg[1]/CLK -       -      R     (arrival)                    20    -     0     0       0    (-,-) 
  delay_step2/q_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      3  9.6   104   592     592    (-,-) 
  delay_step3/g9__5526/Y   -       B_N->Y F     sky130_fd_sc_hd__nor2b_1      1  2.9    66   277     869    (-,-) 
  delay_step3/q_reg[1]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0     869    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 9: MET (2845 ps) Setup Check with Pin delay_step1/q_reg[0]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) delay_step0/q_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) delay_step1/q_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     286                  
       Uncertainty:-    1000                  
     Required Time:=    3714                  
      Launch Clock:-       0                  
         Data Path:-     869                  
             Slack:=    2845                  

#-----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  delay_step0/q_reg[0]/CLK -       -      R     (arrival)                    20    -     0     0       0    (-,-) 
  delay_step0/q_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      3  9.6   104   592     592    (-,-) 
  delay_step1/g8__1666/Y   -       B_N->Y F     sky130_fd_sc_hd__nor2b_1      1  2.9    66   277     869    (-,-) 
  delay_step1/q_reg[0]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0     869    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 10: MET (2852 ps) Setup Check with Pin delay_step4/q_reg[0]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) delay_step3/q_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) delay_step4/q_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     286                  
       Uncertainty:-    1000                  
     Required Time:=    3714                  
      Launch Clock:-       0                  
         Data Path:-     862                  
             Slack:=    2852                  

#-----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  delay_step3/q_reg[0]/CLK -       -      R     (arrival)                    20    -     0     0       0    (-,-) 
  delay_step3/q_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      2  9.0   100   588     588    (-,-) 
  delay_step4/g8__1617/Y   -       B_N->Y F     sky130_fd_sc_hd__nor2b_1      1  2.9    66   275     862    (-,-) 
  delay_step4/q_reg[0]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0     862    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 11: MET (2857 ps) Setup Check with Pin delay_step4/q_reg[2]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) delay_step3/q_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) delay_step4/q_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     286                  
       Uncertainty:-    1000                  
     Required Time:=    3714                  
      Launch Clock:-       0                  
         Data Path:-     857                  
             Slack:=    2857                  

#-----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  delay_step3/q_reg[2]/CLK -       -      R     (arrival)                    20    -     0     0       0    (-,-) 
  delay_step3/q_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      3  8.5    96   584     584    (-,-) 
  delay_step4/g10__1705/Y  -       B_N->Y F     sky130_fd_sc_hd__nor2b_1      1  2.9    66   273     857    (-,-) 
  delay_step4/q_reg[2]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0     857    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 12: MET (2858 ps) Setup Check with Pin delay_step3/q_reg[0]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) delay_step2/q_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) delay_step3/q_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     286                  
       Uncertainty:-    1000                  
     Required Time:=    3714                  
      Launch Clock:-       0                  
         Data Path:-     856                  
             Slack:=    2858                  

#-----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  delay_step2/q_reg[0]/CLK -       -      R     (arrival)                    20    -     0     0       0    (-,-) 
  delay_step2/q_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      3  8.4    95   583     583    (-,-) 
  delay_step3/g8__8428/Y   -       B_N->Y F     sky130_fd_sc_hd__nor2b_1      1  2.9    66   272     856    (-,-) 
  delay_step3/q_reg[0]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0     856    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 13: MET (2867 ps) Setup Check with Pin delay_step3/q_reg[3]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) delay_step2/q_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) delay_step3/q_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     286                  
       Uncertainty:-    1000                  
     Required Time:=    3714                  
      Launch Clock:-       0                  
         Data Path:-     847                  
             Slack:=    2867                  

#-----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  delay_step2/q_reg[3]/CLK -       -      R     (arrival)                    20    -     0     0       0    (-,-) 
  delay_step2/q_reg[3]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      2  7.6    89   578     578    (-,-) 
  delay_step3/g7__4319/Y   -       B_N->Y F     sky130_fd_sc_hd__nor2b_1      1  2.9    66   269     847    (-,-) 
  delay_step3/q_reg[3]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0     847    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 14: MET (2867 ps) Setup Check with Pin delay_step1/q_reg[3]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) delay_step0/q_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) delay_step1/q_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     286                  
       Uncertainty:-    1000                  
     Required Time:=    3714                  
      Launch Clock:-       0                  
         Data Path:-     847                  
             Slack:=    2867                  

#-----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  delay_step0/q_reg[3]/CLK -       -      R     (arrival)                    20    -     0     0       0    (-,-) 
  delay_step0/q_reg[3]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      2  7.6    89   578     578    (-,-) 
  delay_step1/g7__2346/Y   -       B_N->Y F     sky130_fd_sc_hd__nor2b_1      1  2.9    66   269     847    (-,-) 
  delay_step1/q_reg[3]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0     847    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 15: MET (2883 ps) Setup Check with Pin delay_step4/q_reg[1]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) delay_step3/q_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) delay_step4/q_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     286                  
       Uncertainty:-    1000                  
     Required Time:=    3714                  
      Launch Clock:-       0                  
         Data Path:-     831                  
             Slack:=    2883                  

#-----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  delay_step3/q_reg[1]/CLK -       -      R     (arrival)                    20    -     0     0       0    (-,-) 
  delay_step3/q_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      2  6.1    77   568     568    (-,-) 
  delay_step4/g9__2802/Y   -       B_N->Y F     sky130_fd_sc_hd__nor2b_1      1  2.9    66   263     831    (-,-) 
  delay_step4/q_reg[1]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0     831    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 16: MET (2883 ps) Setup Check with Pin delay_step3/q_reg[2]/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) delay_step2/q_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) delay_step3/q_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     286                  
       Uncertainty:-    1000                  
     Required Time:=    3714                  
      Launch Clock:-       0                  
         Data Path:-     831                  
             Slack:=    2883                  

#-----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  delay_step2/q_reg[2]/CLK -       -      R     (arrival)                    20    -     0     0       0    (-,-) 
  delay_step2/q_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfxtp_1      2  6.1    77   568     568    (-,-) 
  delay_step3/g10__6783/Y  -       B_N->Y F     sky130_fd_sc_hd__nor2b_1      1  2.9    66   263     831    (-,-) 
  delay_step3/q_reg[2]/D   -       -      F     sky130_fd_sc_hd__dfxtp_1      1    -     -     0     831    (-,-) 
#-----------------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.


