
Efinity Interface Designer Report
Version: 2025.1.110.2.15
Date: 2025-07-25 18:42

Copyright (C) 2013 - 2025 Efinix Inc. All rights reserved.

Device: T120F576
Project: testing_PLLs

Package: 576-ball FBGA (final)
Timing Model: C3 (final)
Configuration Mode: active (x1)

---------- Table of Contents (begin) ----------
   1. Periphery Usage Summary
   2. Generated Output Files
   3. I/O Banks Summary
   4. Global Connection Summary
   5. Clock Region Usage Summary
   6. Dual-Function Configuration Pin Usage
   7. GPIO Usage Summary
   8. PLL Usage Summary
   9. LVDS Rx Usage Summary
   10. LVDS Tx Usage Summary
   11. MIPI Rx Usage Summary
   12. MIPI Tx Usage Summary
   13. Clock Mux Usage Summary
   14. Configuration Control Usage Summary
   15. JTAG Usage Summary
   16. DDR Usage Summary
---------- Table of Contents (end) ------------

---------- 1. Periphery Usage Summary (begin) ----------
clkmux: 2 / 2 (100.0%)
control: 0 / 1 (0.0%)
ddr: 0 / 1 (0.0%)
gpio: 3 / 70 (4.29%)
jtag: 1 / 4 (25.0%)
lvds_bg: 0 / 6 (0.0%)
lvds_rx: 0 / 52 (0.0%)
lvds_tx: 0 / 52 (0.0%)
mipi_rx: 0 / 3 (0.0%)
mipi_tx: 0 / 3 (0.0%)
pll: 3 / 8 (37.5%)
---------- Periphery Usage Summary (end) ----------

---------- 2. Generated Output Files (begin) ----------
Interface Configuration: testing_PLLs.interface.csv
Peripheral Block Configuration: testing_PLLs.lpf
Pinout Report: testing_PLLs.pinout.rpt
Pinout CSV: testing_PLLs.pinout.csv
Timing Report: testing_PLLs.pt_timing.rpt
Timing SDC Template: testing_PLLs.pt.sdc
Verilog Template: testing_PLLs_template.v
Option Register File: testing_PLLs_or.ini
---------- Generated Output Files (end) ----------

---------- 3. I/O Banks Summary (begin) ----------

+-------------+-------------+
|   I/O Bank  | I/O Voltage |
+-------------+-------------+
|      1A     |    3.3 V    |
|    1B_1C    |    3.3 V    |
| 1D_1E_1F_1G |    3.3 V    |
|      2A     |    3.3 V    |
|      2B     |    3.3 V    |
|      2C     |    3.3 V    |
|      2D     |    3.3 V    |
|      2E     |    3.3 V    |
|      2F     |    3.3 V    |
|      3A     |    1.2 V    |
|      3B     |    1.2 V    |
|      3C     |    1.2 V    |
|   3D_TR_BR  |    3.3 V    |
|      4A     |    3.3 V    |
|      4B     |    3.3 V    |
|      4C     |    3.3 V    |
|      4D     |    3.3 V    |
|      4E     |    3.3 V    |
|      4F     |    3.3 V    |
|      BL     |    1.2 V    |
|      TL     |    1.2 V    |
+-------------+-------------+

---------- I/O Banks Summary (end) ----------

---------- 4. Global Connection Summary (begin) ----------

+----------+-----------------+------+
| Pin Name |     Resource    | Type |
+----------+-----------------+------+
|   clk    | PLL_BR2.CLKOUT0 | GCLK |
|  clk_0   | PLL_BR0.CLKOUT0 | GCLK |
|  clk_1   | PLL_BR1.CLKOUT0 | GCLK |
+----------+-----------------+------+

---------- Global Connection Summary (end) ----------

---------- 5. Clock Region Usage Summary (begin) ----------

+--------------+----------------+
| Clock Region | Used/Available |
+--------------+----------------+
|      B       |      0/16      |
|      L0      |      0/4       |
|      L1      |      0/4       |
|      L2      |      0/4       |
|      L3      |      0/4       |
|      L4      |      0/4       |
|      L7      |      0/4       |
|      R0      |      0/4       |
|      R2      |      0/4       |
|      R3      |      0/4       |
|      R4      |      0/4       |
|      R5      |      0/4       |
|      R6      |      0/4       |
|      R7      |      0/4       |
|      T       |      0/16      |
+--------------+----------------+

---------- Clock Region Usage Summary (end) ----------

---------- 6. Dual-Function Configuration Pin Usage (begin) ----------

No instance using dual-function configuration pin.

---------- Dual-Function Configuration Pin Usage (end) ----------

---------- 7. GPIO Usage Summary (begin) ----------

Global Unused Setting: input with weak pullup

+---------------+-----------+-------+----------+--------------+----------+----------------------+------------------+-------------+
| Instance Name |  Resource |  Mode | Register | Clock Region | I/O Bank |     I/O Standard     |     Pad Name     | Package Pin |
+---------------+-----------+-------+----------+--------------+----------+----------------------+------------------+-------------+
|      clk0     | GPIOR_186 | input |          |              | 3D_TR_BR | 3.3 V LVTTL / LVCMOS | GPIOR_186_PLLIN0 |     AA8     |
|      clk1     | GPIOR_187 | input |          |              | 3D_TR_BR | 3.3 V LVTTL / LVCMOS | GPIOR_187_PLLIN1 |     AA9     |
|     clk__     | GPIOR_188 | input |          |              | 3D_TR_BR | 3.3 V LVTTL / LVCMOS | GPIOR_188_PLLIN2 |     AB8     |
+---------------+-----------+-------+----------+--------------+----------+----------------------+------------------+-------------+


Input GPIO Configuration:
=========================

+---------------+-----------+---------------------+-----------------+--------------+-----------------+------+
| Instance Name | Input Pin | Alternate Input Pin | Input Clock Pin | Pull Up/Down | Schmitt Trigger | DDIO |
+---------------+-----------+---------------------+-----------------+--------------+-----------------+------+
|      clk0     |           |        clk_0_       |                 |     none     |     Disable     | none |
|      clk1     |           |        clk_1_       |                 |     none     |     Disable     | none |
|     clk__     |           |        clk__        |                 |     none     |     Disable     | none |
+---------------+-----------+---------------------+-----------------+--------------+-----------------+------+

---------- GPIO Usage Summary (end) ----------

---------- 8. PLL Usage Summary (begin) ----------

+---------------+----------+--------------+--------------+-----------------+---------------+----------------+---------+---------+---------+
| Instance Name | Resource | Clock Region | Clock Source | Reference Clock | Feedback Mode | Feedback Clock | Clkout0 | Clkout1 | Clkout2 |
+---------------+----------+--------------+--------------+-----------------+---------------+----------------+---------+---------+---------+
|   pll_inst1   | PLL_BR0  |              |   external   |      clk_0_     |    internal   |                |  clk_0  |         |         |
|   pll_inst2   | PLL_BR1  |              |   external   |      clk_1_     |    internal   |                |  clk_1  |         |         |
|   pll_inst3   | PLL_BR2  |              |   external   |      clk__      |    internal   |                |   clk   |         |         |
+---------------+----------+--------------+--------------+-----------------+---------------+----------------+---------+---------+---------+

***** PLL 0 *****

Instance Name                 : pll_inst1
Resource                      : PLL_BR0
Clock Source                  : external
Reference Clock Resource      : GPIOR_186
Reference Clock               : clk_0_
Feedback Mode                 : internal

Reference Clock Frequency     : 10.0000 MHz
Reference Clock Period        : 100.0000 ns
Multiplier (M)                : 160
Pre-Divider (N)               : 1
VCO Frequency                 : 1600.0000 MHz
Post-Divider (O)              : 2
PLL Frequency                 : 800.0000 MHz

Output Clock 0
Clock Pin Name                : clk_0
Output Divider                : 8
Output Phase Shift            : 0
Output Frequency              : 100.0000 MHz
Output Period                 : 10.000 ns

Frequency calculations:
	VCO = REFCLK * (M/N)
	    = 10.0000 MHz * (160/1)
	    = 1600.0000 MHz
	PLL = VCO / O
	    = 1600.0000 MHz / 2
	    = 800.0000 MHz

	CLKOUT0 = PLL / CLKOUT0_DIV
	        = 800.0000 MHz / 8
	        = 100.0000 MHz

SDC Constraints:
	create_clock -period 10.000 -name clk_0 [get_ports {clk_0}]

***** PLL 1 *****

Instance Name                 : pll_inst2
Resource                      : PLL_BR1
Clock Source                  : external
Reference Clock Resource      : GPIOR_187
Reference Clock               : clk_1_
Feedback Mode                 : internal

Reference Clock Frequency     : 10.0000 MHz
Reference Clock Period        : 100.0000 ns
Multiplier (M)                : 160
Pre-Divider (N)               : 1
VCO Frequency                 : 1600.0000 MHz
Post-Divider (O)              : 2
PLL Frequency                 : 800.0000 MHz

Output Clock 0
Clock Pin Name                : clk_1
Output Divider                : 16
Output Phase Shift            : 0
Output Frequency              : 50.0000 MHz
Output Period                 : 20.000 ns

Frequency calculations:
	VCO = REFCLK * (M/N)
	    = 10.0000 MHz * (160/1)
	    = 1600.0000 MHz
	PLL = VCO / O
	    = 1600.0000 MHz / 2
	    = 800.0000 MHz

	CLKOUT0 = PLL / CLKOUT0_DIV
	        = 800.0000 MHz / 16
	        = 50.0000 MHz

SDC Constraints:
	create_clock -period 20.000 -name clk_1 [get_ports {clk_1}]

***** PLL 2 *****

Instance Name                 : pll_inst3
Resource                      : PLL_BR2
Clock Source                  : external
Reference Clock Resource      : GPIOR_188
Reference Clock               : clk__
Feedback Mode                 : internal

Reference Clock Frequency     : 10.0000 MHz
Reference Clock Period        : 100.0000 ns
Multiplier (M)                : 80
Pre-Divider (N)               : 1
VCO Frequency                 : 800.0000 MHz
Post-Divider (O)              : 1
PLL Frequency                 : 800.0000 MHz

Output Clock 0
Clock Pin Name                : clk
Output Divider                : 8
Output Phase Shift            : 0
Output Frequency              : 100.0000 MHz
Output Period                 : 10.000 ns

Frequency calculations:
	VCO = REFCLK * (M/N)
	    = 10.0000 MHz * (80/1)
	    = 800.0000 MHz
	PLL = VCO / O
	    = 800.0000 MHz / 1
	    = 800.0000 MHz

	CLKOUT0 = PLL / CLKOUT0_DIV
	        = 800.0000 MHz / 8
	        = 100.0000 MHz

SDC Constraints:
	create_clock -period 10.000 -name clk [get_ports {clk}]

---------- PLL Usage Summary (end) ----------

---------- 9. LVDS Rx Usage Summary (begin) ----------

No LVDS Rx was configured

---------- LVDS Rx Usage Summary (end) ----------

---------- 10. LVDS Tx Usage Summary (begin) ----------

No LVDS Tx was configured

---------- LVDS Tx Usage Summary (end) ----------

---------- 11. MIPI Rx Usage Summary (begin) ----------

No MIPI Rx was configured

---------- MIPI Rx Usage Summary (end) ----------

---------- 12. MIPI Tx Usage Summary (begin) ----------

No MIPI Tx was configured

---------- MIPI Tx Usage Summary (end) ----------

---------- 13. Clock Mux Usage Summary (begin) ----------

+----------+-----------------+
| Resource | Output Assigned |
+----------+-----------------+
| CLKMUX_R |        3        |
+----------+-----------------+

Resource: CLKMUX_R

Clock mux assignment:

+-----------------+-----------+----------+---------+---------+---------+---------+---------+---------+---------+---------+
|  Input Resource | Clock Pin |  Status  | RCLK[0] | RCLK[1] | RCLK[2] | RCLK[3] | RCLK[4] | RCLK[5] | RCLK[6] | RCLK[7] |
+-----------------+-----------+----------+---------+---------+---------+---------+---------+---------+---------+---------+
|                 |           | Selected |         |         |  clk_1  |  clk_0  |         |   clk   |         |         |
|   GPIOR_181.IN  |           |          |    O    |         |         |         |         |         |         |         |
|   GPIOR_180.IN  |           |          |         |    O    |         |         |         |         |         |         |
|   GPIOR_179.IN  |           |          |         |         |    -    |         |         |         |         |         |
|   GPIOR_178.IN  |           |          |         |         |         |    -    |         |         |         |         |
|   GPIOR_177.IN  |           |          |         |         |         |         |    O    |         |         |         |
|   GPIOR_176.IN  |           |          |         |         |         |         |         |    -    |         |         |
|   GPIOR_175.IN  |           |          |         |         |         |         |         |         |    O    |         |
|   GPIOR_174.IN  |           |          |         |         |         |         |         |         |         |    O    |
| PLL_TR0.CLKOUT0 |           |          |    O    |         |         |         |         |         |    O    |         |
| PLL_TR0.CLKOUT1 |           |          |         |    O    |    -    |         |         |         |         |         |
| PLL_TR0.CLKOUT2 |           |          |         |    O    |    -    |         |         |         |         |         |
| PLL_TR1.CLKOUT0 |           |          |    O    |         |         |    -    |         |         |         |         |
| PLL_TR1.CLKOUT1 |           |          |         |         |         |         |    O    |    -    |         |         |
| PLL_TR1.CLKOUT2 |           |          |         |         |         |         |    O    |    -    |         |         |
| PLL_TR2.CLKOUT0 |           |          |    O    |         |         |         |         |         |         |    O    |
| PLL_TR2.CLKOUT1 |           |          |         |    O    |    -    |         |         |         |         |         |
| PLL_TR2.CLKOUT2 |           |          |         |    O    |    -    |         |         |         |         |         |
| PLL_BR0.CLKOUT0 |   clk_0   |  Routed  |         |         |         |    ^    |         |         |         |    O    |
| PLL_BR0.CLKOUT1 |           |          |         |         |         |         |    O    |    -    |         |         |
| PLL_BR0.CLKOUT2 |           |          |         |         |         |         |    O    |    -    |         |         |
| PLL_BR1.CLKOUT0 |   clk_1   |  Routed  |         |         |    ^    |         |         |         |    O    |         |
| PLL_BR1.CLKOUT1 |           |          |         |         |         |    -    |    O    |         |         |         |
| PLL_BR1.CLKOUT2 |           |          |         |         |         |    -    |    O    |         |         |         |
| PLL_BR2.CLKOUT0 |    clk    |  Routed  |         |         |         |         |         |    ^    |         |         |
| PLL_BR2.CLKOUT1 |           |          |         |    O    |         |         |         |         |    O    |         |
| PLL_BR2.CLKOUT2 |           |          |         |         |         |         |         |         |         |    O    |
+-----------------+-----------+----------+---------+---------+---------+---------+---------+---------+---------+---------+

*NOTE
 : No connection from input to mux output
O: Available input to mux output connection
^: Input assigned to mux output
-: Unavailable (used) input to mux output connection

---------- Clock Mux Usage Summary (end) ----------

---------- 14. Configuration Control Usage Summary (begin) ----------

No Configuration Control was configured

---------- Configuration Control Usage Summary (end) ----------

---------- 15. JTAG Usage Summary (begin) ----------

Instance Name                                     : bscan

Resource                                          : JTAG_USER1

Capture Pin Name                                  : bscan_CAPTURE
Gated Test Clock Pin Name                         : bscan_DRCK
Reset Pin Name                                    : bscan_RESET
Run Test Pin Name                                 : bscan_RUNTEST
User Instruction Active Pin Name                  : bscan_SEL
Shift Pin Name                                    : bscan_SHIFT
Test Clock Pin Name                               : bscan_TCK
Test Data Pin Name                                : bscan_TDI
Test Data Pin Name                                : bscan_TDO
Test Mode Select Pin Name                         : bscan_TMS
Update Pin Name                                   : bscan_UPDATE

---------- JTAG Usage Summary (end) ----------

---------- 16. DDR Usage Summary (begin) ----------

No DDR was configured

---------- DDR Usage Summary (end) ----------
