// Seed: 1719391791
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_4 = 1;
  always @(negedge -1) $clog2(0);
  ;
endmodule
module module_1 (
    id_1,
    id_2
);
  input logic [7:0] id_2;
  output wire id_1;
  assign id_1 = id_2[1 :-1];
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  logic id_4;
endmodule
module module_2 (
    input supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri id_3,
    output supply1 id_4,
    input tri id_5,
    input supply1 id_6,
    output uwire id_7
);
endmodule
module module_3 (
    input wor id_0,
    output wire id_1
    , id_6,
    input supply0 id_2,
    output supply1 id_3,
    output tri1 id_4
);
  logic id_7, id_8;
  logic id_9;
  module_2 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_4 = 0;
  logic id_10;
endmodule
