{"vcs1":{"timestamp_begin":1679775760.508288105, "rt":0.45, "ut":0.16, "st":0.12}}
{"vcselab":{"timestamp_begin":1679775761.014705019, "rt":0.39, "ut":0.21, "st":0.10}}
{"link":{"timestamp_begin":1679775761.455949274, "rt":0.21, "ut":0.08, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679775760.179309455}
{"VCS_COMP_START_TIME": 1679775760.179309455}
{"VCS_COMP_END_TIME": 1679775761.728767358}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv datapath.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 339032}}
{"stitch_vcselab": {"peak_mem": 230988}}
