<stg><name>relu.1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:0  %data_24_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_24_V_read)

]]></Node>
<StgValue><ssdm name="data_24_V_read_1"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:1  %data_23_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_23_V_read)

]]></Node>
<StgValue><ssdm name="data_23_V_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:2  %data_22_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_22_V_read)

]]></Node>
<StgValue><ssdm name="data_22_V_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:3  %data_21_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_21_V_read)

]]></Node>
<StgValue><ssdm name="data_21_V_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:4  %data_20_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_20_V_read)

]]></Node>
<StgValue><ssdm name="data_20_V_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:5  %data_19_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_19_V_read)

]]></Node>
<StgValue><ssdm name="data_19_V_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:6  %data_18_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_18_V_read)

]]></Node>
<StgValue><ssdm name="data_18_V_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:7  %data_17_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_17_V_read)

]]></Node>
<StgValue><ssdm name="data_17_V_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:8  %data_16_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_16_V_read)

]]></Node>
<StgValue><ssdm name="data_16_V_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:9  %data_15_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_15_V_read)

]]></Node>
<StgValue><ssdm name="data_15_V_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:10  %data_14_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_14_V_read)

]]></Node>
<StgValue><ssdm name="data_14_V_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:11  %data_13_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_13_V_read)

]]></Node>
<StgValue><ssdm name="data_13_V_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:12  %data_12_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_12_V_read)

]]></Node>
<StgValue><ssdm name="data_12_V_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:13  %data_11_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_11_V_read)

]]></Node>
<StgValue><ssdm name="data_11_V_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:14  %data_10_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_10_V_read)

]]></Node>
<StgValue><ssdm name="data_10_V_read_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:15  %data_9_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:16  %data_8_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:17  %data_7_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:18  %data_6_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:19  %data_5_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:20  %data_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:21  %data_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:22  %data_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:23  %data_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:24  %data_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_8:25  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_8:26  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_8:27  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str29, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:28  %icmp_ln1494 = icmp sgt i16 %data_0_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:29  %trunc_ln = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_0_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:30  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:31  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:32  %zext_ln415 = zext i1 %tmp_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="0"/>
<literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:33  %zext_ln415_1 = zext i1 %tmp_2 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="0"/>
<literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:34  %trunc_ln415_s = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_0_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_s"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:35  %add_ln415 = add i7 %zext_ln415, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="0"/>
<literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:36  %add_ln416 = add i6 %trunc_ln415_s, %zext_ln415_1

]]></Node>
<StgValue><ssdm name="add_ln416"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:37  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:38  %xor_ln416 = xor i1 %tmp_3, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:39  %and_ln416 = and i1 %tmp_1, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln416"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:40  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:41  %p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_0_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="and_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:42  %icmp_ln879 = icmp eq i4 %p_Result_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="and_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:43  %icmp_ln768 = icmp eq i4 %p_Result_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:44  %select_ln777 = select i1 %and_ln416, i1 %icmp_ln879, i1 %icmp_ln768

]]></Node>
<StgValue><ssdm name="select_ln777"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:45  %xor_ln785 = xor i1 %select_ln777, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:46  %or_ln340 = or i1 %tmp_4, %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:47  %select_ln340 = select i1 %or_ln340, i6 -1, i6 %add_ln416

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:48  %select_ln1494 = select i1 %icmp_ln1494, i6 %select_ln340, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:49  %zext_ln1494 = zext i6 %select_ln1494 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:50  %icmp_ln1494_1 = icmp sgt i16 %data_1_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:51  %trunc_ln708_s = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_1_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:52  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:53  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:54  %zext_ln415_2 = zext i1 %tmp_6 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_1" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:55  %zext_ln415_3 = zext i1 %tmp_6 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_3"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_1" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:56  %trunc_ln415_2 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_1_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:57  %add_ln415_1 = add i7 %zext_ln415_2, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="add_ln415_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_1" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:58  %add_ln416_1 = add i6 %trunc_ln415_2, %zext_ln415_3

]]></Node>
<StgValue><ssdm name="add_ln416_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:59  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:60  %xor_ln416_1 = xor i1 %tmp_7, true

]]></Node>
<StgValue><ssdm name="xor_ln416_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:61  %and_ln416_1 = and i1 %tmp_5, %xor_ln416_1

]]></Node>
<StgValue><ssdm name="and_ln416_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:62  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:63  %p_Result_11_1 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_1_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
<literal name="and_ln416_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:64  %icmp_ln879_1 = icmp eq i4 %p_Result_11_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
<literal name="and_ln416_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:65  %icmp_ln768_1 = icmp eq i4 %p_Result_11_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:66  %select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_1, i1 %icmp_ln768_1

]]></Node>
<StgValue><ssdm name="select_ln777_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:67  %xor_ln785_1 = xor i1 %select_ln777_1, true

]]></Node>
<StgValue><ssdm name="xor_ln785_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:68  %or_ln340_1 = or i1 %tmp_8, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:69  %select_ln340_1 = select i1 %or_ln340_1, i6 -1, i6 %add_ln416_1

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:70  %select_ln1494_1 = select i1 %icmp_ln1494_1, i6 %select_ln340_1, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:71  %zext_ln1494_1 = zext i6 %select_ln1494_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:72  %icmp_ln1494_2 = icmp sgt i16 %data_2_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:73  %trunc_ln708_1 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_2_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:74  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:75  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:76  %zext_ln415_4 = zext i1 %tmp_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_4"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_2" val="0"/>
<literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:77  %zext_ln415_5 = zext i1 %tmp_10 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_5"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_2" val="0"/>
<literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:78  %trunc_ln415_4 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_2_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_4"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:79  %add_ln415_2 = add i7 %zext_ln415_4, %trunc_ln708_1

]]></Node>
<StgValue><ssdm name="add_ln415_2"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_2" val="0"/>
<literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:80  %add_ln416_2 = add i6 %trunc_ln415_4, %zext_ln415_5

]]></Node>
<StgValue><ssdm name="add_ln416_2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:81  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:82  %xor_ln416_2 = xor i1 %tmp_11, true

]]></Node>
<StgValue><ssdm name="xor_ln416_2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:83  %and_ln416_2 = and i1 %tmp_9, %xor_ln416_2

]]></Node>
<StgValue><ssdm name="and_ln416_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:84  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:85  %p_Result_11_2 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_2_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
<literal name="and_ln416_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:86  %icmp_ln879_2 = icmp eq i4 %p_Result_11_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_2"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
<literal name="and_ln416_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:87  %icmp_ln768_2 = icmp eq i4 %p_Result_11_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_2"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:88  %select_ln777_2 = select i1 %and_ln416_2, i1 %icmp_ln879_2, i1 %icmp_ln768_2

]]></Node>
<StgValue><ssdm name="select_ln777_2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:89  %xor_ln785_2 = xor i1 %select_ln777_2, true

]]></Node>
<StgValue><ssdm name="xor_ln785_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:90  %or_ln340_2 = or i1 %tmp_12, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:91  %select_ln340_2 = select i1 %or_ln340_2, i6 -1, i6 %add_ln416_2

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:92  %select_ln1494_2 = select i1 %icmp_ln1494_2, i6 %select_ln340_2, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:93  %zext_ln1494_2 = zext i6 %select_ln1494_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_2"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:94  %icmp_ln1494_3 = icmp sgt i16 %data_3_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:95  %trunc_ln708_2 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_3_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:96  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:97  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:98  %zext_ln415_6 = zext i1 %tmp_14 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_6"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_3" val="0"/>
<literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:99  %zext_ln415_7 = zext i1 %tmp_14 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_7"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_3" val="0"/>
<literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:100  %trunc_ln415_6 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_3_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_6"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:101  %add_ln415_3 = add i7 %zext_ln415_6, %trunc_ln708_2

]]></Node>
<StgValue><ssdm name="add_ln415_3"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_3" val="0"/>
<literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:102  %add_ln416_3 = add i6 %trunc_ln415_6, %zext_ln415_7

]]></Node>
<StgValue><ssdm name="add_ln416_3"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:103  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:104  %xor_ln416_3 = xor i1 %tmp_15, true

]]></Node>
<StgValue><ssdm name="xor_ln416_3"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:105  %and_ln416_3 = and i1 %tmp_13, %xor_ln416_3

]]></Node>
<StgValue><ssdm name="and_ln416_3"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:106  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:107  %p_Result_11_3 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_3_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_3"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
<literal name="and_ln416_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:108  %icmp_ln879_3 = icmp eq i4 %p_Result_11_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_3"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
<literal name="and_ln416_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:109  %icmp_ln768_3 = icmp eq i4 %p_Result_11_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_3"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:110  %select_ln777_3 = select i1 %and_ln416_3, i1 %icmp_ln879_3, i1 %icmp_ln768_3

]]></Node>
<StgValue><ssdm name="select_ln777_3"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:111  %xor_ln785_3 = xor i1 %select_ln777_3, true

]]></Node>
<StgValue><ssdm name="xor_ln785_3"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:112  %or_ln340_3 = or i1 %tmp_16, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:113  %select_ln340_3 = select i1 %or_ln340_3, i6 -1, i6 %add_ln416_3

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:114  %select_ln1494_3 = select i1 %icmp_ln1494_3, i6 %select_ln340_3, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_3"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:115  %zext_ln1494_3 = zext i6 %select_ln1494_3 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_3"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:116  %icmp_ln1494_4 = icmp sgt i16 %data_4_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_4"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:117  %trunc_ln708_3 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_4_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:118  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_4_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:119  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_4_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:120  %zext_ln415_8 = zext i1 %tmp_18 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_8"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_4" val="0"/>
<literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:121  %zext_ln415_9 = zext i1 %tmp_18 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_9"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_4" val="0"/>
<literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:122  %trunc_ln415_8 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_4_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_8"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:123  %add_ln415_4 = add i7 %zext_ln415_8, %trunc_ln708_3

]]></Node>
<StgValue><ssdm name="add_ln415_4"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_4" val="0"/>
<literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:124  %add_ln416_4 = add i6 %trunc_ln415_8, %zext_ln415_9

]]></Node>
<StgValue><ssdm name="add_ln416_4"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:125  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_4, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:126  %xor_ln416_4 = xor i1 %tmp_19, true

]]></Node>
<StgValue><ssdm name="xor_ln416_4"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:127  %and_ln416_4 = and i1 %tmp_17, %xor_ln416_4

]]></Node>
<StgValue><ssdm name="and_ln416_4"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:128  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_4, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:129  %p_Result_11_4 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_4_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_4"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
<literal name="and_ln416_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:130  %icmp_ln879_4 = icmp eq i4 %p_Result_11_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_4"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
<literal name="and_ln416_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:131  %icmp_ln768_4 = icmp eq i4 %p_Result_11_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_4"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:132  %select_ln777_4 = select i1 %and_ln416_4, i1 %icmp_ln879_4, i1 %icmp_ln768_4

]]></Node>
<StgValue><ssdm name="select_ln777_4"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:133  %xor_ln785_4 = xor i1 %select_ln777_4, true

]]></Node>
<StgValue><ssdm name="xor_ln785_4"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:134  %or_ln340_4 = or i1 %tmp_20, %xor_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln340_4"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:135  %select_ln340_4 = select i1 %or_ln340_4, i6 -1, i6 %add_ln416_4

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:136  %select_ln1494_4 = select i1 %icmp_ln1494_4, i6 %select_ln340_4, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_4"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:137  %zext_ln1494_4 = zext i6 %select_ln1494_4 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_4"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:138  %icmp_ln1494_5 = icmp sgt i16 %data_5_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_5"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:139  %trunc_ln708_4 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_5_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:140  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_5_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:141  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_5_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:142  %zext_ln415_10 = zext i1 %tmp_22 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_10"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_5" val="0"/>
<literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:143  %zext_ln415_11 = zext i1 %tmp_22 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_11"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_5" val="0"/>
<literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:144  %trunc_ln415_1 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_5_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_1"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:145  %add_ln415_5 = add i7 %zext_ln415_10, %trunc_ln708_4

]]></Node>
<StgValue><ssdm name="add_ln415_5"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_5" val="0"/>
<literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:146  %add_ln416_5 = add i6 %trunc_ln415_1, %zext_ln415_11

]]></Node>
<StgValue><ssdm name="add_ln416_5"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:147  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_5, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:148  %xor_ln416_5 = xor i1 %tmp_23, true

]]></Node>
<StgValue><ssdm name="xor_ln416_5"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:149  %and_ln416_5 = and i1 %tmp_21, %xor_ln416_5

]]></Node>
<StgValue><ssdm name="and_ln416_5"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:150  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_5, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:151  %p_Result_11_5 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_5_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_5"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
<literal name="and_ln416_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:152  %icmp_ln879_5 = icmp eq i4 %p_Result_11_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_5"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
<literal name="and_ln416_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:153  %icmp_ln768_5 = icmp eq i4 %p_Result_11_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_5"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:154  %select_ln777_5 = select i1 %and_ln416_5, i1 %icmp_ln879_5, i1 %icmp_ln768_5

]]></Node>
<StgValue><ssdm name="select_ln777_5"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:155  %xor_ln785_5 = xor i1 %select_ln777_5, true

]]></Node>
<StgValue><ssdm name="xor_ln785_5"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:156  %or_ln340_5 = or i1 %tmp_24, %xor_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln340_5"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:157  %select_ln340_5 = select i1 %or_ln340_5, i6 -1, i6 %add_ln416_5

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:158  %select_ln1494_5 = select i1 %icmp_ln1494_5, i6 %select_ln340_5, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_5"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:159  %zext_ln1494_5 = zext i6 %select_ln1494_5 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_5"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:160  %icmp_ln1494_6 = icmp sgt i16 %data_6_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_6"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:161  %trunc_ln708_5 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_6_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:162  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_6_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:163  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_6_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:164  %zext_ln415_12 = zext i1 %tmp_26 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_12"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_6" val="0"/>
<literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:165  %zext_ln415_13 = zext i1 %tmp_26 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_13"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_6" val="0"/>
<literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:166  %trunc_ln415_3 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_6_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_3"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:167  %add_ln415_6 = add i7 %zext_ln415_12, %trunc_ln708_5

]]></Node>
<StgValue><ssdm name="add_ln415_6"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_6" val="0"/>
<literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:168  %add_ln416_6 = add i6 %trunc_ln415_3, %zext_ln415_13

]]></Node>
<StgValue><ssdm name="add_ln416_6"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:169  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_6, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:170  %xor_ln416_6 = xor i1 %tmp_27, true

]]></Node>
<StgValue><ssdm name="xor_ln416_6"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:171  %and_ln416_6 = and i1 %tmp_25, %xor_ln416_6

]]></Node>
<StgValue><ssdm name="and_ln416_6"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:172  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_6, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:173  %p_Result_11_6 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_6_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_6"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
<literal name="and_ln416_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:174  %icmp_ln879_6 = icmp eq i4 %p_Result_11_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_6"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
<literal name="and_ln416_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:175  %icmp_ln768_6 = icmp eq i4 %p_Result_11_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_6"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:176  %select_ln777_6 = select i1 %and_ln416_6, i1 %icmp_ln879_6, i1 %icmp_ln768_6

]]></Node>
<StgValue><ssdm name="select_ln777_6"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:177  %xor_ln785_6 = xor i1 %select_ln777_6, true

]]></Node>
<StgValue><ssdm name="xor_ln785_6"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:178  %or_ln340_6 = or i1 %tmp_28, %xor_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln340_6"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:179  %select_ln340_6 = select i1 %or_ln340_6, i6 -1, i6 %add_ln416_6

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:180  %select_ln1494_6 = select i1 %icmp_ln1494_6, i6 %select_ln340_6, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_6"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:181  %zext_ln1494_6 = zext i6 %select_ln1494_6 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_6"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:182  %icmp_ln1494_7 = icmp sgt i16 %data_7_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_7"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:183  %trunc_ln708_6 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_7_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:184  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_7_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:185  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_7_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:186  %zext_ln415_14 = zext i1 %tmp_30 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_14"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_7" val="0"/>
<literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:187  %zext_ln415_15 = zext i1 %tmp_30 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_15"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_7" val="0"/>
<literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:188  %trunc_ln415_5 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_7_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_5"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:189  %add_ln415_7 = add i7 %zext_ln415_14, %trunc_ln708_6

]]></Node>
<StgValue><ssdm name="add_ln415_7"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_7" val="0"/>
<literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:190  %add_ln416_7 = add i6 %trunc_ln415_5, %zext_ln415_15

]]></Node>
<StgValue><ssdm name="add_ln416_7"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:191  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_7, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:192  %xor_ln416_7 = xor i1 %tmp_31, true

]]></Node>
<StgValue><ssdm name="xor_ln416_7"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:193  %and_ln416_7 = and i1 %tmp_29, %xor_ln416_7

]]></Node>
<StgValue><ssdm name="and_ln416_7"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:194  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_7, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:195  %p_Result_11_7 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_7_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_7"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
<literal name="and_ln416_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:196  %icmp_ln879_7 = icmp eq i4 %p_Result_11_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_7"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
<literal name="and_ln416_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:197  %icmp_ln768_7 = icmp eq i4 %p_Result_11_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_7"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:198  %select_ln777_7 = select i1 %and_ln416_7, i1 %icmp_ln879_7, i1 %icmp_ln768_7

]]></Node>
<StgValue><ssdm name="select_ln777_7"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:199  %xor_ln785_7 = xor i1 %select_ln777_7, true

]]></Node>
<StgValue><ssdm name="xor_ln785_7"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:200  %or_ln340_7 = or i1 %tmp_32, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln340_7"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:201  %select_ln340_7 = select i1 %or_ln340_7, i6 -1, i6 %add_ln416_7

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:202  %select_ln1494_7 = select i1 %icmp_ln1494_7, i6 %select_ln340_7, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_7"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:203  %zext_ln1494_7 = zext i6 %select_ln1494_7 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_7"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:204  %icmp_ln1494_8 = icmp sgt i16 %data_8_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_8"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:205  %trunc_ln708_7 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_8_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:206  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_8_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:207  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_8_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:208  %zext_ln415_16 = zext i1 %tmp_34 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_16"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_8" val="0"/>
<literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:209  %zext_ln415_17 = zext i1 %tmp_34 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_17"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_8" val="0"/>
<literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:210  %trunc_ln415_7 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_8_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_7"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:211  %add_ln415_8 = add i7 %zext_ln415_16, %trunc_ln708_7

]]></Node>
<StgValue><ssdm name="add_ln415_8"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_8" val="0"/>
<literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:212  %add_ln416_8 = add i6 %trunc_ln415_7, %zext_ln415_17

]]></Node>
<StgValue><ssdm name="add_ln416_8"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:213  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_8, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:214  %xor_ln416_8 = xor i1 %tmp_35, true

]]></Node>
<StgValue><ssdm name="xor_ln416_8"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:215  %and_ln416_8 = and i1 %tmp_33, %xor_ln416_8

]]></Node>
<StgValue><ssdm name="and_ln416_8"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:216  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_8, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:217  %p_Result_11_8 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_8_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_8"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
<literal name="and_ln416_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:218  %icmp_ln879_8 = icmp eq i4 %p_Result_11_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_8"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
<literal name="and_ln416_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:219  %icmp_ln768_8 = icmp eq i4 %p_Result_11_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_8"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:220  %select_ln777_8 = select i1 %and_ln416_8, i1 %icmp_ln879_8, i1 %icmp_ln768_8

]]></Node>
<StgValue><ssdm name="select_ln777_8"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:221  %xor_ln785_8 = xor i1 %select_ln777_8, true

]]></Node>
<StgValue><ssdm name="xor_ln785_8"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:222  %or_ln340_8 = or i1 %tmp_36, %xor_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln340_8"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:223  %select_ln340_8 = select i1 %or_ln340_8, i6 -1, i6 %add_ln416_8

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:224  %select_ln1494_8 = select i1 %icmp_ln1494_8, i6 %select_ln340_8, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_8"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:225  %zext_ln1494_8 = zext i6 %select_ln1494_8 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_8"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:226  %icmp_ln1494_9 = icmp sgt i16 %data_9_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_9"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:227  %trunc_ln708_8 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_9_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:228  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_9_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:229  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_9_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:230  %zext_ln415_18 = zext i1 %tmp_38 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_18"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_9" val="0"/>
<literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:231  %zext_ln415_19 = zext i1 %tmp_38 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_19"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_9" val="0"/>
<literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:232  %trunc_ln415_9 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_9_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_9"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:233  %add_ln415_9 = add i7 %zext_ln415_18, %trunc_ln708_8

]]></Node>
<StgValue><ssdm name="add_ln415_9"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_9" val="0"/>
<literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:234  %add_ln416_9 = add i6 %trunc_ln415_9, %zext_ln415_19

]]></Node>
<StgValue><ssdm name="add_ln416_9"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:235  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_9, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:236  %xor_ln416_9 = xor i1 %tmp_39, true

]]></Node>
<StgValue><ssdm name="xor_ln416_9"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:237  %and_ln416_9 = and i1 %tmp_37, %xor_ln416_9

]]></Node>
<StgValue><ssdm name="and_ln416_9"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:238  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_9, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:239  %p_Result_11_9 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_9_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_9"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
<literal name="and_ln416_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:240  %icmp_ln879_9 = icmp eq i4 %p_Result_11_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_9"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
<literal name="and_ln416_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:241  %icmp_ln768_9 = icmp eq i4 %p_Result_11_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_9"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:242  %select_ln777_9 = select i1 %and_ln416_9, i1 %icmp_ln879_9, i1 %icmp_ln768_9

]]></Node>
<StgValue><ssdm name="select_ln777_9"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:243  %xor_ln785_9 = xor i1 %select_ln777_9, true

]]></Node>
<StgValue><ssdm name="xor_ln785_9"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:244  %or_ln340_9 = or i1 %tmp_40, %xor_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln340_9"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:245  %select_ln340_9 = select i1 %or_ln340_9, i6 -1, i6 %add_ln416_9

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:246  %select_ln1494_9 = select i1 %icmp_ln1494_9, i6 %select_ln340_9, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_9"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:247  %zext_ln1494_9 = zext i6 %select_ln1494_9 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_9"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:248  %icmp_ln1494_10 = icmp sgt i16 %data_10_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_10"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:249  %trunc_ln708_9 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_10_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:250  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_10_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:251  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_10_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:252  %zext_ln415_20 = zext i1 %tmp_42 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_20"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_10" val="0"/>
<literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:253  %zext_ln415_21 = zext i1 %tmp_42 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_21"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_10" val="0"/>
<literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:254  %trunc_ln415_10 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_10_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_10"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:255  %add_ln415_10 = add i7 %zext_ln415_20, %trunc_ln708_9

]]></Node>
<StgValue><ssdm name="add_ln415_10"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_10" val="0"/>
<literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:256  %add_ln416_10 = add i6 %trunc_ln415_10, %zext_ln415_21

]]></Node>
<StgValue><ssdm name="add_ln416_10"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:257  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_10, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:258  %xor_ln416_10 = xor i1 %tmp_43, true

]]></Node>
<StgValue><ssdm name="xor_ln416_10"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:259  %and_ln416_10 = and i1 %tmp_41, %xor_ln416_10

]]></Node>
<StgValue><ssdm name="and_ln416_10"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:260  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_10, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:261  %p_Result_11_s = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_10_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_s"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
<literal name="and_ln416_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:262  %icmp_ln879_10 = icmp eq i4 %p_Result_11_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_10"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
<literal name="and_ln416_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:263  %icmp_ln768_10 = icmp eq i4 %p_Result_11_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_10"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:264  %select_ln777_10 = select i1 %and_ln416_10, i1 %icmp_ln879_10, i1 %icmp_ln768_10

]]></Node>
<StgValue><ssdm name="select_ln777_10"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:265  %xor_ln785_10 = xor i1 %select_ln777_10, true

]]></Node>
<StgValue><ssdm name="xor_ln785_10"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:266  %or_ln340_10 = or i1 %tmp_44, %xor_ln785_10

]]></Node>
<StgValue><ssdm name="or_ln340_10"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:267  %select_ln340_10 = select i1 %or_ln340_10, i6 -1, i6 %add_ln416_10

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:268  %select_ln1494_10 = select i1 %icmp_ln1494_10, i6 %select_ln340_10, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_10"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:269  %zext_ln1494_10 = zext i6 %select_ln1494_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_10"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:270  %icmp_ln1494_11 = icmp sgt i16 %data_11_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_11"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:271  %trunc_ln708_10 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_11_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:272  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_11_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:273  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_11_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:274  %zext_ln415_22 = zext i1 %tmp_46 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_22"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_11" val="0"/>
<literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:275  %zext_ln415_23 = zext i1 %tmp_46 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_23"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_11" val="0"/>
<literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:276  %trunc_ln415_11 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_11_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_11"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:277  %add_ln415_11 = add i7 %zext_ln415_22, %trunc_ln708_10

]]></Node>
<StgValue><ssdm name="add_ln415_11"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_11" val="0"/>
<literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:278  %add_ln416_11 = add i6 %trunc_ln415_11, %zext_ln415_23

]]></Node>
<StgValue><ssdm name="add_ln416_11"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:279  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_11, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:280  %xor_ln416_11 = xor i1 %tmp_47, true

]]></Node>
<StgValue><ssdm name="xor_ln416_11"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:281  %and_ln416_11 = and i1 %tmp_45, %xor_ln416_11

]]></Node>
<StgValue><ssdm name="and_ln416_11"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:282  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_11, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:283  %p_Result_11_10 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_11_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_10"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
<literal name="and_ln416_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:284  %icmp_ln879_11 = icmp eq i4 %p_Result_11_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_11"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
<literal name="and_ln416_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:285  %icmp_ln768_11 = icmp eq i4 %p_Result_11_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_11"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:286  %select_ln777_11 = select i1 %and_ln416_11, i1 %icmp_ln879_11, i1 %icmp_ln768_11

]]></Node>
<StgValue><ssdm name="select_ln777_11"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:287  %xor_ln785_11 = xor i1 %select_ln777_11, true

]]></Node>
<StgValue><ssdm name="xor_ln785_11"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:288  %or_ln340_11 = or i1 %tmp_48, %xor_ln785_11

]]></Node>
<StgValue><ssdm name="or_ln340_11"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:289  %select_ln340_11 = select i1 %or_ln340_11, i6 -1, i6 %add_ln416_11

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:290  %select_ln1494_11 = select i1 %icmp_ln1494_11, i6 %select_ln340_11, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_11"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:291  %zext_ln1494_11 = zext i6 %select_ln1494_11 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_11"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:292  %icmp_ln1494_12 = icmp sgt i16 %data_12_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_12"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:293  %trunc_ln708_11 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_12_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:294  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_12_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:295  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_12_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:296  %zext_ln415_24 = zext i1 %tmp_50 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_24"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_12" val="0"/>
<literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:297  %zext_ln415_25 = zext i1 %tmp_50 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_25"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_12" val="0"/>
<literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:298  %trunc_ln415_12 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_12_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_12"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:299  %add_ln415_12 = add i7 %zext_ln415_24, %trunc_ln708_11

]]></Node>
<StgValue><ssdm name="add_ln415_12"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_12" val="0"/>
<literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:300  %add_ln416_12 = add i6 %trunc_ln415_12, %zext_ln415_25

]]></Node>
<StgValue><ssdm name="add_ln416_12"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:301  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_12, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:302  %xor_ln416_12 = xor i1 %tmp_51, true

]]></Node>
<StgValue><ssdm name="xor_ln416_12"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:303  %and_ln416_12 = and i1 %tmp_49, %xor_ln416_12

]]></Node>
<StgValue><ssdm name="and_ln416_12"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:304  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_12, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:305  %p_Result_11_11 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_12_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_11"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
<literal name="and_ln416_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:306  %icmp_ln879_12 = icmp eq i4 %p_Result_11_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_12"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
<literal name="and_ln416_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:307  %icmp_ln768_12 = icmp eq i4 %p_Result_11_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_12"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:308  %select_ln777_12 = select i1 %and_ln416_12, i1 %icmp_ln879_12, i1 %icmp_ln768_12

]]></Node>
<StgValue><ssdm name="select_ln777_12"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:309  %xor_ln785_12 = xor i1 %select_ln777_12, true

]]></Node>
<StgValue><ssdm name="xor_ln785_12"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:310  %or_ln340_12 = or i1 %tmp_52, %xor_ln785_12

]]></Node>
<StgValue><ssdm name="or_ln340_12"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:311  %select_ln340_12 = select i1 %or_ln340_12, i6 -1, i6 %add_ln416_12

]]></Node>
<StgValue><ssdm name="select_ln340_12"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:312  %select_ln1494_12 = select i1 %icmp_ln1494_12, i6 %select_ln340_12, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_12"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:313  %zext_ln1494_12 = zext i6 %select_ln1494_12 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_12"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:314  %icmp_ln1494_13 = icmp sgt i16 %data_13_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_13"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:315  %trunc_ln708_12 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_13_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:316  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_13_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:317  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_13_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:318  %zext_ln415_26 = zext i1 %tmp_54 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_26"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_13" val="0"/>
<literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:319  %zext_ln415_27 = zext i1 %tmp_54 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_27"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_13" val="0"/>
<literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:320  %trunc_ln415_13 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_13_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_13"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:321  %add_ln415_13 = add i7 %zext_ln415_26, %trunc_ln708_12

]]></Node>
<StgValue><ssdm name="add_ln415_13"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_13" val="0"/>
<literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:322  %add_ln416_13 = add i6 %trunc_ln415_13, %zext_ln415_27

]]></Node>
<StgValue><ssdm name="add_ln416_13"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:323  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_13, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:324  %xor_ln416_13 = xor i1 %tmp_55, true

]]></Node>
<StgValue><ssdm name="xor_ln416_13"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:325  %and_ln416_13 = and i1 %tmp_53, %xor_ln416_13

]]></Node>
<StgValue><ssdm name="and_ln416_13"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:326  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_13, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:327  %p_Result_11_12 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_13_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_12"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
<literal name="and_ln416_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:328  %icmp_ln879_13 = icmp eq i4 %p_Result_11_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_13"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
<literal name="and_ln416_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:329  %icmp_ln768_13 = icmp eq i4 %p_Result_11_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_13"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:330  %select_ln777_13 = select i1 %and_ln416_13, i1 %icmp_ln879_13, i1 %icmp_ln768_13

]]></Node>
<StgValue><ssdm name="select_ln777_13"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:331  %xor_ln785_13 = xor i1 %select_ln777_13, true

]]></Node>
<StgValue><ssdm name="xor_ln785_13"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:332  %or_ln340_13 = or i1 %tmp_56, %xor_ln785_13

]]></Node>
<StgValue><ssdm name="or_ln340_13"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:333  %select_ln340_13 = select i1 %or_ln340_13, i6 -1, i6 %add_ln416_13

]]></Node>
<StgValue><ssdm name="select_ln340_13"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:334  %select_ln1494_13 = select i1 %icmp_ln1494_13, i6 %select_ln340_13, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_13"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:335  %zext_ln1494_13 = zext i6 %select_ln1494_13 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_13"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:336  %icmp_ln1494_14 = icmp sgt i16 %data_14_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_14"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:337  %trunc_ln708_13 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_14_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:338  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_14_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:339  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_14_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:340  %zext_ln415_28 = zext i1 %tmp_58 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_28"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_14" val="0"/>
<literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:341  %zext_ln415_29 = zext i1 %tmp_58 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_29"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_14" val="0"/>
<literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:342  %trunc_ln415_14 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_14_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_14"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:343  %add_ln415_14 = add i7 %zext_ln415_28, %trunc_ln708_13

]]></Node>
<StgValue><ssdm name="add_ln415_14"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_14" val="0"/>
<literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:344  %add_ln416_14 = add i6 %trunc_ln415_14, %zext_ln415_29

]]></Node>
<StgValue><ssdm name="add_ln416_14"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:345  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_14, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:346  %xor_ln416_14 = xor i1 %tmp_59, true

]]></Node>
<StgValue><ssdm name="xor_ln416_14"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:347  %and_ln416_14 = and i1 %tmp_57, %xor_ln416_14

]]></Node>
<StgValue><ssdm name="and_ln416_14"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:348  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_14, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:349  %p_Result_11_13 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_14_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_13"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
<literal name="and_ln416_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:350  %icmp_ln879_14 = icmp eq i4 %p_Result_11_13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_14"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
<literal name="and_ln416_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:351  %icmp_ln768_14 = icmp eq i4 %p_Result_11_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_14"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:352  %select_ln777_14 = select i1 %and_ln416_14, i1 %icmp_ln879_14, i1 %icmp_ln768_14

]]></Node>
<StgValue><ssdm name="select_ln777_14"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:353  %xor_ln785_14 = xor i1 %select_ln777_14, true

]]></Node>
<StgValue><ssdm name="xor_ln785_14"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:354  %or_ln340_14 = or i1 %tmp_60, %xor_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln340_14"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:355  %select_ln340_14 = select i1 %or_ln340_14, i6 -1, i6 %add_ln416_14

]]></Node>
<StgValue><ssdm name="select_ln340_14"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:356  %select_ln1494_14 = select i1 %icmp_ln1494_14, i6 %select_ln340_14, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_14"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:357  %zext_ln1494_14 = zext i6 %select_ln1494_14 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_14"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:358  %icmp_ln1494_15 = icmp sgt i16 %data_15_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_15"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:359  %trunc_ln708_14 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_15_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:360  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_15_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:361  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_15_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:362  %zext_ln415_30 = zext i1 %tmp_62 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_30"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_15" val="0"/>
<literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:363  %zext_ln415_31 = zext i1 %tmp_62 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_31"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_15" val="0"/>
<literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:364  %trunc_ln415_15 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_15_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_15"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:365  %add_ln415_15 = add i7 %zext_ln415_30, %trunc_ln708_14

]]></Node>
<StgValue><ssdm name="add_ln415_15"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_15" val="0"/>
<literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:366  %add_ln416_15 = add i6 %trunc_ln415_15, %zext_ln415_31

]]></Node>
<StgValue><ssdm name="add_ln416_15"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:367  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_15, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:368  %xor_ln416_15 = xor i1 %tmp_63, true

]]></Node>
<StgValue><ssdm name="xor_ln416_15"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:369  %and_ln416_15 = and i1 %tmp_61, %xor_ln416_15

]]></Node>
<StgValue><ssdm name="and_ln416_15"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:370  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_15, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:371  %p_Result_11_14 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_15_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_14"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
<literal name="and_ln416_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:372  %icmp_ln879_15 = icmp eq i4 %p_Result_11_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_15"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
<literal name="and_ln416_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:373  %icmp_ln768_15 = icmp eq i4 %p_Result_11_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_15"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:374  %select_ln777_15 = select i1 %and_ln416_15, i1 %icmp_ln879_15, i1 %icmp_ln768_15

]]></Node>
<StgValue><ssdm name="select_ln777_15"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:375  %xor_ln785_15 = xor i1 %select_ln777_15, true

]]></Node>
<StgValue><ssdm name="xor_ln785_15"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:376  %or_ln340_15 = or i1 %tmp_64, %xor_ln785_15

]]></Node>
<StgValue><ssdm name="or_ln340_15"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:377  %select_ln340_15 = select i1 %or_ln340_15, i6 -1, i6 %add_ln416_15

]]></Node>
<StgValue><ssdm name="select_ln340_15"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:378  %select_ln1494_15 = select i1 %icmp_ln1494_15, i6 %select_ln340_15, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_15"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:379  %zext_ln1494_15 = zext i6 %select_ln1494_15 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_15"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:380  %icmp_ln1494_16 = icmp sgt i16 %data_16_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_16"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:381  %trunc_ln708_15 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_16_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:382  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_16_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:383  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_16_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:384  %zext_ln415_32 = zext i1 %tmp_66 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_32"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_16" val="0"/>
<literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:385  %zext_ln415_33 = zext i1 %tmp_66 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_33"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_16" val="0"/>
<literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:386  %trunc_ln415_16 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_16_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_16"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:387  %add_ln415_16 = add i7 %zext_ln415_32, %trunc_ln708_15

]]></Node>
<StgValue><ssdm name="add_ln415_16"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_16" val="0"/>
<literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:388  %add_ln416_16 = add i6 %trunc_ln415_16, %zext_ln415_33

]]></Node>
<StgValue><ssdm name="add_ln416_16"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:389  %tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_16, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:390  %xor_ln416_16 = xor i1 %tmp_67, true

]]></Node>
<StgValue><ssdm name="xor_ln416_16"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:391  %and_ln416_16 = and i1 %tmp_65, %xor_ln416_16

]]></Node>
<StgValue><ssdm name="and_ln416_16"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:392  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_16, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:393  %p_Result_11_15 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_16_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_15"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
<literal name="and_ln416_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:394  %icmp_ln879_16 = icmp eq i4 %p_Result_11_15, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_16"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
<literal name="and_ln416_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:395  %icmp_ln768_16 = icmp eq i4 %p_Result_11_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_16"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:396  %select_ln777_16 = select i1 %and_ln416_16, i1 %icmp_ln879_16, i1 %icmp_ln768_16

]]></Node>
<StgValue><ssdm name="select_ln777_16"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:397  %xor_ln785_16 = xor i1 %select_ln777_16, true

]]></Node>
<StgValue><ssdm name="xor_ln785_16"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:398  %or_ln340_16 = or i1 %tmp_68, %xor_ln785_16

]]></Node>
<StgValue><ssdm name="or_ln340_16"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:399  %select_ln340_16 = select i1 %or_ln340_16, i6 -1, i6 %add_ln416_16

]]></Node>
<StgValue><ssdm name="select_ln340_16"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:400  %select_ln1494_16 = select i1 %icmp_ln1494_16, i6 %select_ln340_16, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_16"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:401  %zext_ln1494_16 = zext i6 %select_ln1494_16 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_16"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:402  %icmp_ln1494_17 = icmp sgt i16 %data_17_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_17"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:403  %trunc_ln708_16 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_17_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:404  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_17_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:405  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_17_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:406  %zext_ln415_34 = zext i1 %tmp_70 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_34"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_17" val="0"/>
<literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:407  %zext_ln415_35 = zext i1 %tmp_70 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_35"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_17" val="0"/>
<literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:408  %trunc_ln415_17 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_17_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_17"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:409  %add_ln415_17 = add i7 %zext_ln415_34, %trunc_ln708_16

]]></Node>
<StgValue><ssdm name="add_ln415_17"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_17" val="0"/>
<literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:410  %add_ln416_17 = add i6 %trunc_ln415_17, %zext_ln415_35

]]></Node>
<StgValue><ssdm name="add_ln416_17"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:411  %tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_17, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:412  %xor_ln416_17 = xor i1 %tmp_71, true

]]></Node>
<StgValue><ssdm name="xor_ln416_17"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:413  %and_ln416_17 = and i1 %tmp_69, %xor_ln416_17

]]></Node>
<StgValue><ssdm name="and_ln416_17"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:414  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_17, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:415  %p_Result_11_16 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_17_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_16"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
<literal name="and_ln416_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:416  %icmp_ln879_17 = icmp eq i4 %p_Result_11_16, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_17"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
<literal name="and_ln416_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:417  %icmp_ln768_17 = icmp eq i4 %p_Result_11_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_17"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:418  %select_ln777_17 = select i1 %and_ln416_17, i1 %icmp_ln879_17, i1 %icmp_ln768_17

]]></Node>
<StgValue><ssdm name="select_ln777_17"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:419  %xor_ln785_17 = xor i1 %select_ln777_17, true

]]></Node>
<StgValue><ssdm name="xor_ln785_17"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:420  %or_ln340_17 = or i1 %tmp_72, %xor_ln785_17

]]></Node>
<StgValue><ssdm name="or_ln340_17"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:421  %select_ln340_17 = select i1 %or_ln340_17, i6 -1, i6 %add_ln416_17

]]></Node>
<StgValue><ssdm name="select_ln340_17"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:422  %select_ln1494_17 = select i1 %icmp_ln1494_17, i6 %select_ln340_17, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_17"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:423  %zext_ln1494_17 = zext i6 %select_ln1494_17 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_17"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:424  %icmp_ln1494_18 = icmp sgt i16 %data_18_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_18"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:425  %trunc_ln708_17 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_18_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:426  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_18_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:427  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_18_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:428  %zext_ln415_36 = zext i1 %tmp_74 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_36"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_18" val="0"/>
<literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:429  %zext_ln415_37 = zext i1 %tmp_74 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_37"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_18" val="0"/>
<literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:430  %trunc_ln415_18 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_18_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_18"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:431  %add_ln415_18 = add i7 %zext_ln415_36, %trunc_ln708_17

]]></Node>
<StgValue><ssdm name="add_ln415_18"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_18" val="0"/>
<literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:432  %add_ln416_18 = add i6 %trunc_ln415_18, %zext_ln415_37

]]></Node>
<StgValue><ssdm name="add_ln416_18"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:433  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_18, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:434  %xor_ln416_18 = xor i1 %tmp_75, true

]]></Node>
<StgValue><ssdm name="xor_ln416_18"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:435  %and_ln416_18 = and i1 %tmp_73, %xor_ln416_18

]]></Node>
<StgValue><ssdm name="and_ln416_18"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:436  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_18, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:437  %p_Result_11_17 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_18_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_17"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
<literal name="and_ln416_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:438  %icmp_ln879_18 = icmp eq i4 %p_Result_11_17, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_18"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
<literal name="and_ln416_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:439  %icmp_ln768_18 = icmp eq i4 %p_Result_11_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_18"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:440  %select_ln777_18 = select i1 %and_ln416_18, i1 %icmp_ln879_18, i1 %icmp_ln768_18

]]></Node>
<StgValue><ssdm name="select_ln777_18"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:441  %xor_ln785_18 = xor i1 %select_ln777_18, true

]]></Node>
<StgValue><ssdm name="xor_ln785_18"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:442  %or_ln340_18 = or i1 %tmp_76, %xor_ln785_18

]]></Node>
<StgValue><ssdm name="or_ln340_18"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:443  %select_ln340_18 = select i1 %or_ln340_18, i6 -1, i6 %add_ln416_18

]]></Node>
<StgValue><ssdm name="select_ln340_18"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:444  %select_ln1494_18 = select i1 %icmp_ln1494_18, i6 %select_ln340_18, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_18"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:445  %zext_ln1494_18 = zext i6 %select_ln1494_18 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_18"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:446  %icmp_ln1494_19 = icmp sgt i16 %data_19_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_19"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:447  %trunc_ln708_18 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_19_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:448  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_19_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:449  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_19_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:450  %zext_ln415_38 = zext i1 %tmp_78 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_38"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_19" val="0"/>
<literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:451  %zext_ln415_39 = zext i1 %tmp_78 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_39"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_19" val="0"/>
<literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:452  %trunc_ln415_19 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_19_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_19"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:453  %add_ln415_19 = add i7 %zext_ln415_38, %trunc_ln708_18

]]></Node>
<StgValue><ssdm name="add_ln415_19"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_19" val="0"/>
<literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:454  %add_ln416_19 = add i6 %trunc_ln415_19, %zext_ln415_39

]]></Node>
<StgValue><ssdm name="add_ln416_19"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:455  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_19, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:456  %xor_ln416_19 = xor i1 %tmp_79, true

]]></Node>
<StgValue><ssdm name="xor_ln416_19"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:457  %and_ln416_19 = and i1 %tmp_77, %xor_ln416_19

]]></Node>
<StgValue><ssdm name="and_ln416_19"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:458  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_19, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:459  %p_Result_11_18 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_19_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_18"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
<literal name="and_ln416_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:460  %icmp_ln879_19 = icmp eq i4 %p_Result_11_18, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_19"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
<literal name="and_ln416_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:461  %icmp_ln768_19 = icmp eq i4 %p_Result_11_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_19"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:462  %select_ln777_19 = select i1 %and_ln416_19, i1 %icmp_ln879_19, i1 %icmp_ln768_19

]]></Node>
<StgValue><ssdm name="select_ln777_19"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:463  %xor_ln785_19 = xor i1 %select_ln777_19, true

]]></Node>
<StgValue><ssdm name="xor_ln785_19"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:464  %or_ln340_19 = or i1 %tmp_80, %xor_ln785_19

]]></Node>
<StgValue><ssdm name="or_ln340_19"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:465  %select_ln340_19 = select i1 %or_ln340_19, i6 -1, i6 %add_ln416_19

]]></Node>
<StgValue><ssdm name="select_ln340_19"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:466  %select_ln1494_19 = select i1 %icmp_ln1494_19, i6 %select_ln340_19, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_19"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:467  %zext_ln1494_19 = zext i6 %select_ln1494_19 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_19"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:468  %icmp_ln1494_20 = icmp sgt i16 %data_20_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_20"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:469  %trunc_ln708_19 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_20_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:470  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_20_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:471  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_20_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:472  %zext_ln415_40 = zext i1 %tmp_82 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_40"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_20" val="0"/>
<literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:473  %zext_ln415_41 = zext i1 %tmp_82 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_41"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_20" val="0"/>
<literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:474  %trunc_ln415_20 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_20_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_20"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:475  %add_ln415_20 = add i7 %zext_ln415_40, %trunc_ln708_19

]]></Node>
<StgValue><ssdm name="add_ln415_20"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_20" val="0"/>
<literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:476  %add_ln416_20 = add i6 %trunc_ln415_20, %zext_ln415_41

]]></Node>
<StgValue><ssdm name="add_ln416_20"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:477  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_20, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:478  %xor_ln416_20 = xor i1 %tmp_83, true

]]></Node>
<StgValue><ssdm name="xor_ln416_20"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:479  %and_ln416_20 = and i1 %tmp_81, %xor_ln416_20

]]></Node>
<StgValue><ssdm name="and_ln416_20"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:480  %tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_20, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:481  %p_Result_11_19 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_20_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_19"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
<literal name="and_ln416_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:482  %icmp_ln879_20 = icmp eq i4 %p_Result_11_19, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_20"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
<literal name="and_ln416_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:483  %icmp_ln768_20 = icmp eq i4 %p_Result_11_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_20"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:484  %select_ln777_20 = select i1 %and_ln416_20, i1 %icmp_ln879_20, i1 %icmp_ln768_20

]]></Node>
<StgValue><ssdm name="select_ln777_20"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:485  %xor_ln785_20 = xor i1 %select_ln777_20, true

]]></Node>
<StgValue><ssdm name="xor_ln785_20"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:486  %or_ln340_20 = or i1 %tmp_84, %xor_ln785_20

]]></Node>
<StgValue><ssdm name="or_ln340_20"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:487  %select_ln340_20 = select i1 %or_ln340_20, i6 -1, i6 %add_ln416_20

]]></Node>
<StgValue><ssdm name="select_ln340_20"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:488  %select_ln1494_20 = select i1 %icmp_ln1494_20, i6 %select_ln340_20, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_20"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:489  %zext_ln1494_20 = zext i6 %select_ln1494_20 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_20"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:490  %icmp_ln1494_21 = icmp sgt i16 %data_21_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_21"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:491  %trunc_ln708_20 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_21_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:492  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_21_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:493  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_21_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:494  %zext_ln415_42 = zext i1 %tmp_86 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_42"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_21" val="0"/>
<literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:495  %zext_ln415_43 = zext i1 %tmp_86 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_43"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_21" val="0"/>
<literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:496  %trunc_ln415_21 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_21_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_21"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:497  %add_ln415_21 = add i7 %zext_ln415_42, %trunc_ln708_20

]]></Node>
<StgValue><ssdm name="add_ln415_21"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_21" val="0"/>
<literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:498  %add_ln416_21 = add i6 %trunc_ln415_21, %zext_ln415_43

]]></Node>
<StgValue><ssdm name="add_ln416_21"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:499  %tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_21, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:500  %xor_ln416_21 = xor i1 %tmp_87, true

]]></Node>
<StgValue><ssdm name="xor_ln416_21"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:501  %and_ln416_21 = and i1 %tmp_85, %xor_ln416_21

]]></Node>
<StgValue><ssdm name="and_ln416_21"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:502  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_21, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:503  %p_Result_11_20 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_21_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_20"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
<literal name="and_ln416_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:504  %icmp_ln879_21 = icmp eq i4 %p_Result_11_20, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_21"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
<literal name="and_ln416_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:505  %icmp_ln768_21 = icmp eq i4 %p_Result_11_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_21"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:506  %select_ln777_21 = select i1 %and_ln416_21, i1 %icmp_ln879_21, i1 %icmp_ln768_21

]]></Node>
<StgValue><ssdm name="select_ln777_21"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:507  %xor_ln785_21 = xor i1 %select_ln777_21, true

]]></Node>
<StgValue><ssdm name="xor_ln785_21"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:508  %or_ln340_21 = or i1 %tmp_88, %xor_ln785_21

]]></Node>
<StgValue><ssdm name="or_ln340_21"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:509  %select_ln340_21 = select i1 %or_ln340_21, i6 -1, i6 %add_ln416_21

]]></Node>
<StgValue><ssdm name="select_ln340_21"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:510  %select_ln1494_21 = select i1 %icmp_ln1494_21, i6 %select_ln340_21, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_21"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:511  %zext_ln1494_21 = zext i6 %select_ln1494_21 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_21"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:512  %icmp_ln1494_22 = icmp sgt i16 %data_22_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_22"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:513  %trunc_ln708_21 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_22_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:514  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_22_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:515  %tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_22_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:516  %zext_ln415_44 = zext i1 %tmp_90 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_44"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_22" val="0"/>
<literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:517  %zext_ln415_45 = zext i1 %tmp_90 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_45"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_22" val="0"/>
<literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:518  %trunc_ln415_22 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_22_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_22"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:519  %add_ln415_22 = add i7 %zext_ln415_44, %trunc_ln708_21

]]></Node>
<StgValue><ssdm name="add_ln415_22"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_22" val="0"/>
<literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:520  %add_ln416_22 = add i6 %trunc_ln415_22, %zext_ln415_45

]]></Node>
<StgValue><ssdm name="add_ln416_22"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:521  %tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_22, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:522  %xor_ln416_22 = xor i1 %tmp_91, true

]]></Node>
<StgValue><ssdm name="xor_ln416_22"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:523  %and_ln416_22 = and i1 %tmp_89, %xor_ln416_22

]]></Node>
<StgValue><ssdm name="and_ln416_22"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:524  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_22, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:525  %p_Result_11_21 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_22_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_21"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
<literal name="and_ln416_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:526  %icmp_ln879_22 = icmp eq i4 %p_Result_11_21, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_22"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
<literal name="and_ln416_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:527  %icmp_ln768_22 = icmp eq i4 %p_Result_11_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_22"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:528  %select_ln777_22 = select i1 %and_ln416_22, i1 %icmp_ln879_22, i1 %icmp_ln768_22

]]></Node>
<StgValue><ssdm name="select_ln777_22"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:529  %xor_ln785_22 = xor i1 %select_ln777_22, true

]]></Node>
<StgValue><ssdm name="xor_ln785_22"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:530  %or_ln340_22 = or i1 %tmp_92, %xor_ln785_22

]]></Node>
<StgValue><ssdm name="or_ln340_22"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:531  %select_ln340_22 = select i1 %or_ln340_22, i6 -1, i6 %add_ln416_22

]]></Node>
<StgValue><ssdm name="select_ln340_22"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:532  %select_ln1494_22 = select i1 %icmp_ln1494_22, i6 %select_ln340_22, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_22"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:533  %zext_ln1494_22 = zext i6 %select_ln1494_22 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_22"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:534  %icmp_ln1494_23 = icmp sgt i16 %data_23_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_23"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:535  %trunc_ln708_22 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_23_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:536  %tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_23_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:537  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_23_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:538  %zext_ln415_46 = zext i1 %tmp_94 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_46"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_23" val="0"/>
<literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:539  %zext_ln415_47 = zext i1 %tmp_94 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_47"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_23" val="0"/>
<literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:540  %trunc_ln415_23 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_23_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_23"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:541  %add_ln415_23 = add i7 %zext_ln415_46, %trunc_ln708_22

]]></Node>
<StgValue><ssdm name="add_ln415_23"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_23" val="0"/>
<literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:542  %add_ln416_23 = add i6 %trunc_ln415_23, %zext_ln415_47

]]></Node>
<StgValue><ssdm name="add_ln416_23"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:543  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_23, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:544  %xor_ln416_23 = xor i1 %tmp_95, true

]]></Node>
<StgValue><ssdm name="xor_ln416_23"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:545  %and_ln416_23 = and i1 %tmp_93, %xor_ln416_23

]]></Node>
<StgValue><ssdm name="and_ln416_23"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:546  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_23, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:547  %p_Result_11_22 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_23_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_22"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
<literal name="and_ln416_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:548  %icmp_ln879_23 = icmp eq i4 %p_Result_11_22, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_23"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
<literal name="and_ln416_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:549  %icmp_ln768_23 = icmp eq i4 %p_Result_11_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_23"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:550  %select_ln777_23 = select i1 %and_ln416_23, i1 %icmp_ln879_23, i1 %icmp_ln768_23

]]></Node>
<StgValue><ssdm name="select_ln777_23"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:551  %xor_ln785_23 = xor i1 %select_ln777_23, true

]]></Node>
<StgValue><ssdm name="xor_ln785_23"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:552  %or_ln340_23 = or i1 %tmp_96, %xor_ln785_23

]]></Node>
<StgValue><ssdm name="or_ln340_23"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:553  %select_ln340_23 = select i1 %or_ln340_23, i6 -1, i6 %add_ln416_23

]]></Node>
<StgValue><ssdm name="select_ln340_23"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:554  %select_ln1494_23 = select i1 %icmp_ln1494_23, i6 %select_ln340_23, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_23"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:555  %zext_ln1494_23 = zext i6 %select_ln1494_23 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_23"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_8:556  %icmp_ln1494_24 = icmp sgt i16 %data_24_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_24"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:557  %trunc_ln708_23 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_24_V_read_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_23"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:558  %tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_24_V_read_1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_8:559  %tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_24_V_read_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="7" op_0_bw="1">
<![CDATA[
hls_label_8:560  %zext_ln415_48 = zext i1 %tmp_98 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_48"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_24" val="0"/>
<literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="6" op_0_bw="1">
<![CDATA[
hls_label_8:561  %zext_ln415_49 = zext i1 %tmp_98 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_49"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_24" val="0"/>
<literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:562  %trunc_ln415_24 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_24_V_read_1, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln415_24"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_8:563  %add_ln415_24 = add i7 %zext_ln415_48, %trunc_ln708_23

]]></Node>
<StgValue><ssdm name="add_ln415_24"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_24" val="0"/>
<literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_8:564  %add_ln416_24 = add i6 %trunc_ln415_24, %zext_ln415_49

]]></Node>
<StgValue><ssdm name="add_ln416_24"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:565  %tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_24, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:566  %xor_ln416_24 = xor i1 %tmp_99, true

]]></Node>
<StgValue><ssdm name="xor_ln416_24"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:567  %and_ln416_24 = and i1 %tmp_97, %xor_ln416_24

]]></Node>
<StgValue><ssdm name="and_ln416_24"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_8:568  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_24, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_8:569  %p_Result_11_23 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_24_V_read_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11_23"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
<literal name="and_ln416_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:570  %icmp_ln879_24 = icmp eq i4 %p_Result_11_23, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_24"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
<literal name="and_ln416_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_8:571  %icmp_ln768_24 = icmp eq i4 %p_Result_11_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_24"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_8:572  %select_ln777_24 = select i1 %and_ln416_24, i1 %icmp_ln879_24, i1 %icmp_ln768_24

]]></Node>
<StgValue><ssdm name="select_ln777_24"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:573  %xor_ln785_24 = xor i1 %select_ln777_24, true

]]></Node>
<StgValue><ssdm name="xor_ln785_24"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_8:574  %or_ln340_24 = or i1 %tmp_100, %xor_ln785_24

]]></Node>
<StgValue><ssdm name="or_ln340_24"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:575  %select_ln340_24 = select i1 %or_ln340_24, i6 -1, i6 %add_ln416_24

]]></Node>
<StgValue><ssdm name="select_ln340_24"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_8:576  %select_ln1494_24 = select i1 %icmp_ln1494_24, i6 %select_ln340_24, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_24"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="7" op_0_bw="6">
<![CDATA[
hls_label_8:577  %zext_ln1494_24 = zext i6 %select_ln1494_24 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_24"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:578  %mrv = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } undef, i7 %zext_ln1494, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:579  %mrv_1 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv, i7 %zext_ln1494_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:580  %mrv_2 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_1, i7 %zext_ln1494_2, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:581  %mrv_3 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_2, i7 %zext_ln1494_3, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:582  %mrv_4 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_3, i7 %zext_ln1494_4, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:583  %mrv_5 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_4, i7 %zext_ln1494_5, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:584  %mrv_6 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_5, i7 %zext_ln1494_6, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:585  %mrv_7 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_6, i7 %zext_ln1494_7, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:586  %mrv_8 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_7, i7 %zext_ln1494_8, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:587  %mrv_9 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_8, i7 %zext_ln1494_9, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:588  %mrv_10 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_9, i7 %zext_ln1494_10, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:589  %mrv_s = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_10, i7 %zext_ln1494_11, 11

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:590  %mrv_11 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_s, i7 %zext_ln1494_12, 12

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:591  %mrv_12 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_11, i7 %zext_ln1494_13, 13

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:592  %mrv_13 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_12, i7 %zext_ln1494_14, 14

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:593  %mrv_14 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_13, i7 %zext_ln1494_15, 15

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:594  %mrv_15 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_14, i7 %zext_ln1494_16, 16

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:595  %mrv_16 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_15, i7 %zext_ln1494_17, 17

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:596  %mrv_17 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_16, i7 %zext_ln1494_18, 18

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:597  %mrv_18 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_17, i7 %zext_ln1494_19, 19

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:598  %mrv_19 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_18, i7 %zext_ln1494_20, 20

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:599  %mrv_20 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_19, i7 %zext_ln1494_21, 21

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:600  %mrv_21 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_20, i7 %zext_ln1494_22, 22

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:601  %mrv_22 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_21, i7 %zext_ln1494_23, 23

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="175" op_0_bw="175" op_1_bw="7">
<![CDATA[
hls_label_8:602  %mrv_23 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_22, i7 %zext_ln1494_24, 24

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="175">
<![CDATA[
hls_label_8:603  ret { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %mrv_23

]]></Node>
<StgValue><ssdm name="ret_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
