module counter(
	input clock, reset,
	output reg [3:0] Q
);


always @ (negedge clock or posedge reset )
	begin
		
		if (reset == 1 or Q == 4'b1001)
			Q <= 4'b0000;
		else
			Q <= Q + 4'b0001;
	
	end
	
endmodule