// Seed: 1683545324
`define pp_4 0
module module_0 (
    output id_0,
    input id_1,
    input reg id_2,
    output id_3
);
  initial begin
    id_0 <= #1 id_2;
  end
  always if (id_2) id_3 = 1;
  assign id_3 = 1;
  assign id_0 = id_1;
  logic id_4;
  assign id_4 = 1'b0;
  initial begin
    id_0 <= 1;
  end
  logic id_5;
endmodule
`define pp_5 0
module module_1 ();
  type_14(
      1
  );
  logic id_4;
  assign id_0 = 1'b0;
  logic id_5;
  logic id_7;
  assign id_5 = 1'h0;
  assign id_5 = {id_5{1'b0}};
  logic id_8;
  logic id_9;
  type_20(
      id_7, 1'd0
  );
  assign id_7 = 1;
  defparam id_10.id_11 = id_2;
  assign id_4 = id_8;
  logic id_12;
  type_0 id_13 (
      1'b0 && id_4,
      id_11,
      1,
      id_12,
      1,
      1,
      1 & (1),
      {1{1}},
      (id_1),
      1 - 1,
      id_8
  );
endmodule
module module_2 ();
  type_14(
      id_3, id_0
  );
  logic id_4;
  logic id_5;
  tri1  id_6;
  assign id_3 = id_6;
  logic id_7;
  logic id_8;
  defparam id_9.id_10 = 1 / id_7;
  logic id_11;
  initial begin
    id_10 = 1'h0;
  end
  logic id_12 = 1;
  assign id_8 = 1;
  type_21(
      1
  ); type_22(
      1'd0, id_10, id_1, id_2, 1
  );
  assign id_6[1] = id_1;
  type_1 id_13 (
      id_2,
      1
  );
endmodule
