# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../uart_receiver.srcs/sources_1/new/receiver_uart.v" \
"../../../../../Uart_transmiter/Uart_transmiter.srcs/sim_1/new/stimulate_transmitter.v" \
"../../../../../Uart_transmiter/Uart_transmiter.srcs/sources_1/new/transmitter_uart.v" \
"../../../../uart_receiver.srcs/sim_1/imports/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
