#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Sep  4 22:44:15 2025
# Process ID: 17224
# Current directory: D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.runs/synth_1/top.vds
# Journal file: D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.runs/synth_1\vivado.jou
# Running On: DESKTOP-INFKKCG, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 16930 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1461.027 ; gain = 160.070
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27448
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2316.082 ; gain = 409.320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'Controller' [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/Controller.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/Controller.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/Controller.v:95]
INFO: [Synth 8-155] case statement is not full and has no default [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/Controller.v:182]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (0#1) [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/Controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'PU' [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/PU.v:1]
INFO: [Synth 8-6157] synthesizing module 'MAC' [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/imports/new/MAC.v:3]
INFO: [Synth 8-6157] synthesizing module 'xbip_dsp48_macro_0' [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.runs/synth_1/.Xil/Vivado-17224-DESKTOP-INFKKCG/realtime/xbip_dsp48_macro_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xbip_dsp48_macro_0' (0#1) [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.runs/synth_1/.Xil/Vivado-17224-DESKTOP-INFKKCG/realtime/xbip_dsp48_macro_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MAC' (0#1) [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/imports/new/MAC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PU' (0#1) [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/PU.v:1]
INFO: [Synth 8-6157] synthesizing module 'parameter_bram' [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/parameter_bram.v:1]
INFO: [Synth 8-6157] synthesizing module 'single_port_bram' [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/imports/new/single_port_bram.v:16]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter INIT_FILE bound to: C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice3/project_1/din2.txt - type: string 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice3/project_1/din2.txt'; please make sure the file is added to project and has read permission, ignoring [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/imports/new/single_port_bram.v:34]
INFO: [Synth 8-6155] done synthesizing module 'single_port_bram' (0#1) [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/imports/new/single_port_bram.v:16]
INFO: [Synth 8-6157] synthesizing module 'single_port_bram__parameterized0' [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/imports/new/single_port_bram.v:16]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter INIT_FILE bound to: C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice3/project_1/din1.txt - type: string 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice3/project_1/din1.txt'; please make sure the file is added to project and has read permission, ignoring [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/imports/new/single_port_bram.v:34]
INFO: [Synth 8-6155] done synthesizing module 'single_port_bram__parameterized0' (0#1) [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/imports/new/single_port_bram.v:16]
INFO: [Synth 8-6157] synthesizing module 'single_port_bram__parameterized1' [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/imports/new/single_port_bram.v:16]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter INIT_FILE bound to: C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice3/project_1/din3.txt - type: string 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'C:/Users/josuh/Desktop/DSD2024/projects/advanced_practice3/project_1/din3.txt'; please make sure the file is added to project and has read permission, ignoring [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/imports/new/single_port_bram.v:34]
INFO: [Synth 8-6155] done synthesizing module 'single_port_bram__parameterized1' (0#1) [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/imports/new/single_port_bram.v:16]
INFO: [Synth 8-6155] done synthesizing module 'parameter_bram' (0#1) [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/parameter_bram.v:1]
INFO: [Synth 8-6157] synthesizing module 'temp_bram' [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/temp_bram.v:1]
INFO: [Synth 8-6157] synthesizing module 'single_port_bram_temp' [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'single_port_bram_temp' (0#1) [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/temp_bram.v:36]
INFO: [Synth 8-6155] done synthesizing module 'temp_bram' (0#1) [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/temp_bram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[15] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[16] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[17] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[18] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[19] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[20] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[21] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[22] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[23] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[24] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[25] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[26] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[27] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[28] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[29] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[30] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[31] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[32] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[33] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[34] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[35] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[36] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[37] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[38] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[39] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[40] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[41] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[42] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[43] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[44] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[45] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[46] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[47] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[48] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[49] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[50] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[51] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[52] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[53] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[54] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[55] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[56] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[57] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[58] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[59] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[60] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[61] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[62] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[63] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[64] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[65] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[66] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[67] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[68] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[69] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[70] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[71] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[72] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[73] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[74] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[75] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[76] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[77] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[78] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[79] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[80] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[81] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[82] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[83] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[84] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[85] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[86] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[87] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[88] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[89] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[90] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[91] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[92] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[93] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[94] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[95] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[96] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[97] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[98] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[99] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[100] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[101] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[102] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[103] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[104] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[105] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[106] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[107] was removed.  [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/single_port_bram_temp.v:38]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2417.898 ; gain = 511.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2435.809 ; gain = 529.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2435.809 ; gain = 529.047
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2435.809 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.gen/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'PU_inst/genblk1[0].MAC_inst/DSP_for_MAC'
Finished Parsing XDC File [d:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.gen/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'PU_inst/genblk1[0].MAC_inst/DSP_for_MAC'
Parsing XDC File [d:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.gen/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'PU_inst/genblk1[1].MAC_inst/DSP_for_MAC'
Finished Parsing XDC File [d:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.gen/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'PU_inst/genblk1[1].MAC_inst/DSP_for_MAC'
Parsing XDC File [d:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.gen/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'PU_inst/genblk1[2].MAC_inst/DSP_for_MAC'
Finished Parsing XDC File [d:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.gen/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'PU_inst/genblk1[2].MAC_inst/DSP_for_MAC'
Parsing XDC File [d:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.gen/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'PU_inst/genblk1[3].MAC_inst/DSP_for_MAC'
Finished Parsing XDC File [d:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.gen/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'PU_inst/genblk1[3].MAC_inst/DSP_for_MAC'
Parsing XDC File [d:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.gen/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'PU_inst/genblk1[4].MAC_inst/DSP_for_MAC'
Finished Parsing XDC File [d:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.gen/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'PU_inst/genblk1[4].MAC_inst/DSP_for_MAC'
Parsing XDC File [d:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.gen/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'PU_inst/genblk1[5].MAC_inst/DSP_for_MAC'
Finished Parsing XDC File [d:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.gen/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'PU_inst/genblk1[5].MAC_inst/DSP_for_MAC'
Parsing XDC File [d:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.gen/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'PU_inst/genblk1[6].MAC_inst/DSP_for_MAC'
Finished Parsing XDC File [d:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.gen/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'PU_inst/genblk1[6].MAC_inst/DSP_for_MAC'
Parsing XDC File [d:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.gen/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'PU_inst/genblk1[7].MAC_inst/DSP_for_MAC'
Finished Parsing XDC File [d:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.gen/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'PU_inst/genblk1[7].MAC_inst/DSP_for_MAC'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2548.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2548.523 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2548.523 ; gain = 641.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2548.523 ; gain = 641.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for PU_inst/\genblk1[0].MAC_inst /DSP_for_MAC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PU_inst/\genblk1[1].MAC_inst /DSP_for_MAC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PU_inst/\genblk1[2].MAC_inst /DSP_for_MAC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PU_inst/\genblk1[3].MAC_inst /DSP_for_MAC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PU_inst/\genblk1[4].MAC_inst /DSP_for_MAC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PU_inst/\genblk1[5].MAC_inst /DSP_for_MAC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PU_inst/\genblk1[6].MAC_inst /DSP_for_MAC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PU_inst/\genblk1[7].MAC_inst /DSP_for_MAC. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2548.523 ; gain = 641.762
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'dout_temp_o_reg' [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/temp_bram.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'out_o_reg' [D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.srcs/sources_1/new/top.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2548.523 ; gain = 641.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 9     
	               32 Bit    Registers := 8     
	               31 Bit    Registers := 8     
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 66    
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 41    
+---RAMs : 
	              64K Bit	(1024 X 64 bit)          RAMs := 1     
	               8K Bit	(1024 X 8 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 16    
	   2 Input   31 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 13    
	   2 Input    1 Bit        Muxes := 40    
	   4 Input    1 Bit        Muxes := 5     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[63]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[62]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[61]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[60]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[59]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[58]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[57]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[56]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[55]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[54]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[53]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[52]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[51]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[50]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[49]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[48]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[47]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[46]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[45]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[44]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[43]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[42]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[41]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[40]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[39]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[38]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[37]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[36]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[35]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[34]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[33]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[32]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (temp_bram_inst/dout_temp_o_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2548.523 ; gain = 641.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2548.523 ; gain = 641.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2548.523 ; gain = 641.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2548.523 ; gain = 641.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 2548.523 ; gain = 641.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 2548.523 ; gain = 641.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2548.523 ; gain = 641.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2548.523 ; gain = 641.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2548.523 ; gain = 641.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2548.523 ; gain = 641.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |xbip_dsp48_macro_0 |         8|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |xbip_dsp48_macro   |     1|
|2     |xbip_dsp48_macro_0 |     7|
|9     |BUFG               |     2|
|10    |LUT1               |     1|
|11    |LUT2               |   250|
|12    |LUT3               |    67|
|13    |LUT4               |    67|
|14    |LUT5               |    20|
|15    |LUT6               |   142|
|16    |FDCE               |   312|
|17    |FDRE               |  1055|
|18    |LD                 |    64|
|19    |IBUF               |     3|
|20    |OBUF               |    65|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2548.523 ; gain = 641.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 2548.523 ; gain = 529.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2548.523 ; gain = 641.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2548.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2548.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  LD => LDCE: 64 instances

Synth Design complete | Checksum: 6915f3c2
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 167 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 2548.523 ; gain = 1047.719
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/DSD2025/DSD_practice_for_git/advanced_practice3/project_1/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  4 22:45:39 2025...
