{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1741524317067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1741524317074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 09 20:45:05 2025 " "Processing started: Sun Mar 09 20:45:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1741524317074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1741524317074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1741524317075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1741524318054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file part6_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 part6_counter " "Found entity 1: part6_counter" {  } { { "part6_counter.v" "" { Text "D:/FPGA/lab2/part6_counter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741524318156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741524318156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 1 1 " "Found 1 design units, including 1 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.v" "" { Text "D:/FPGA/lab2/part5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741524318169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741524318169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4_lpm_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file part4_lpm_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4_LPM_COUNTER " "Found entity 1: part4_LPM_COUNTER" {  } { { "part4_LPM_COUNTER.v" "" { Text "D:/FPGA/lab2/part4_LPM_COUNTER.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741524318182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741524318182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocking.v 1 1 " "Found 1 design units, including 1 entities, in source file blocking.v" { { "Info" "ISGN_ENTITY_NAME" "1 blocking " "Found entity 1: blocking" {  } { { "blocking.v" "" { Text "D:/FPGA/lab2/blocking.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741524318196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741524318196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2_2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2_2 " "Found entity 1: part2_2" {  } { { "part2_2.v" "" { Text "D:/FPGA/lab2/part2_2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741524318210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741524318210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 0 0 " "Found 0 design units, including 0 entities, in source file lab2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741524318223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 1 1 " "Found 1 design units, including 1 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "D:/FPGA/lab2/part3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741524318237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741524318237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noblocking.v 1 1 " "Found 1 design units, including 1 entities, in source file noblocking.v" { { "Info" "ISGN_ENTITY_NAME" "1 noblocking " "Found entity 1: noblocking" {  } { { "noblocking.v" "" { Text "D:/FPGA/lab2/noblocking.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741524318250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741524318250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 1 1 " "Found 1 design units, including 1 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.v" "" { Text "D:/FPGA/lab2/part4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741524318263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741524318263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file part5_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5_counter " "Found entity 1: part5_counter" {  } { { "part5_counter.v" "" { Text "D:/FPGA/lab2/part5_counter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741524318276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741524318276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.v 1 1 " "Found 1 design units, including 1 entities, in source file part6.v" { { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Found entity 1: part6" {  } { { "part6.v" "" { Text "D:/FPGA/lab2/part6.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741524318289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741524318289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part7_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file part7_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 part7_counter " "Found entity 1: part7_counter" {  } { { "part7_counter.v" "" { Text "D:/FPGA/lab2/part7_counter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741524318302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741524318302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part7.v 1 1 " "Found 1 design units, including 1 entities, in source file part7.v" { { "Info" "ISGN_ENTITY_NAME" "1 part7 " "Found entity 1: part7" {  } { { "part7.v" "" { Text "D:/FPGA/lab2/part7.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741524318317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741524318317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part7_counter1.v 1 1 " "Found 1 design units, including 1 entities, in source file part7_counter1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part7_counter1 " "Found entity 1: part7_counter1" {  } { { "part7_counter1.v" "" { Text "D:/FPGA/lab2/part7_counter1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741524318331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741524318331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part7_counter2.v 1 1 " "Found 1 design units, including 1 entities, in source file part7_counter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part7_counter2 " "Found entity 1: part7_counter2" {  } { { "part7_counter2.v" "" { Text "D:/FPGA/lab2/part7_counter2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741524318345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741524318345 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk part5.v(10) " "Verilog HDL Implicit Net warning at part5.v(10): created implicit net for \"clk\"" {  } { { "part5.v" "" { Text "D:/FPGA/lab2/part5.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741524318345 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk part6.v(10) " "Verilog HDL Implicit Net warning at part6.v(10): created implicit net for \"clk\"" {  } { { "part6.v" "" { Text "D:/FPGA/lab2/part6.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741524318345 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk part7.v(17) " "Verilog HDL Implicit Net warning at part7.v(17): created implicit net for \"clk\"" {  } { { "part7.v" "" { Text "D:/FPGA/lab2/part7.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741524318345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part7 " "Elaborating entity \"part7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1741524318476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 part7.v(49) " "Verilog HDL assignment warning at part7.v(49): truncated value with size 32 to match size of target (6)" {  } { { "part7.v" "" { Text "D:/FPGA/lab2/part7.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1741524318478 "|part7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part7.v(70) " "Verilog HDL assignment warning at part7.v(70): truncated value with size 32 to match size of target (8)" {  } { { "part7.v" "" { Text "D:/FPGA/lab2/part7.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1741524318479 "|part7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 part7.v(94) " "Verilog HDL assignment warning at part7.v(94): truncated value with size 32 to match size of target (8)" {  } { { "part7.v" "" { Text "D:/FPGA/lab2/part7.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1741524318480 "|part7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part7.v(118) " "Verilog HDL assignment warning at part7.v(118): truncated value with size 32 to match size of target (4)" {  } { { "part7.v" "" { Text "D:/FPGA/lab2/part7.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1741524318480 "|part7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part7.v(139) " "Verilog HDL assignment warning at part7.v(139): truncated value with size 32 to match size of target (4)" {  } { { "part7.v" "" { Text "D:/FPGA/lab2/part7.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1741524318481 "|part7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part7.v(137) " "Verilog HDL assignment warning at part7.v(137): truncated value with size 32 to match size of target (4)" {  } { { "part7.v" "" { Text "D:/FPGA/lab2/part7.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1741524318481 "|part7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part7.v(160) " "Verilog HDL assignment warning at part7.v(160): truncated value with size 32 to match size of target (4)" {  } { { "part7.v" "" { Text "D:/FPGA/lab2/part7.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1741524318482 "|part7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part7.v(158) " "Verilog HDL assignment warning at part7.v(158): truncated value with size 32 to match size of target (4)" {  } { { "part7.v" "" { Text "D:/FPGA/lab2/part7.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1741524318483 "|part7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part7_counter part7_counter:sec_cr " "Elaborating entity \"part7_counter\" for hierarchy \"part7_counter:sec_cr\"" {  } { { "part7.v" "sec_cr" { Text "D:/FPGA/lab2/part7.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741524318522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter part7_counter:sec_cr\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"part7_counter:sec_cr\|lpm_counter:LPM_COUNTER_component\"" {  } { { "part7_counter.v" "LPM_COUNTER_component" { Text "D:/FPGA/lab2/part7_counter.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741524318617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "part7_counter:sec_cr\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"part7_counter:sec_cr\|lpm_counter:LPM_COUNTER_component\"" {  } { { "part7_counter.v" "" { Text "D:/FPGA/lab2/part7_counter.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741524318624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "part7_counter:sec_cr\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"part7_counter:sec_cr\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741524318625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741524318625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741524318625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741524318625 ""}  } { { "part7_counter.v" "" { Text "D:/FPGA/lab2/part7_counter.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1741524318625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_42i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_42i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_42i " "Found entity 1: cntr_42i" {  } { { "db/cntr_42i.tdf" "" { Text "D:/FPGA/lab2/db/cntr_42i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741524318712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741524318712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_42i part7_counter:sec_cr\|lpm_counter:LPM_COUNTER_component\|cntr_42i:auto_generated " "Elaborating entity \"cntr_42i\" for hierarchy \"part7_counter:sec_cr\|lpm_counter:LPM_COUNTER_component\|cntr_42i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741524318715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part7_counter1 part7_counter1:min_cr " "Elaborating entity \"part7_counter1\" for hierarchy \"part7_counter1:min_cr\"" {  } { { "part7.v" "min_cr" { Text "D:/FPGA/lab2/part7.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741524318725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter part7_counter1:min_cr\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"part7_counter1:min_cr\|lpm_counter:LPM_COUNTER_component\"" {  } { { "part7_counter1.v" "LPM_COUNTER_component" { Text "D:/FPGA/lab2/part7_counter1.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741524318742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "part7_counter1:min_cr\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"part7_counter1:min_cr\|lpm_counter:LPM_COUNTER_component\"" {  } { { "part7_counter1.v" "" { Text "D:/FPGA/lab2/part7_counter1.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741524318751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "part7_counter1:min_cr\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"part7_counter1:min_cr\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741524318751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741524318751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741524318751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741524318751 ""}  } { { "part7_counter1.v" "" { Text "D:/FPGA/lab2/part7_counter1.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1741524318751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_12i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_12i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_12i " "Found entity 1: cntr_12i" {  } { { "db/cntr_12i.tdf" "" { Text "D:/FPGA/lab2/db/cntr_12i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741524318835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741524318835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_12i part7_counter1:min_cr\|lpm_counter:LPM_COUNTER_component\|cntr_12i:auto_generated " "Elaborating entity \"cntr_12i\" for hierarchy \"part7_counter1:min_cr\|lpm_counter:LPM_COUNTER_component\|cntr_12i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741524318837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part7_counter2 part7_counter2:hr_cr " "Elaborating entity \"part7_counter2\" for hierarchy \"part7_counter2:hr_cr\"" {  } { { "part7.v" "hr_cr" { Text "D:/FPGA/lab2/part7.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741524318846 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1741524319658 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1741524320565 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1741524320789 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1741524321155 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741524321155 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "248 " "Implemented 248 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1741524321297 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1741524321297 ""} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Implemented 195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1741524321297 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1741524321297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1741524321360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 09 20:45:21 2025 " "Processing ended: Sun Mar 09 20:45:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1741524321360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1741524321360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1741524321360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1741524321360 ""}
