// Seed: 2352191510
module module_0 (
    output supply1 id_0,
    output supply0 id_1
);
  wire id_3;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input tri id_2,
    output wand id_3,
    output supply1 id_4
);
  wire id_6;
  wand id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_4
  );
  tri1 id_8 = id_1 & id_0;
endmodule
module module_2;
  tri0 id_1;
  wire id_2;
  wire id_3;
  wire id_4 = 1;
  assign {1, id_1} = 1;
  uwire id_6 = 1;
  tri1  id_7 = 1;
endmodule
