Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 29 23:31:11 2022
| Host         : DESKTOP-42NSTD8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file final_timing_summary_routed.rpt -pb final_timing_summary_routed.pb -rpx final_timing_summary_routed.rpx -warn_on_violation
| Design       : final
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    23          
TIMING-18  Warning           Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (8)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.737        0.000                      0                  645        0.161        0.000                      0                  645        3.750        0.000                       0                   930  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.737        0.000                      0                  645        0.161        0.000                      0                  645        3.750        0.000                       0                   930  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 1.875ns (22.620%)  route 6.414ns (77.380%))
  Logic Levels:           8  (LUT5=2 LUT6=5 RAMD64E=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.542     5.093    clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478     5.571 r  b_y_reg[2]/Q
                         net (fo=36, routed)          1.045     6.617    ram0/data_o5__1_carry__3_0[2]
    SLICE_X9Y78          LUT6 (Prop_lut6_I1_O)        0.295     6.912 r  ram0/RAM_reg_r1_192_255_0_2_i_6/O
                         net (fo=12, routed)          0.847     7.758    ram0/RAM_reg_r1_192_255_0_2_i_6_n_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I0_O)        0.150     7.908 r  ram0/RAM_reg_r1_192_255_0_2_i_1/O
                         net (fo=36, routed)          0.828     8.737    ram0/RAM_reg_r1_0_63_6_8/ADDRA5
    SLICE_X2Y78          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.332     9.069 r  ram0/RAM_reg_r1_0_63_6_8/RAMA/O
                         net (fo=2, routed)           0.814     9.883    ram0/RAM_reg_r1_0_63_6_8_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124    10.007 r  ram0/data_o[4]_i_22/O
                         net (fo=1, routed)           0.640    10.647    ram0/data_o[4]_i_22_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I3_O)        0.124    10.771 r  ram0/data_o[4]_i_10/O
                         net (fo=1, routed)           0.800    11.570    ram0/data_o[4]_i_10_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I5_O)        0.124    11.694 r  ram0/data_o[4]_i_2/O
                         net (fo=12, routed)          0.689    12.383    ram0/data_o[4]_i_2_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I1_O)        0.124    12.507 f  ram0/data_o[8]_i_2/O
                         net (fo=1, routed)           0.751    13.259    ram0/data_o[8]_i_2_n_0
    SLICE_X4Y69          LUT5 (Prop_lut5_I0_O)        0.124    13.383 r  ram0/data_o[8]_i_1/O
                         net (fo=1, routed)           0.000    13.383    ram0/data_o[8]_i_1_n_0
    SLICE_X4Y69          FDRE                                         r  ram0/data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.493    14.864    ram0/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  ram0/data_o_reg[8]/C
                         clock pessimism              0.259    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X4Y69          FDRE (Setup_fdre_C_D)        0.031    15.119    ram0/data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 snake_pos_y_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_y_reg[3][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 2.441ns (31.285%)  route 5.362ns (68.715%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.550     5.101    clk_IBUF_BUFG
    SLICE_X8Y85          FDCE                                         r  snake_pos_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     5.619 f  snake_pos_y_reg[0][4]/Q
                         net (fo=79, routed)          1.471     7.091    snake_pos_y_reg[0][4]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.215 r  snake_pos_y[1][5]_i_131/O
                         net (fo=1, routed)           0.000     7.215    snake_pos_y[1][5]_i_131_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  snake_pos_y_reg[1][5]_i_104/CO[3]
                         net (fo=1, routed)           0.000     7.765    snake_pos_y_reg[1][5]_i_104_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  snake_pos_y_reg[1][5]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.879    snake_pos_y_reg[1][5]_i_75_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.107 f  snake_pos_y_reg[1][5]_i_50/CO[2]
                         net (fo=1, routed)           0.979     9.086    up_block2
    SLICE_X6Y85          LUT6 (Prop_lut6_I5_O)        0.313     9.399 r  snake_pos_y[1][5]_i_35/O
                         net (fo=1, routed)           0.567     9.966    snake_pos_y[1][5]_i_35_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I4_O)        0.124    10.090 f  snake_pos_y[1][5]_i_16/O
                         net (fo=2, routed)           0.427    10.517    btn_db2/snake_pos_y_reg[0][1]_0
    SLICE_X6Y86          LUT5 (Prop_lut5_I1_O)        0.116    10.633 r  btn_db2/snake_pos_y[1][5]_i_5/O
                         net (fo=9, routed)           0.886    11.519    btn_db0/snake_pos_x_reg[9][0]_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.354    11.873 r  btn_db0/snake_pos_y[1][5]_i_1/O
                         net (fo=108, routed)         1.031    12.904    snake_pos_y
    SLICE_X0Y87          FDCE                                         r  snake_pos_y_reg[3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.502    14.873    clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  snake_pos_y_reg[3][4]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y87          FDCE (Setup_fdce_C_CE)      -0.407    14.690    snake_pos_y_reg[3][4]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -12.904    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 snake_pos_y_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_y_reg[4][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 2.441ns (31.285%)  route 5.362ns (68.715%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.550     5.101    clk_IBUF_BUFG
    SLICE_X8Y85          FDCE                                         r  snake_pos_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     5.619 f  snake_pos_y_reg[0][4]/Q
                         net (fo=79, routed)          1.471     7.091    snake_pos_y_reg[0][4]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.215 r  snake_pos_y[1][5]_i_131/O
                         net (fo=1, routed)           0.000     7.215    snake_pos_y[1][5]_i_131_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  snake_pos_y_reg[1][5]_i_104/CO[3]
                         net (fo=1, routed)           0.000     7.765    snake_pos_y_reg[1][5]_i_104_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  snake_pos_y_reg[1][5]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.879    snake_pos_y_reg[1][5]_i_75_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.107 f  snake_pos_y_reg[1][5]_i_50/CO[2]
                         net (fo=1, routed)           0.979     9.086    up_block2
    SLICE_X6Y85          LUT6 (Prop_lut6_I5_O)        0.313     9.399 r  snake_pos_y[1][5]_i_35/O
                         net (fo=1, routed)           0.567     9.966    snake_pos_y[1][5]_i_35_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I4_O)        0.124    10.090 f  snake_pos_y[1][5]_i_16/O
                         net (fo=2, routed)           0.427    10.517    btn_db2/snake_pos_y_reg[0][1]_0
    SLICE_X6Y86          LUT5 (Prop_lut5_I1_O)        0.116    10.633 r  btn_db2/snake_pos_y[1][5]_i_5/O
                         net (fo=9, routed)           0.886    11.519    btn_db0/snake_pos_x_reg[9][0]_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.354    11.873 r  btn_db0/snake_pos_y[1][5]_i_1/O
                         net (fo=108, routed)         1.031    12.904    snake_pos_y
    SLICE_X0Y87          FDCE                                         r  snake_pos_y_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.502    14.873    clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  snake_pos_y_reg[4][4]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y87          FDCE (Setup_fdce_C_CE)      -0.407    14.690    snake_pos_y_reg[4][4]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -12.904    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 snake_pos_y_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_y_reg[4][5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 2.441ns (31.285%)  route 5.362ns (68.715%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.550     5.101    clk_IBUF_BUFG
    SLICE_X8Y85          FDCE                                         r  snake_pos_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     5.619 f  snake_pos_y_reg[0][4]/Q
                         net (fo=79, routed)          1.471     7.091    snake_pos_y_reg[0][4]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.215 r  snake_pos_y[1][5]_i_131/O
                         net (fo=1, routed)           0.000     7.215    snake_pos_y[1][5]_i_131_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  snake_pos_y_reg[1][5]_i_104/CO[3]
                         net (fo=1, routed)           0.000     7.765    snake_pos_y_reg[1][5]_i_104_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  snake_pos_y_reg[1][5]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.879    snake_pos_y_reg[1][5]_i_75_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.107 f  snake_pos_y_reg[1][5]_i_50/CO[2]
                         net (fo=1, routed)           0.979     9.086    up_block2
    SLICE_X6Y85          LUT6 (Prop_lut6_I5_O)        0.313     9.399 r  snake_pos_y[1][5]_i_35/O
                         net (fo=1, routed)           0.567     9.966    snake_pos_y[1][5]_i_35_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I4_O)        0.124    10.090 f  snake_pos_y[1][5]_i_16/O
                         net (fo=2, routed)           0.427    10.517    btn_db2/snake_pos_y_reg[0][1]_0
    SLICE_X6Y86          LUT5 (Prop_lut5_I1_O)        0.116    10.633 r  btn_db2/snake_pos_y[1][5]_i_5/O
                         net (fo=9, routed)           0.886    11.519    btn_db0/snake_pos_x_reg[9][0]_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.354    11.873 r  btn_db0/snake_pos_y[1][5]_i_1/O
                         net (fo=108, routed)         1.031    12.904    snake_pos_y
    SLICE_X0Y87          FDPE                                         r  snake_pos_y_reg[4][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.502    14.873    clk_IBUF_BUFG
    SLICE_X0Y87          FDPE                                         r  snake_pos_y_reg[4][5]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y87          FDPE (Setup_fdpe_C_CE)      -0.407    14.690    snake_pos_y_reg[4][5]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -12.904    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 snake_pos_y_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_y_reg[5][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 2.441ns (31.285%)  route 5.362ns (68.715%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.550     5.101    clk_IBUF_BUFG
    SLICE_X8Y85          FDCE                                         r  snake_pos_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     5.619 f  snake_pos_y_reg[0][4]/Q
                         net (fo=79, routed)          1.471     7.091    snake_pos_y_reg[0][4]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.215 r  snake_pos_y[1][5]_i_131/O
                         net (fo=1, routed)           0.000     7.215    snake_pos_y[1][5]_i_131_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  snake_pos_y_reg[1][5]_i_104/CO[3]
                         net (fo=1, routed)           0.000     7.765    snake_pos_y_reg[1][5]_i_104_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  snake_pos_y_reg[1][5]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.879    snake_pos_y_reg[1][5]_i_75_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.107 f  snake_pos_y_reg[1][5]_i_50/CO[2]
                         net (fo=1, routed)           0.979     9.086    up_block2
    SLICE_X6Y85          LUT6 (Prop_lut6_I5_O)        0.313     9.399 r  snake_pos_y[1][5]_i_35/O
                         net (fo=1, routed)           0.567     9.966    snake_pos_y[1][5]_i_35_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I4_O)        0.124    10.090 f  snake_pos_y[1][5]_i_16/O
                         net (fo=2, routed)           0.427    10.517    btn_db2/snake_pos_y_reg[0][1]_0
    SLICE_X6Y86          LUT5 (Prop_lut5_I1_O)        0.116    10.633 r  btn_db2/snake_pos_y[1][5]_i_5/O
                         net (fo=9, routed)           0.886    11.519    btn_db0/snake_pos_x_reg[9][0]_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.354    11.873 r  btn_db0/snake_pos_y[1][5]_i_1/O
                         net (fo=108, routed)         1.031    12.904    snake_pos_y
    SLICE_X0Y87          FDCE                                         r  snake_pos_y_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.502    14.873    clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  snake_pos_y_reg[5][4]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y87          FDCE (Setup_fdce_C_CE)      -0.407    14.690    snake_pos_y_reg[5][4]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -12.904    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 snake_pos_y_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_y_reg[5][5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 2.441ns (31.285%)  route 5.362ns (68.715%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.550     5.101    clk_IBUF_BUFG
    SLICE_X8Y85          FDCE                                         r  snake_pos_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     5.619 f  snake_pos_y_reg[0][4]/Q
                         net (fo=79, routed)          1.471     7.091    snake_pos_y_reg[0][4]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.215 r  snake_pos_y[1][5]_i_131/O
                         net (fo=1, routed)           0.000     7.215    snake_pos_y[1][5]_i_131_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  snake_pos_y_reg[1][5]_i_104/CO[3]
                         net (fo=1, routed)           0.000     7.765    snake_pos_y_reg[1][5]_i_104_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  snake_pos_y_reg[1][5]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.879    snake_pos_y_reg[1][5]_i_75_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.107 f  snake_pos_y_reg[1][5]_i_50/CO[2]
                         net (fo=1, routed)           0.979     9.086    up_block2
    SLICE_X6Y85          LUT6 (Prop_lut6_I5_O)        0.313     9.399 r  snake_pos_y[1][5]_i_35/O
                         net (fo=1, routed)           0.567     9.966    snake_pos_y[1][5]_i_35_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I4_O)        0.124    10.090 f  snake_pos_y[1][5]_i_16/O
                         net (fo=2, routed)           0.427    10.517    btn_db2/snake_pos_y_reg[0][1]_0
    SLICE_X6Y86          LUT5 (Prop_lut5_I1_O)        0.116    10.633 r  btn_db2/snake_pos_y[1][5]_i_5/O
                         net (fo=9, routed)           0.886    11.519    btn_db0/snake_pos_x_reg[9][0]_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.354    11.873 r  btn_db0/snake_pos_y[1][5]_i_1/O
                         net (fo=108, routed)         1.031    12.904    snake_pos_y
    SLICE_X0Y87          FDPE                                         r  snake_pos_y_reg[5][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.502    14.873    clk_IBUF_BUFG
    SLICE_X0Y87          FDPE                                         r  snake_pos_y_reg[5][5]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y87          FDPE (Setup_fdpe_C_CE)      -0.407    14.690    snake_pos_y_reg[5][5]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -12.904    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.163ns  (logic 1.875ns (22.969%)  route 6.288ns (77.031%))
  Logic Levels:           8  (LUT5=2 LUT6=5 RAMD64E=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.542     5.093    clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478     5.571 r  b_y_reg[2]/Q
                         net (fo=36, routed)          1.045     6.617    ram0/data_o5__1_carry__3_0[2]
    SLICE_X9Y78          LUT6 (Prop_lut6_I1_O)        0.295     6.912 r  ram0/RAM_reg_r1_192_255_0_2_i_6/O
                         net (fo=12, routed)          0.847     7.758    ram0/RAM_reg_r1_192_255_0_2_i_6_n_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I0_O)        0.150     7.908 r  ram0/RAM_reg_r1_192_255_0_2_i_1/O
                         net (fo=36, routed)          0.828     8.737    ram0/RAM_reg_r1_0_63_6_8/ADDRA5
    SLICE_X2Y78          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.332     9.069 r  ram0/RAM_reg_r1_0_63_6_8/RAMA/O
                         net (fo=2, routed)           0.814     9.883    ram0/RAM_reg_r1_0_63_6_8_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124    10.007 r  ram0/data_o[4]_i_22/O
                         net (fo=1, routed)           0.640    10.647    ram0/data_o[4]_i_22_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I3_O)        0.124    10.771 r  ram0/data_o[4]_i_10/O
                         net (fo=1, routed)           0.800    11.570    ram0/data_o[4]_i_10_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I5_O)        0.124    11.694 r  ram0/data_o[4]_i_2/O
                         net (fo=12, routed)          0.676    12.370    ram0/data_o[4]_i_2_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I5_O)        0.124    12.494 f  ram0/data_o[2]_i_2/O
                         net (fo=1, routed)           0.639    13.133    ram0/data_o[2]_i_2_n_0
    SLICE_X5Y69          LUT5 (Prop_lut5_I0_O)        0.124    13.257 r  ram0/data_o[2]_i_1/O
                         net (fo=1, routed)           0.000    13.257    ram0/data_o[2]_i_1_n_0
    SLICE_X5Y69          FDRE                                         r  ram0/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.493    14.864    ram0/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  ram0/data_o_reg[2]/C
                         clock pessimism              0.259    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X5Y69          FDRE (Setup_fdre_C_D)        0.031    15.119    ram0/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -13.257    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 1.875ns (23.079%)  route 6.249ns (76.921%))
  Logic Levels:           8  (LUT5=2 LUT6=5 RAMD64E=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.542     5.093    clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478     5.571 r  b_y_reg[2]/Q
                         net (fo=36, routed)          1.045     6.617    ram0/data_o5__1_carry__3_0[2]
    SLICE_X9Y78          LUT6 (Prop_lut6_I1_O)        0.295     6.912 r  ram0/RAM_reg_r1_192_255_0_2_i_6/O
                         net (fo=12, routed)          0.847     7.758    ram0/RAM_reg_r1_192_255_0_2_i_6_n_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I0_O)        0.150     7.908 r  ram0/RAM_reg_r1_192_255_0_2_i_1/O
                         net (fo=36, routed)          0.828     8.737    ram0/RAM_reg_r1_0_63_6_8/ADDRA5
    SLICE_X2Y78          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.332     9.069 r  ram0/RAM_reg_r1_0_63_6_8/RAMA/O
                         net (fo=2, routed)           0.814     9.883    ram0/RAM_reg_r1_0_63_6_8_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124    10.007 r  ram0/data_o[4]_i_22/O
                         net (fo=1, routed)           0.640    10.647    ram0/data_o[4]_i_22_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I3_O)        0.124    10.771 r  ram0/data_o[4]_i_10/O
                         net (fo=1, routed)           0.800    11.570    ram0/data_o[4]_i_10_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I5_O)        0.124    11.694 r  ram0/data_o[4]_i_2/O
                         net (fo=12, routed)          0.559    12.253    ram0/data_o[4]_i_2_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.124    12.377 r  ram0/data_o[9]_i_2/O
                         net (fo=1, routed)           0.717    13.094    ram0/data_o[9]_i_2_n_0
    SLICE_X4Y71          LUT5 (Prop_lut5_I0_O)        0.124    13.218 r  ram0/data_o[9]_i_1/O
                         net (fo=1, routed)           0.000    13.218    ram0/data_o[9]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  ram0/data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.492    14.863    ram0/clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  ram0/data_o_reg[9]/C
                         clock pessimism              0.259    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X4Y71          FDRE (Setup_fdre_C_D)        0.031    15.118    ram0/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -13.218    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 snake_pos_y_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_x_reg[1][4]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 2.441ns (31.843%)  route 5.225ns (68.157%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.550     5.101    clk_IBUF_BUFG
    SLICE_X8Y85          FDCE                                         r  snake_pos_y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDCE (Prop_fdce_C_Q)         0.518     5.619 f  snake_pos_y_reg[0][4]/Q
                         net (fo=79, routed)          1.471     7.091    snake_pos_y_reg[0][4]
    SLICE_X5Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.215 r  snake_pos_y[1][5]_i_131/O
                         net (fo=1, routed)           0.000     7.215    snake_pos_y[1][5]_i_131_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  snake_pos_y_reg[1][5]_i_104/CO[3]
                         net (fo=1, routed)           0.000     7.765    snake_pos_y_reg[1][5]_i_104_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  snake_pos_y_reg[1][5]_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.879    snake_pos_y_reg[1][5]_i_75_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.107 f  snake_pos_y_reg[1][5]_i_50/CO[2]
                         net (fo=1, routed)           0.979     9.086    up_block2
    SLICE_X6Y85          LUT6 (Prop_lut6_I5_O)        0.313     9.399 r  snake_pos_y[1][5]_i_35/O
                         net (fo=1, routed)           0.567     9.966    snake_pos_y[1][5]_i_35_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I4_O)        0.124    10.090 f  snake_pos_y[1][5]_i_16/O
                         net (fo=2, routed)           0.427    10.517    btn_db2/snake_pos_y_reg[0][1]_0
    SLICE_X6Y86          LUT5 (Prop_lut5_I1_O)        0.116    10.633 r  btn_db2/snake_pos_y[1][5]_i_5/O
                         net (fo=9, routed)           0.886    11.519    btn_db0/snake_pos_x_reg[9][0]_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.354    11.873 r  btn_db0/snake_pos_y[1][5]_i_1/O
                         net (fo=108, routed)         0.894    12.767    snake_pos_y
    SLICE_X5Y83          FDPE                                         r  snake_pos_x_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.497    14.868    clk_IBUF_BUFG
    SLICE_X5Y83          FDPE                                         r  snake_pos_x_reg[1][4]/C
                         clock pessimism              0.259    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y83          FDPE (Setup_fdpe_C_CE)      -0.407    14.685    snake_pos_x_reg[1][4]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                         -12.767    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 b_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 1.875ns (23.138%)  route 6.228ns (76.862%))
  Logic Levels:           8  (LUT5=1 LUT6=6 RAMD64E=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.542     5.093    clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  b_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478     5.571 r  b_y_reg[2]/Q
                         net (fo=36, routed)          1.045     6.617    ram0/data_o5__1_carry__3_0[2]
    SLICE_X9Y78          LUT6 (Prop_lut6_I1_O)        0.295     6.912 r  ram0/RAM_reg_r1_192_255_0_2_i_6/O
                         net (fo=12, routed)          0.847     7.758    ram0/RAM_reg_r1_192_255_0_2_i_6_n_0
    SLICE_X9Y77          LUT5 (Prop_lut5_I0_O)        0.150     7.908 r  ram0/RAM_reg_r1_192_255_0_2_i_1/O
                         net (fo=36, routed)          0.828     8.737    ram0/RAM_reg_r1_0_63_6_8/ADDRA5
    SLICE_X2Y78          RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.332     9.069 f  ram0/RAM_reg_r1_0_63_6_8/RAMA/O
                         net (fo=2, routed)           0.814     9.883    ram0/RAM_reg_r1_0_63_6_8_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124    10.007 f  ram0/data_o[4]_i_22/O
                         net (fo=1, routed)           0.640    10.647    ram0/data_o[4]_i_22_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I3_O)        0.124    10.771 f  ram0/data_o[4]_i_10/O
                         net (fo=1, routed)           0.800    11.570    ram0/data_o[4]_i_10_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I5_O)        0.124    11.694 f  ram0/data_o[4]_i_2/O
                         net (fo=12, routed)          0.542    12.236    ram0/data_o[4]_i_2_n_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124    12.360 f  ram0/data_o[7]_i_2/O
                         net (fo=1, routed)           0.713    13.073    ram0/data_o[7]_i_2_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.124    13.197 r  ram0/data_o[7]_i_1/O
                         net (fo=1, routed)           0.000    13.197    ram0/data_o[7]_i_1_n_0
    SLICE_X5Y69          FDRE                                         r  ram0/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.493    14.864    ram0/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  ram0/data_o_reg[7]/C
                         clock pessimism              0.259    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X5Y69          FDRE (Setup_fdre_C_D)        0.031    15.119    ram0/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -13.197    
  -------------------------------------------------------------------
                         slack                                  1.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 snake_pos_x_reg[2][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_x_reg[3][1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.381%)  route 0.128ns (47.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.585     1.498    clk_IBUF_BUFG
    SLICE_X4Y86          FDPE                                         r  snake_pos_x_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDPE (Prop_fdpe_C_Q)         0.141     1.639 r  snake_pos_x_reg[2][1]/Q
                         net (fo=2, routed)           0.128     1.768    snake_pos_x_reg[2][1]
    SLICE_X3Y86          FDPE                                         r  snake_pos_x_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.856     2.015    clk_IBUF_BUFG
    SLICE_X3Y86          FDPE                                         r  snake_pos_x_reg[3][1]/C
                         clock pessimism             -0.478     1.536    
    SLICE_X3Y86          FDPE (Hold_fdpe_C_D)         0.070     1.606    snake_pos_x_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ram0/data_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.581     1.494    ram0/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  ram0/data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  ram0/data_o_reg[10]/Q
                         net (fo=1, routed)           0.110     1.745    data_out[10]
    SLICE_X5Y68          FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.851     2.009    clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.499     1.509    
    SLICE_X5Y68          FDRE (Hold_fdre_C_D)         0.070     1.579    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ram0/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.581     1.494    ram0/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  ram0/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  ram0/data_o_reg[7]/Q
                         net (fo=1, routed)           0.110     1.745    data_out[7]
    SLICE_X4Y68          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.851     2.009    clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.499     1.509    
    SLICE_X4Y68          FDRE (Hold_fdre_C_D)         0.070     1.579    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 snake_pos_x_reg[7][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_x_reg[8][3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.164ns (72.171%)  route 0.063ns (27.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.587     1.500    clk_IBUF_BUFG
    SLICE_X2Y84          FDPE                                         r  snake_pos_x_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDPE (Prop_fdpe_C_Q)         0.164     1.664 r  snake_pos_x_reg[7][3]/Q
                         net (fo=2, routed)           0.063     1.728    snake_pos_x_reg[7][3]
    SLICE_X3Y84          FDPE                                         r  snake_pos_x_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.855     2.014    clk_IBUF_BUFG
    SLICE_X3Y84          FDPE                                         r  snake_pos_x_reg[8][3]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X3Y84          FDPE (Hold_fdpe_C_D)         0.046     1.559    snake_pos_x_reg[8][3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ram0/data_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.579     1.492    ram0/clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  ram0/data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  ram0/data_o_reg[9]/Q
                         net (fo=1, routed)           0.118     1.751    data_out[9]
    SLICE_X4Y70          FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.849     2.007    clk_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.499     1.507    
    SLICE_X4Y70          FDRE (Hold_fdre_C_D)         0.072     1.579    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ram0/data_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.581     1.494    ram0/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  ram0/data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  ram0/data_o_reg[6]/Q
                         net (fo=1, routed)           0.112     1.747    data_out[6]
    SLICE_X4Y68          FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.851     2.009    clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.499     1.509    
    SLICE_X4Y68          FDRE (Hold_fdre_C_D)         0.066     1.575    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ram0/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.581     1.494    ram0/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  ram0/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  ram0/data_o_reg[3]/Q
                         net (fo=1, routed)           0.120     1.755    data_out[3]
    SLICE_X5Y68          FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.851     2.009    clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.499     1.509    
    SLICE_X5Y68          FDRE (Hold_fdre_C_D)         0.072     1.581    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 snake_pos_y_reg[6][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_y_reg[7][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.587     1.500    clk_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  snake_pos_y_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  snake_pos_y_reg[6][1]/Q
                         net (fo=2, routed)           0.127     1.769    snake_pos_y_reg[6][1]
    SLICE_X0Y86          FDCE                                         r  snake_pos_y_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.856     2.015    clk_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  snake_pos_y_reg[7][1]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X0Y86          FDCE (Hold_fdce_C_D)         0.070     1.583    snake_pos_y_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 snake_pos_y_reg[5][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_y_reg[6][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.587     1.500    clk_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  snake_pos_y_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  snake_pos_y_reg[5][1]/Q
                         net (fo=2, routed)           0.119     1.761    snake_pos_y_reg[5][1]
    SLICE_X1Y86          FDCE                                         r  snake_pos_y_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.856     2.015    clk_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  snake_pos_y_reg[6][1]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X1Y86          FDCE (Hold_fdce_C_D)         0.072     1.572    snake_pos_y_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 snake_pos_y_reg[5][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_pos_y_reg[6][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.186%)  route 0.124ns (46.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.587     1.500    clk_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  snake_pos_y_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.141     1.641 r  snake_pos_y_reg[5][2]/Q
                         net (fo=2, routed)           0.124     1.766    snake_pos_y_reg[5][2]
    SLICE_X1Y86          FDCE                                         r  snake_pos_y_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.856     2.015    clk_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  snake_pos_y_reg[6][2]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X1Y86          FDCE (Hold_fdce_C_D)         0.075     1.575    snake_pos_y_reg[6][2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y70     b_x_reg[0]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y70     b_x_reg[0]_rep__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y75     b_x_reg[0]_rep__1/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y80     b_x_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y80     b_x_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y80     b_x_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y78     b_y_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y79     b_y_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y79     b_y_reg[2]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     ram0/RAM_reg_r1_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     ram0/RAM_reg_r1_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     ram0/RAM_reg_r1_0_63_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     ram0/RAM_reg_r1_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     ram0/RAM_reg_r1_0_63_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     ram0/RAM_reg_r1_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     ram0/RAM_reg_r1_0_63_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     ram0/RAM_reg_r1_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y78     ram0/RAM_reg_r1_0_63_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y78     ram0/RAM_reg_r1_0_63_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     ram0/RAM_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     ram0/RAM_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     ram0/RAM_reg_r1_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     ram0/RAM_reg_r1_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     ram0/RAM_reg_r1_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     ram0/RAM_reg_r1_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     ram0/RAM_reg_r1_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y78     ram0/RAM_reg_r1_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y78     ram0/RAM_reg_r1_0_63_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y78     ram0/RAM_reg_r1_0_63_6_8/RAMA/CLK



