<stg><name>SystemControl_Pipeline_VITIS_LOOP_304_3</name>


<trans_list>

<trans id="198" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convSet_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convSet_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %muxLogicData_to_store_ln0 = muxlogic i32 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %muxLogicAddr_to_store_ln0 = muxlogic i32 %empty

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i32 0, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="7">
<![CDATA[
newFuncRoot:7 %muxLogicData_to_store_ln304 = muxlogic i7 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln304"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7">
<![CDATA[
newFuncRoot:8 %muxLogicAddr_to_store_ln304 = muxlogic i7 %i_5

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln304"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:9 %store_ln304 = store i7 0, i7 %i_5

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7">
<![CDATA[
for.inc17:0 %MuxLogicAddr_to_i = muxlogic i7 %i_5

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_i"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc17:1 %i = load i7 %i_5

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc17:2 %i_11 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc17:3 %icmp_ln304 = icmp_eq  i7 %i, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln304"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc17:4 %br_ln304 = br i1 %icmp_ln304, void %for.inc17.split, void %for.end19.exitStub

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32">
<![CDATA[
for.inc17.split:5 %muxLogicCE_to_convSet_0_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_convSet_0_read"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc17.split:6 %convSet_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %convSet_0

]]></Node>
<StgValue><ssdm name="convSet_0_read"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32">
<![CDATA[
for.inc17.split:8 %muxLogicCE_to_convSet_1_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_convSet_1_read"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc17.split:9 %convSet_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %convSet_1

]]></Node>
<StgValue><ssdm name="convSet_1_read"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="7">
<![CDATA[
for.inc17.split:115 %muxLogicData_to_store_ln304 = muxlogic i7 %i_11

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln304"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="7">
<![CDATA[
for.inc17.split:116 %muxLogicAddr_to_store_ln304 = muxlogic i7 %i_5

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln304"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc17.split:117 %store_ln304 = store i7 %i_11, i7 %i_5

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
for.inc17.split:7 %conv0 = bitcast i32 %convSet_0_read

]]></Node>
<StgValue><ssdm name="conv0"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
for.inc17.split:11 %muxLogicI0_to_dc = muxlogic i32 %conv0

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dc"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
for.inc17.split:10 %conv1 = bitcast i32 %convSet_1_read

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
for.inc17.split:11 %muxLogicI0_to_dc = muxlogic i32 %conv0

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dc"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="32">
<![CDATA[
for.inc17.split:12 %dc = fpext i32 %conv0

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
for.inc17.split:13 %muxLogicI0_to_dc_9 = muxlogic i32 %conv1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dc_9"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="48" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
for.inc17.split:13 %muxLogicI0_to_dc_9 = muxlogic i32 %conv1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dc_9"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
for.inc17.split:14 %dc_9 = fpext i32 %conv1

]]></Node>
<StgValue><ssdm name="dc_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
for.inc17.split:15 %data = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc17.split:16 %x_fp_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63

]]></Node>
<StgValue><ssdm name="x_fp_sign"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc17.split:17 %x_fp_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="x_fp_exp"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="52" op_0_bw="64">
<![CDATA[
for.inc17.split:18 %x_fp_sig_5 = trunc i64 %data

]]></Node>
<StgValue><ssdm name="x_fp_sig_5"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64">
<![CDATA[
for.inc17.split:19 %data_8 = bitcast i64 %dc_9

]]></Node>
<StgValue><ssdm name="data_8"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc17.split:20 %y_fp_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_8, i32 63

]]></Node>
<StgValue><ssdm name="y_fp_sign"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc17.split:21 %y_fp_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_8, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="y_fp_exp"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="52" op_0_bw="64">
<![CDATA[
for.inc17.split:22 %y_fp_sig = trunc i64 %data_8

]]></Node>
<StgValue><ssdm name="y_fp_sig"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc17.split:23 %or_ln25 = or i11 %y_fp_exp, i11 %x_fp_exp

]]></Node>
<StgValue><ssdm name="or_ln25"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc17.split:24 %icmp_ln25 = icmp_eq  i11 %or_ln25, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc17.split:25 %or_ln25_3 = or i52 %y_fp_sig, i52 %x_fp_sig_5

]]></Node>
<StgValue><ssdm name="or_ln25_3"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc17.split:26 %icmp_ln25_3 = icmp_eq  i52 %or_ln25_3, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_3"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:27 %and_ln25 = and i1 %icmp_ln25_3, i1 %icmp_ln25

]]></Node>
<StgValue><ssdm name="and_ln25"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc17.split:28 %icmp_ln18 = icmp_eq  i11 %x_fp_exp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc17.split:29 %icmp_ln18_7 = icmp_eq  i11 %y_fp_exp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18_7"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc17.split:30 %icmp_ln18_8 = icmp_ne  i52 %y_fp_sig, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_8"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:31 %and_ln18 = and i1 %icmp_ln18_7, i1 %icmp_ln18_8

]]></Node>
<StgValue><ssdm name="and_ln18"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc17.split:32 %icmp_ln18_9 = icmp_eq  i52 %x_fp_sig_5, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_9"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc17.split:33 %ymaggreater = icmp_slt  i64 %data, i64 %data_8

]]></Node>
<StgValue><ssdm name="ymaggreater"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:34 %xor_ln39 = xor i1 %ymaggreater, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln39"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc17.split:35 %select_ln39 = select i1 %x_fp_sign, i1 %xor_ln39, i1 %ymaggreater

]]></Node>
<StgValue><ssdm name="select_ln39"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc17.split:36 %ymaggreater_3 = select i1 %y_fp_sign, i1 %select_ln39, i1 %ymaggreater

]]></Node>
<StgValue><ssdm name="ymaggreater_3"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:41 %and_ln25_3 = and i1 %icmp_ln25_3, i1 %icmp_ln25

]]></Node>
<StgValue><ssdm name="and_ln25_3"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:42 %xor_ln25 = xor i1 %and_ln25_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln25"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:43 %xor_ln18 = xor i1 %icmp_ln18_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:44 %and_ln18_18 = and i1 %icmp_ln18, i1 %and_ln18

]]></Node>
<StgValue><ssdm name="and_ln18_18"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:45 %and_ln18_17 = and i1 %xor_ln25, i1 %and_ln18_18

]]></Node>
<StgValue><ssdm name="and_ln18_17"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:46 %and_ln18_19 = and i1 %and_ln18_17, i1 %xor_ln18

]]></Node>
<StgValue><ssdm name="and_ln18_19"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:48 %and_ln18_20 = and i1 %icmp_ln18_7, i1 %icmp_ln18_8

]]></Node>
<StgValue><ssdm name="and_ln18_20"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:49 %xor_ln18_5 = xor i1 %and_ln18_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_5"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:50 %and_ln18_21 = and i1 %xor_ln18, i1 %xor_ln18_5

]]></Node>
<StgValue><ssdm name="and_ln18_21"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:51 %and_ln18_22 = and i1 %and_ln18_21, i1 %icmp_ln18

]]></Node>
<StgValue><ssdm name="and_ln18_22"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:52 %or_ln18 = or i1 %and_ln25, i1 %and_ln18_22

]]></Node>
<StgValue><ssdm name="or_ln18"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:54 %xor_ln18_6 = xor i1 %icmp_ln18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_6"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:55 %or_ln18_3 = or i1 %icmp_ln18_9, i1 %xor_ln18_6

]]></Node>
<StgValue><ssdm name="or_ln18_3"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:56 %and_ln18_23 = and i1 %or_ln18_3, i1 %xor_ln25

]]></Node>
<StgValue><ssdm name="and_ln18_23"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:57 %and_ln18_24 = and i1 %and_ln18_23, i1 %and_ln18

]]></Node>
<StgValue><ssdm name="and_ln18_24"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="87" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18_19" val="0"/>
<literal name="or_ln18" val="0"/>
<literal name="and_ln18_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17.split:37 %res = select i1 %ymaggreater_3, i64 %dc_9, i64 %dc

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18_19" val="1"/>
<literal name="or_ln18" val="0"/>
<literal name="and_ln18_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="52" op_0_bw="52" op_1_bw="52" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc17.split:38 %x_fp_sig = bitset i52 @_ssdm_op_BitSet.i52.i52.i32.i1, i52 %x_fp_sig_5, i32 51, i1 1

]]></Node>
<StgValue><ssdm name="x_fp_sig"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18_19" val="1"/>
<literal name="or_ln18" val="0"/>
<literal name="and_ln18_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
for.inc17.split:39 %t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %x_fp_sign, i11 2047, i52 %x_fp_sig

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18_19" val="1"/>
<literal name="or_ln18" val="0"/>
<literal name="and_ln18_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
for.inc17.split:40 %res_9 = bitcast i64 %t

]]></Node>
<StgValue><ssdm name="res_9"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18" val="0"/>
<literal name="and_ln18_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17.split:47 %res_10 = select i1 %and_ln18_19, i64 %res_9, i64 %res

]]></Node>
<StgValue><ssdm name="res_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="92" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17.split:53 %res_11 = select i1 %or_ln18, i64 %dc_9, i64 %res_10

]]></Node>
<StgValue><ssdm name="res_11"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17.split:58 %res_12 = select i1 %and_ln18_24, i64 %dc, i64 %res_11

]]></Node>
<StgValue><ssdm name="res_12"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
for.inc17.split:59 %muxLogicI0_to_conv = muxlogic i64 %res_12

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_conv"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="64">
<![CDATA[
for.inc17.split:60 %conv = fptrunc i64 %res_12

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">
</state>

<state id="10" st_id="11">

<operation id="96" st_id="10" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="32">
<![CDATA[
for.inc17.split:61 %muxLogicI0_to_tmp = muxlogic i32 %conv

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_tmp"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
for.inc17.split:0 %MuxLogicAddr_to_p_load14 = muxlogic i32 %empty

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_p_load14"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc17.split:1 %p_load14 = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load14"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="32">
<![CDATA[
for.inc17.split:61 %muxLogicI0_to_tmp = muxlogic i32 %conv

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_tmp"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
for.inc17.split:62 %tmp = fpext i32 %conv

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="32">
<![CDATA[
for.inc17.split:65 %muxLogicI0_to_dc_12 = muxlogic i32 %p_load14

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dc_12"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
for.end19.exitStub:0 %MuxLogicAddr_to_p_load = muxlogic i32 %empty

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_p_load"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end19.exitStub:1 %p_load = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32">
<![CDATA[
for.end19.exitStub:2 %muxLogicData_to_write_ln0 = muxlogic i32 %p_load

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln0"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end19.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0">
<![CDATA[
for.end19.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="102" st_id="12" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="32">
<![CDATA[
for.inc17.split:65 %muxLogicI0_to_dc_12 = muxlogic i32 %p_load14

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_dc_12"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="32">
<![CDATA[
for.inc17.split:66 %dc_12 = fpext i32 %p_load14

]]></Node>
<StgValue><ssdm name="dc_12"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64">
<![CDATA[
for.inc17.split:63 %data_10 = bitcast i64 %tmp

]]></Node>
<StgValue><ssdm name="data_10"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>hlsPrintDouble</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc17.split:64 %printdouble_ln39 = printdouble i32 0, i64 %data_10

]]></Node>
<StgValue><ssdm name="printdouble_ln39"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64">
<![CDATA[
for.inc17.split:67 %data_9 = bitcast i64 %dc_12

]]></Node>
<StgValue><ssdm name="data_9"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc17.split:68 %x_fp_sign_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_9, i32 63

]]></Node>
<StgValue><ssdm name="x_fp_sign_1"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc17.split:69 %x_fp_exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_9, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="x_fp_exp_1"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="52" op_0_bw="64">
<![CDATA[
for.inc17.split:70 %x_fp_sig_6 = trunc i64 %data_9

]]></Node>
<StgValue><ssdm name="x_fp_sig_6"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc17.split:71 %y_fp_sign_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_10, i32 63

]]></Node>
<StgValue><ssdm name="y_fp_sign_1"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc17.split:72 %y_fp_exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_10, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="y_fp_exp_1"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="52" op_0_bw="64">
<![CDATA[
for.inc17.split:73 %y_fp_sig_1 = trunc i64 %data_10

]]></Node>
<StgValue><ssdm name="y_fp_sig_1"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc17.split:74 %or_ln25_4 = or i11 %y_fp_exp_1, i11 %x_fp_exp_1

]]></Node>
<StgValue><ssdm name="or_ln25_4"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc17.split:75 %icmp_ln25_4 = icmp_eq  i11 %or_ln25_4, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_4"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc17.split:76 %or_ln25_5 = or i52 %y_fp_sig_1, i52 %x_fp_sig_6

]]></Node>
<StgValue><ssdm name="or_ln25_5"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc17.split:77 %icmp_ln25_5 = icmp_eq  i52 %or_ln25_5, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_5"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:78 %and_ln25_4 = and i1 %icmp_ln25_5, i1 %icmp_ln25_4

]]></Node>
<StgValue><ssdm name="and_ln25_4"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc17.split:79 %icmp_ln18_10 = icmp_eq  i11 %x_fp_exp_1, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18_10"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc17.split:80 %icmp_ln18_11 = icmp_eq  i11 %y_fp_exp_1, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln18_11"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc17.split:81 %icmp_ln18_12 = icmp_ne  i52 %y_fp_sig_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_12"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:82 %and_ln18_25 = and i1 %icmp_ln18_11, i1 %icmp_ln18_12

]]></Node>
<StgValue><ssdm name="and_ln18_25"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc17.split:83 %icmp_ln18_13 = icmp_eq  i52 %x_fp_sig_6, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_13"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc17.split:84 %ymaggreater_4 = icmp_slt  i64 %data_9, i64 %data_10

]]></Node>
<StgValue><ssdm name="ymaggreater_4"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:85 %xor_ln39_1 = xor i1 %ymaggreater_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln39_1"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc17.split:86 %select_ln39_4 = select i1 %x_fp_sign_1, i1 %xor_ln39_1, i1 %ymaggreater_4

]]></Node>
<StgValue><ssdm name="select_ln39_4"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc17.split:87 %ymaggreater_5 = select i1 %y_fp_sign_1, i1 %select_ln39_4, i1 %ymaggreater_4

]]></Node>
<StgValue><ssdm name="ymaggreater_5"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:92 %and_ln25_5 = and i1 %icmp_ln25_5, i1 %icmp_ln25_4

]]></Node>
<StgValue><ssdm name="and_ln25_5"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:93 %xor_ln25_1 = xor i1 %and_ln25_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln25_1"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:94 %xor_ln18_7 = xor i1 %icmp_ln18_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_7"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:95 %and_ln18_27 = and i1 %icmp_ln18_10, i1 %xor_ln18_7

]]></Node>
<StgValue><ssdm name="and_ln18_27"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:96 %and_ln18_26 = and i1 %and_ln18_25, i1 %and_ln18_27

]]></Node>
<StgValue><ssdm name="and_ln18_26"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:97 %and_ln18_28 = and i1 %and_ln18_26, i1 %xor_ln25_1

]]></Node>
<StgValue><ssdm name="and_ln18_28"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:99 %and_ln18_29 = and i1 %icmp_ln18_11, i1 %icmp_ln18_12

]]></Node>
<StgValue><ssdm name="and_ln18_29"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:100 %xor_ln18_8 = xor i1 %and_ln18_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_8"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:101 %and_ln18_30 = and i1 %icmp_ln18_10, i1 %xor_ln18_7

]]></Node>
<StgValue><ssdm name="and_ln18_30"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:102 %and_ln18_31 = and i1 %and_ln18_30, i1 %xor_ln18_8

]]></Node>
<StgValue><ssdm name="and_ln18_31"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:103 %or_ln18_4 = or i1 %and_ln25_4, i1 %and_ln18_31

]]></Node>
<StgValue><ssdm name="or_ln18_4"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:105 %xor_ln18_9 = xor i1 %icmp_ln18_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_9"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:106 %or_ln18_5 = or i1 %icmp_ln18_13, i1 %xor_ln18_9

]]></Node>
<StgValue><ssdm name="or_ln18_5"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:107 %and_ln18_32 = and i1 %or_ln18_5, i1 %xor_ln25_1

]]></Node>
<StgValue><ssdm name="and_ln18_32"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.split:108 %and_ln18_33 = and i1 %and_ln18_32, i1 %and_ln18_25

]]></Node>
<StgValue><ssdm name="and_ln18_33"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="142" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18_28" val="0"/>
<literal name="or_ln18_4" val="0"/>
<literal name="and_ln18_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17.split:88 %res_13 = select i1 %ymaggreater_5, i64 %tmp, i64 %dc_12

]]></Node>
<StgValue><ssdm name="res_13"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18_28" val="1"/>
<literal name="or_ln18_4" val="0"/>
<literal name="and_ln18_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="52" op_0_bw="52" op_1_bw="52" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc17.split:89 %x_fp_sig_4 = bitset i52 @_ssdm_op_BitSet.i52.i52.i32.i1, i52 %x_fp_sig_6, i32 51, i1 1

]]></Node>
<StgValue><ssdm name="x_fp_sig_4"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18_28" val="1"/>
<literal name="or_ln18_4" val="0"/>
<literal name="and_ln18_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
for.inc17.split:90 %t_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %x_fp_sign_1, i11 2047, i52 %x_fp_sig_4

]]></Node>
<StgValue><ssdm name="t_10"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18_28" val="1"/>
<literal name="or_ln18_4" val="0"/>
<literal name="and_ln18_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64">
<![CDATA[
for.inc17.split:91 %res_14 = bitcast i64 %t_10

]]></Node>
<StgValue><ssdm name="res_14"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18_4" val="0"/>
<literal name="and_ln18_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17.split:98 %res_15 = select i1 %and_ln18_28, i64 %res_14, i64 %res_13

]]></Node>
<StgValue><ssdm name="res_15"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="147" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17.split:104 %res_16 = select i1 %or_ln18_4, i64 %tmp, i64 %res_15

]]></Node>
<StgValue><ssdm name="res_16"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17.split:109 %res_17 = select i1 %and_ln18_33, i64 %dc_12, i64 %res_16

]]></Node>
<StgValue><ssdm name="res_17"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="64">
<![CDATA[
for.inc17.split:110 %muxLogicI0_to_maxConv = muxlogic i64 %res_17

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_maxConv"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="64">
<![CDATA[
for.inc17.split:111 %maxConv = fptrunc i64 %res_17

]]></Node>
<StgValue><ssdm name="maxConv"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc17.split:2 %specpipeline_ln304 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26

]]></Node>
<StgValue><ssdm name="specpipeline_ln304"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc17.split:3 %speclooptripcount_ln304 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln304"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc17.split:4 %specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45

]]></Node>
<StgValue><ssdm name="specloopname_ln304"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32">
<![CDATA[
for.inc17.split:112 %muxLogicData_to_store_ln309 = muxlogic i32 %maxConv

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln309"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32">
<![CDATA[
for.inc17.split:113 %muxLogicAddr_to_store_ln309 = muxlogic i32 %empty

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln309"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc17.split:114 %store_ln309 = store i32 %maxConv, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln309"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
for.inc17.split:118 %br_ln304 = br void %for.inc17

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="199" name="convSet_0" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="convSet_0"/></StgValue>
</port>
<port id="200" name="convSet_1" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="convSet_1"/></StgValue>
</port>
<port id="201" name="p_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="203" from="StgValue_202" to="i_5" fromId="202" toId="19">
</dataflow>
<dataflow id="204" from="StgValue_202" to="empty" fromId="202" toId="20">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="205" toId="21">
</dataflow>
<dataflow id="207" from="convSet_0" to="specinterface_ln0" fromId="199" toId="21">
</dataflow>
<dataflow id="209" from="empty_1" to="specinterface_ln0" fromId="208" toId="21">
</dataflow>
<dataflow id="211" from="StgValue_210" to="specinterface_ln0" fromId="210" toId="21">
</dataflow>
<dataflow id="212" from="StgValue_210" to="specinterface_ln0" fromId="210" toId="21">
</dataflow>
<dataflow id="214" from="empty_26" to="specinterface_ln0" fromId="213" toId="21">
</dataflow>
<dataflow id="215" from="StgValue_210" to="specinterface_ln0" fromId="210" toId="21">
</dataflow>
<dataflow id="216" from="StgValue_210" to="specinterface_ln0" fromId="210" toId="21">
</dataflow>
<dataflow id="217" from="empty_26" to="specinterface_ln0" fromId="213" toId="21">
</dataflow>
<dataflow id="218" from="empty_26" to="specinterface_ln0" fromId="213" toId="21">
</dataflow>
<dataflow id="219" from="empty_26" to="specinterface_ln0" fromId="213" toId="21">
</dataflow>
<dataflow id="220" from="StgValue_210" to="specinterface_ln0" fromId="210" toId="21">
</dataflow>
<dataflow id="221" from="StgValue_210" to="specinterface_ln0" fromId="210" toId="21">
</dataflow>
<dataflow id="222" from="StgValue_210" to="specinterface_ln0" fromId="210" toId="21">
</dataflow>
<dataflow id="223" from="StgValue_210" to="specinterface_ln0" fromId="210" toId="21">
</dataflow>
<dataflow id="224" from="empty_26" to="specinterface_ln0" fromId="213" toId="21">
</dataflow>
<dataflow id="225" from="empty_26" to="specinterface_ln0" fromId="213" toId="21">
</dataflow>
<dataflow id="227" from="StgValue_226" to="specinterface_ln0" fromId="226" toId="21">
</dataflow>
<dataflow id="228" from="StgValue_210" to="specinterface_ln0" fromId="210" toId="21">
</dataflow>
<dataflow id="229" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="205" toId="22">
</dataflow>
<dataflow id="230" from="convSet_1" to="specinterface_ln0" fromId="200" toId="22">
</dataflow>
<dataflow id="231" from="empty_1" to="specinterface_ln0" fromId="208" toId="22">
</dataflow>
<dataflow id="232" from="StgValue_210" to="specinterface_ln0" fromId="210" toId="22">
</dataflow>
<dataflow id="233" from="StgValue_210" to="specinterface_ln0" fromId="210" toId="22">
</dataflow>
<dataflow id="234" from="empty_26" to="specinterface_ln0" fromId="213" toId="22">
</dataflow>
<dataflow id="235" from="StgValue_210" to="specinterface_ln0" fromId="210" toId="22">
</dataflow>
<dataflow id="236" from="StgValue_210" to="specinterface_ln0" fromId="210" toId="22">
</dataflow>
<dataflow id="237" from="empty_26" to="specinterface_ln0" fromId="213" toId="22">
</dataflow>
<dataflow id="238" from="empty_26" to="specinterface_ln0" fromId="213" toId="22">
</dataflow>
<dataflow id="239" from="empty_26" to="specinterface_ln0" fromId="213" toId="22">
</dataflow>
<dataflow id="240" from="StgValue_210" to="specinterface_ln0" fromId="210" toId="22">
</dataflow>
<dataflow id="241" from="StgValue_210" to="specinterface_ln0" fromId="210" toId="22">
</dataflow>
<dataflow id="242" from="StgValue_210" to="specinterface_ln0" fromId="210" toId="22">
</dataflow>
<dataflow id="243" from="StgValue_210" to="specinterface_ln0" fromId="210" toId="22">
</dataflow>
<dataflow id="244" from="empty_26" to="specinterface_ln0" fromId="213" toId="22">
</dataflow>
<dataflow id="245" from="empty_26" to="specinterface_ln0" fromId="213" toId="22">
</dataflow>
<dataflow id="246" from="StgValue_226" to="specinterface_ln0" fromId="226" toId="22">
</dataflow>
<dataflow id="247" from="StgValue_210" to="specinterface_ln0" fromId="210" toId="22">
</dataflow>
<dataflow id="249" from="StgValue_248" to="muxLogicData_to_store_ln0" fromId="248" toId="23">
</dataflow>
<dataflow id="250" from="empty" to="muxLogicAddr_to_store_ln0" fromId="20" toId="24">
</dataflow>
<dataflow id="251" from="StgValue_248" to="store_ln0" fromId="248" toId="25">
</dataflow>
<dataflow id="252" from="empty" to="store_ln0" fromId="20" toId="25">
</dataflow>
<dataflow id="254" from="StgValue_253" to="muxLogicData_to_store_ln304" fromId="253" toId="26">
</dataflow>
<dataflow id="255" from="i_5" to="muxLogicAddr_to_store_ln304" fromId="19" toId="27">
</dataflow>
<dataflow id="256" from="StgValue_253" to="store_ln304" fromId="253" toId="28">
</dataflow>
<dataflow id="257" from="i_5" to="store_ln304" fromId="19" toId="28">
</dataflow>
<dataflow id="258" from="i_5" to="MuxLogicAddr_to_i" fromId="19" toId="30">
</dataflow>
<dataflow id="259" from="i_5" to="i" fromId="19" toId="31">
</dataflow>
<dataflow id="260" from="i" to="i_11" fromId="31" toId="32">
</dataflow>
<dataflow id="262" from="StgValue_261" to="i_11" fromId="261" toId="32">
</dataflow>
<dataflow id="263" from="i" to="icmp_ln304" fromId="31" toId="33">
</dataflow>
<dataflow id="265" from="StgValue_264" to="icmp_ln304" fromId="264" toId="33">
</dataflow>
<dataflow id="266" from="icmp_ln304" to="br_ln304" fromId="33" toId="34">
</dataflow>
<dataflow id="268" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="convSet_0_read" fromId="267" toId="36">
</dataflow>
<dataflow id="269" from="convSet_0" to="convSet_0_read" fromId="199" toId="36">
</dataflow>
<dataflow id="270" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="convSet_1_read" fromId="267" toId="38">
</dataflow>
<dataflow id="271" from="convSet_1" to="convSet_1_read" fromId="200" toId="38">
</dataflow>
<dataflow id="272" from="i_11" to="muxLogicData_to_store_ln304" fromId="32" toId="39">
</dataflow>
<dataflow id="273" from="i_5" to="muxLogicAddr_to_store_ln304" fromId="19" toId="40">
</dataflow>
<dataflow id="274" from="i_11" to="store_ln304" fromId="32" toId="41">
</dataflow>
<dataflow id="275" from="i_5" to="store_ln304" fromId="19" toId="41">
</dataflow>
<dataflow id="276" from="convSet_0_read" to="conv0" fromId="36" toId="42">
</dataflow>
<dataflow id="277" from="conv0" to="muxLogicI0_to_dc" fromId="42" toId="43">
</dataflow>
<dataflow id="278" from="convSet_1_read" to="conv1" fromId="38" toId="44">
</dataflow>
<dataflow id="279" from="conv0" to="muxLogicI0_to_dc" fromId="42" toId="45">
</dataflow>
<dataflow id="280" from="conv0" to="dc" fromId="42" toId="46">
</dataflow>
<dataflow id="281" from="conv1" to="muxLogicI0_to_dc_9" fromId="44" toId="47">
</dataflow>
<dataflow id="282" from="conv1" to="muxLogicI0_to_dc_9" fromId="44" toId="48">
</dataflow>
<dataflow id="283" from="conv1" to="dc_9" fromId="44" toId="49">
</dataflow>
<dataflow id="284" from="dc" to="data" fromId="46" toId="50">
</dataflow>
<dataflow id="286" from="_ssdm_op_BitSelect.i1.i64.i32" to="x_fp_sign" fromId="285" toId="51">
</dataflow>
<dataflow id="287" from="data" to="x_fp_sign" fromId="50" toId="51">
</dataflow>
<dataflow id="289" from="StgValue_288" to="x_fp_sign" fromId="288" toId="51">
</dataflow>
<dataflow id="291" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="x_fp_exp" fromId="290" toId="52">
</dataflow>
<dataflow id="292" from="data" to="x_fp_exp" fromId="50" toId="52">
</dataflow>
<dataflow id="294" from="StgValue_293" to="x_fp_exp" fromId="293" toId="52">
</dataflow>
<dataflow id="296" from="StgValue_295" to="x_fp_exp" fromId="295" toId="52">
</dataflow>
<dataflow id="297" from="data" to="x_fp_sig_5" fromId="50" toId="53">
</dataflow>
<dataflow id="298" from="dc_9" to="data_8" fromId="49" toId="54">
</dataflow>
<dataflow id="299" from="_ssdm_op_BitSelect.i1.i64.i32" to="y_fp_sign" fromId="285" toId="55">
</dataflow>
<dataflow id="300" from="data_8" to="y_fp_sign" fromId="54" toId="55">
</dataflow>
<dataflow id="301" from="StgValue_288" to="y_fp_sign" fromId="288" toId="55">
</dataflow>
<dataflow id="302" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="y_fp_exp" fromId="290" toId="56">
</dataflow>
<dataflow id="303" from="data_8" to="y_fp_exp" fromId="54" toId="56">
</dataflow>
<dataflow id="304" from="StgValue_293" to="y_fp_exp" fromId="293" toId="56">
</dataflow>
<dataflow id="305" from="StgValue_295" to="y_fp_exp" fromId="295" toId="56">
</dataflow>
<dataflow id="306" from="data_8" to="y_fp_sig" fromId="54" toId="57">
</dataflow>
<dataflow id="307" from="y_fp_exp" to="or_ln25" fromId="56" toId="58">
</dataflow>
<dataflow id="308" from="x_fp_exp" to="or_ln25" fromId="52" toId="58">
</dataflow>
<dataflow id="309" from="or_ln25" to="icmp_ln25" fromId="58" toId="59">
</dataflow>
<dataflow id="311" from="StgValue_310" to="icmp_ln25" fromId="310" toId="59">
</dataflow>
<dataflow id="312" from="y_fp_sig" to="or_ln25_3" fromId="57" toId="60">
</dataflow>
<dataflow id="313" from="x_fp_sig_5" to="or_ln25_3" fromId="53" toId="60">
</dataflow>
<dataflow id="314" from="or_ln25_3" to="icmp_ln25_3" fromId="60" toId="61">
</dataflow>
<dataflow id="316" from="StgValue_315" to="icmp_ln25_3" fromId="315" toId="61">
</dataflow>
<dataflow id="317" from="icmp_ln25_3" to="and_ln25" fromId="61" toId="62">
</dataflow>
<dataflow id="318" from="icmp_ln25" to="and_ln25" fromId="59" toId="62">
</dataflow>
<dataflow id="319" from="x_fp_exp" to="icmp_ln18" fromId="52" toId="63">
</dataflow>
<dataflow id="321" from="StgValue_320" to="icmp_ln18" fromId="320" toId="63">
</dataflow>
<dataflow id="322" from="y_fp_exp" to="icmp_ln18_7" fromId="56" toId="64">
</dataflow>
<dataflow id="323" from="StgValue_320" to="icmp_ln18_7" fromId="320" toId="64">
</dataflow>
<dataflow id="324" from="y_fp_sig" to="icmp_ln18_8" fromId="57" toId="65">
</dataflow>
<dataflow id="325" from="StgValue_315" to="icmp_ln18_8" fromId="315" toId="65">
</dataflow>
<dataflow id="326" from="icmp_ln18_7" to="and_ln18" fromId="64" toId="66">
</dataflow>
<dataflow id="327" from="icmp_ln18_8" to="and_ln18" fromId="65" toId="66">
</dataflow>
<dataflow id="328" from="x_fp_sig_5" to="icmp_ln18_9" fromId="53" toId="67">
</dataflow>
<dataflow id="329" from="StgValue_315" to="icmp_ln18_9" fromId="315" toId="67">
</dataflow>
<dataflow id="330" from="data" to="ymaggreater" fromId="50" toId="68">
</dataflow>
<dataflow id="331" from="data_8" to="ymaggreater" fromId="54" toId="68">
</dataflow>
<dataflow id="332" from="ymaggreater" to="xor_ln39" fromId="68" toId="69">
</dataflow>
<dataflow id="334" from="StgValue_333" to="xor_ln39" fromId="333" toId="69">
</dataflow>
<dataflow id="335" from="x_fp_sign" to="select_ln39" fromId="51" toId="70">
</dataflow>
<dataflow id="336" from="xor_ln39" to="select_ln39" fromId="69" toId="70">
</dataflow>
<dataflow id="337" from="ymaggreater" to="select_ln39" fromId="68" toId="70">
</dataflow>
<dataflow id="338" from="y_fp_sign" to="ymaggreater_3" fromId="55" toId="71">
</dataflow>
<dataflow id="339" from="select_ln39" to="ymaggreater_3" fromId="70" toId="71">
</dataflow>
<dataflow id="340" from="ymaggreater" to="ymaggreater_3" fromId="68" toId="71">
</dataflow>
<dataflow id="341" from="icmp_ln25_3" to="and_ln25_3" fromId="61" toId="72">
</dataflow>
<dataflow id="342" from="icmp_ln25" to="and_ln25_3" fromId="59" toId="72">
</dataflow>
<dataflow id="343" from="and_ln25_3" to="xor_ln25" fromId="72" toId="73">
</dataflow>
<dataflow id="344" from="StgValue_333" to="xor_ln25" fromId="333" toId="73">
</dataflow>
<dataflow id="345" from="icmp_ln18_9" to="xor_ln18" fromId="67" toId="74">
</dataflow>
<dataflow id="346" from="StgValue_333" to="xor_ln18" fromId="333" toId="74">
</dataflow>
<dataflow id="347" from="icmp_ln18" to="and_ln18_18" fromId="63" toId="75">
</dataflow>
<dataflow id="348" from="and_ln18" to="and_ln18_18" fromId="66" toId="75">
</dataflow>
<dataflow id="349" from="xor_ln25" to="and_ln18_17" fromId="73" toId="76">
</dataflow>
<dataflow id="350" from="and_ln18_18" to="and_ln18_17" fromId="75" toId="76">
</dataflow>
<dataflow id="351" from="and_ln18_17" to="and_ln18_19" fromId="76" toId="77">
</dataflow>
<dataflow id="352" from="xor_ln18" to="and_ln18_19" fromId="74" toId="77">
</dataflow>
<dataflow id="353" from="icmp_ln18_7" to="and_ln18_20" fromId="64" toId="78">
</dataflow>
<dataflow id="354" from="icmp_ln18_8" to="and_ln18_20" fromId="65" toId="78">
</dataflow>
<dataflow id="355" from="and_ln18_20" to="xor_ln18_5" fromId="78" toId="79">
</dataflow>
<dataflow id="356" from="StgValue_333" to="xor_ln18_5" fromId="333" toId="79">
</dataflow>
<dataflow id="357" from="xor_ln18" to="and_ln18_21" fromId="74" toId="80">
</dataflow>
<dataflow id="358" from="xor_ln18_5" to="and_ln18_21" fromId="79" toId="80">
</dataflow>
<dataflow id="359" from="and_ln18_21" to="and_ln18_22" fromId="80" toId="81">
</dataflow>
<dataflow id="360" from="icmp_ln18" to="and_ln18_22" fromId="63" toId="81">
</dataflow>
<dataflow id="361" from="and_ln25" to="or_ln18" fromId="62" toId="82">
</dataflow>
<dataflow id="362" from="and_ln18_22" to="or_ln18" fromId="81" toId="82">
</dataflow>
<dataflow id="363" from="icmp_ln18" to="xor_ln18_6" fromId="63" toId="83">
</dataflow>
<dataflow id="364" from="StgValue_333" to="xor_ln18_6" fromId="333" toId="83">
</dataflow>
<dataflow id="365" from="icmp_ln18_9" to="or_ln18_3" fromId="67" toId="84">
</dataflow>
<dataflow id="366" from="xor_ln18_6" to="or_ln18_3" fromId="83" toId="84">
</dataflow>
<dataflow id="367" from="or_ln18_3" to="and_ln18_23" fromId="84" toId="85">
</dataflow>
<dataflow id="368" from="xor_ln25" to="and_ln18_23" fromId="73" toId="85">
</dataflow>
<dataflow id="369" from="and_ln18_23" to="and_ln18_24" fromId="85" toId="86">
</dataflow>
<dataflow id="370" from="and_ln18" to="and_ln18_24" fromId="66" toId="86">
</dataflow>
<dataflow id="371" from="ymaggreater_3" to="res" fromId="71" toId="87">
</dataflow>
<dataflow id="372" from="dc_9" to="res" fromId="49" toId="87">
</dataflow>
<dataflow id="373" from="dc" to="res" fromId="46" toId="87">
</dataflow>
<dataflow id="375" from="_ssdm_op_BitSet.i52.i52.i32.i1" to="x_fp_sig" fromId="374" toId="88">
</dataflow>
<dataflow id="376" from="x_fp_sig_5" to="x_fp_sig" fromId="53" toId="88">
</dataflow>
<dataflow id="378" from="StgValue_377" to="x_fp_sig" fromId="377" toId="88">
</dataflow>
<dataflow id="379" from="StgValue_333" to="x_fp_sig" fromId="333" toId="88">
</dataflow>
<dataflow id="381" from="_ssdm_op_BitConcatenate.i64.i1.i11.i52" to="t" fromId="380" toId="89">
</dataflow>
<dataflow id="382" from="x_fp_sign" to="t" fromId="51" toId="89">
</dataflow>
<dataflow id="383" from="StgValue_320" to="t" fromId="320" toId="89">
</dataflow>
<dataflow id="384" from="x_fp_sig" to="t" fromId="88" toId="89">
</dataflow>
<dataflow id="385" from="t" to="res_9" fromId="89" toId="90">
</dataflow>
<dataflow id="386" from="and_ln18_19" to="res_10" fromId="77" toId="91">
</dataflow>
<dataflow id="387" from="res_9" to="res_10" fromId="90" toId="91">
</dataflow>
<dataflow id="388" from="res" to="res_10" fromId="87" toId="91">
</dataflow>
<dataflow id="389" from="or_ln18" to="res_11" fromId="82" toId="92">
</dataflow>
<dataflow id="390" from="dc_9" to="res_11" fromId="49" toId="92">
</dataflow>
<dataflow id="391" from="res_10" to="res_11" fromId="91" toId="92">
</dataflow>
<dataflow id="392" from="and_ln18_24" to="res_12" fromId="86" toId="93">
</dataflow>
<dataflow id="393" from="dc" to="res_12" fromId="46" toId="93">
</dataflow>
<dataflow id="394" from="res_11" to="res_12" fromId="92" toId="93">
</dataflow>
<dataflow id="395" from="res_12" to="muxLogicI0_to_conv" fromId="93" toId="94">
</dataflow>
<dataflow id="396" from="res_12" to="conv" fromId="93" toId="95">
</dataflow>
<dataflow id="397" from="conv" to="muxLogicI0_to_tmp" fromId="95" toId="96">
</dataflow>
<dataflow id="398" from="empty" to="MuxLogicAddr_to_p_load14" fromId="20" toId="97">
</dataflow>
<dataflow id="399" from="empty" to="p_load14" fromId="20" toId="98">
</dataflow>
<dataflow id="400" from="conv" to="muxLogicI0_to_tmp" fromId="95" toId="99">
</dataflow>
<dataflow id="401" from="conv" to="tmp" fromId="95" toId="100">
</dataflow>
<dataflow id="402" from="p_load14" to="muxLogicI0_to_dc_12" fromId="98" toId="101">
</dataflow>
<dataflow id="403" from="p_load14" to="muxLogicI0_to_dc_12" fromId="98" toId="102">
</dataflow>
<dataflow id="404" from="p_load14" to="dc_12" fromId="98" toId="103">
</dataflow>
<dataflow id="405" from="tmp" to="data_10" fromId="100" toId="104">
</dataflow>
<dataflow id="406" from="StgValue_210" to="printdouble_ln39" fromId="210" toId="105">
</dataflow>
<dataflow id="407" from="data_10" to="printdouble_ln39" fromId="104" toId="105">
</dataflow>
<dataflow id="408" from="dc_12" to="data_9" fromId="103" toId="106">
</dataflow>
<dataflow id="409" from="_ssdm_op_BitSelect.i1.i64.i32" to="x_fp_sign_1" fromId="285" toId="107">
</dataflow>
<dataflow id="410" from="data_9" to="x_fp_sign_1" fromId="106" toId="107">
</dataflow>
<dataflow id="411" from="StgValue_288" to="x_fp_sign_1" fromId="288" toId="107">
</dataflow>
<dataflow id="412" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="x_fp_exp_1" fromId="290" toId="108">
</dataflow>
<dataflow id="413" from="data_9" to="x_fp_exp_1" fromId="106" toId="108">
</dataflow>
<dataflow id="414" from="StgValue_293" to="x_fp_exp_1" fromId="293" toId="108">
</dataflow>
<dataflow id="415" from="StgValue_295" to="x_fp_exp_1" fromId="295" toId="108">
</dataflow>
<dataflow id="416" from="data_9" to="x_fp_sig_6" fromId="106" toId="109">
</dataflow>
<dataflow id="417" from="_ssdm_op_BitSelect.i1.i64.i32" to="y_fp_sign_1" fromId="285" toId="110">
</dataflow>
<dataflow id="418" from="data_10" to="y_fp_sign_1" fromId="104" toId="110">
</dataflow>
<dataflow id="419" from="StgValue_288" to="y_fp_sign_1" fromId="288" toId="110">
</dataflow>
<dataflow id="420" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="y_fp_exp_1" fromId="290" toId="111">
</dataflow>
<dataflow id="421" from="data_10" to="y_fp_exp_1" fromId="104" toId="111">
</dataflow>
<dataflow id="422" from="StgValue_293" to="y_fp_exp_1" fromId="293" toId="111">
</dataflow>
<dataflow id="423" from="StgValue_295" to="y_fp_exp_1" fromId="295" toId="111">
</dataflow>
<dataflow id="424" from="data_10" to="y_fp_sig_1" fromId="104" toId="112">
</dataflow>
<dataflow id="425" from="y_fp_exp_1" to="or_ln25_4" fromId="111" toId="113">
</dataflow>
<dataflow id="426" from="x_fp_exp_1" to="or_ln25_4" fromId="108" toId="113">
</dataflow>
<dataflow id="427" from="or_ln25_4" to="icmp_ln25_4" fromId="113" toId="114">
</dataflow>
<dataflow id="428" from="StgValue_310" to="icmp_ln25_4" fromId="310" toId="114">
</dataflow>
<dataflow id="429" from="y_fp_sig_1" to="or_ln25_5" fromId="112" toId="115">
</dataflow>
<dataflow id="430" from="x_fp_sig_6" to="or_ln25_5" fromId="109" toId="115">
</dataflow>
<dataflow id="431" from="or_ln25_5" to="icmp_ln25_5" fromId="115" toId="116">
</dataflow>
<dataflow id="432" from="StgValue_315" to="icmp_ln25_5" fromId="315" toId="116">
</dataflow>
<dataflow id="433" from="icmp_ln25_5" to="and_ln25_4" fromId="116" toId="117">
</dataflow>
<dataflow id="434" from="icmp_ln25_4" to="and_ln25_4" fromId="114" toId="117">
</dataflow>
<dataflow id="435" from="x_fp_exp_1" to="icmp_ln18_10" fromId="108" toId="118">
</dataflow>
<dataflow id="436" from="StgValue_320" to="icmp_ln18_10" fromId="320" toId="118">
</dataflow>
<dataflow id="437" from="y_fp_exp_1" to="icmp_ln18_11" fromId="111" toId="119">
</dataflow>
<dataflow id="438" from="StgValue_320" to="icmp_ln18_11" fromId="320" toId="119">
</dataflow>
<dataflow id="439" from="y_fp_sig_1" to="icmp_ln18_12" fromId="112" toId="120">
</dataflow>
<dataflow id="440" from="StgValue_315" to="icmp_ln18_12" fromId="315" toId="120">
</dataflow>
<dataflow id="441" from="icmp_ln18_11" to="and_ln18_25" fromId="119" toId="121">
</dataflow>
<dataflow id="442" from="icmp_ln18_12" to="and_ln18_25" fromId="120" toId="121">
</dataflow>
<dataflow id="443" from="x_fp_sig_6" to="icmp_ln18_13" fromId="109" toId="122">
</dataflow>
<dataflow id="444" from="StgValue_315" to="icmp_ln18_13" fromId="315" toId="122">
</dataflow>
<dataflow id="445" from="data_9" to="ymaggreater_4" fromId="106" toId="123">
</dataflow>
<dataflow id="446" from="data_10" to="ymaggreater_4" fromId="104" toId="123">
</dataflow>
<dataflow id="447" from="ymaggreater_4" to="xor_ln39_1" fromId="123" toId="124">
</dataflow>
<dataflow id="448" from="StgValue_333" to="xor_ln39_1" fromId="333" toId="124">
</dataflow>
<dataflow id="449" from="x_fp_sign_1" to="select_ln39_4" fromId="107" toId="125">
</dataflow>
<dataflow id="450" from="xor_ln39_1" to="select_ln39_4" fromId="124" toId="125">
</dataflow>
<dataflow id="451" from="ymaggreater_4" to="select_ln39_4" fromId="123" toId="125">
</dataflow>
<dataflow id="452" from="y_fp_sign_1" to="ymaggreater_5" fromId="110" toId="126">
</dataflow>
<dataflow id="453" from="select_ln39_4" to="ymaggreater_5" fromId="125" toId="126">
</dataflow>
<dataflow id="454" from="ymaggreater_4" to="ymaggreater_5" fromId="123" toId="126">
</dataflow>
<dataflow id="455" from="icmp_ln25_5" to="and_ln25_5" fromId="116" toId="127">
</dataflow>
<dataflow id="456" from="icmp_ln25_4" to="and_ln25_5" fromId="114" toId="127">
</dataflow>
<dataflow id="457" from="and_ln25_5" to="xor_ln25_1" fromId="127" toId="128">
</dataflow>
<dataflow id="458" from="StgValue_333" to="xor_ln25_1" fromId="333" toId="128">
</dataflow>
<dataflow id="459" from="icmp_ln18_13" to="xor_ln18_7" fromId="122" toId="129">
</dataflow>
<dataflow id="460" from="StgValue_333" to="xor_ln18_7" fromId="333" toId="129">
</dataflow>
<dataflow id="461" from="icmp_ln18_10" to="and_ln18_27" fromId="118" toId="130">
</dataflow>
<dataflow id="462" from="xor_ln18_7" to="and_ln18_27" fromId="129" toId="130">
</dataflow>
<dataflow id="463" from="and_ln18_25" to="and_ln18_26" fromId="121" toId="131">
</dataflow>
<dataflow id="464" from="and_ln18_27" to="and_ln18_26" fromId="130" toId="131">
</dataflow>
<dataflow id="465" from="and_ln18_26" to="and_ln18_28" fromId="131" toId="132">
</dataflow>
<dataflow id="466" from="xor_ln25_1" to="and_ln18_28" fromId="128" toId="132">
</dataflow>
<dataflow id="467" from="icmp_ln18_11" to="and_ln18_29" fromId="119" toId="133">
</dataflow>
<dataflow id="468" from="icmp_ln18_12" to="and_ln18_29" fromId="120" toId="133">
</dataflow>
<dataflow id="469" from="and_ln18_29" to="xor_ln18_8" fromId="133" toId="134">
</dataflow>
<dataflow id="470" from="StgValue_333" to="xor_ln18_8" fromId="333" toId="134">
</dataflow>
<dataflow id="471" from="icmp_ln18_10" to="and_ln18_30" fromId="118" toId="135">
</dataflow>
<dataflow id="472" from="xor_ln18_7" to="and_ln18_30" fromId="129" toId="135">
</dataflow>
<dataflow id="473" from="and_ln18_30" to="and_ln18_31" fromId="135" toId="136">
</dataflow>
<dataflow id="474" from="xor_ln18_8" to="and_ln18_31" fromId="134" toId="136">
</dataflow>
<dataflow id="475" from="and_ln25_4" to="or_ln18_4" fromId="117" toId="137">
</dataflow>
<dataflow id="476" from="and_ln18_31" to="or_ln18_4" fromId="136" toId="137">
</dataflow>
<dataflow id="477" from="icmp_ln18_10" to="xor_ln18_9" fromId="118" toId="138">
</dataflow>
<dataflow id="478" from="StgValue_333" to="xor_ln18_9" fromId="333" toId="138">
</dataflow>
<dataflow id="479" from="icmp_ln18_13" to="or_ln18_5" fromId="122" toId="139">
</dataflow>
<dataflow id="480" from="xor_ln18_9" to="or_ln18_5" fromId="138" toId="139">
</dataflow>
<dataflow id="481" from="or_ln18_5" to="and_ln18_32" fromId="139" toId="140">
</dataflow>
<dataflow id="482" from="xor_ln25_1" to="and_ln18_32" fromId="128" toId="140">
</dataflow>
<dataflow id="483" from="and_ln18_32" to="and_ln18_33" fromId="140" toId="141">
</dataflow>
<dataflow id="484" from="and_ln18_25" to="and_ln18_33" fromId="121" toId="141">
</dataflow>
<dataflow id="485" from="ymaggreater_5" to="res_13" fromId="126" toId="142">
</dataflow>
<dataflow id="486" from="tmp" to="res_13" fromId="100" toId="142">
</dataflow>
<dataflow id="487" from="dc_12" to="res_13" fromId="103" toId="142">
</dataflow>
<dataflow id="488" from="_ssdm_op_BitSet.i52.i52.i32.i1" to="x_fp_sig_4" fromId="374" toId="143">
</dataflow>
<dataflow id="489" from="x_fp_sig_6" to="x_fp_sig_4" fromId="109" toId="143">
</dataflow>
<dataflow id="490" from="StgValue_377" to="x_fp_sig_4" fromId="377" toId="143">
</dataflow>
<dataflow id="491" from="StgValue_333" to="x_fp_sig_4" fromId="333" toId="143">
</dataflow>
<dataflow id="492" from="_ssdm_op_BitConcatenate.i64.i1.i11.i52" to="t_10" fromId="380" toId="144">
</dataflow>
<dataflow id="493" from="x_fp_sign_1" to="t_10" fromId="107" toId="144">
</dataflow>
<dataflow id="494" from="StgValue_320" to="t_10" fromId="320" toId="144">
</dataflow>
<dataflow id="495" from="x_fp_sig_4" to="t_10" fromId="143" toId="144">
</dataflow>
<dataflow id="496" from="t_10" to="res_14" fromId="144" toId="145">
</dataflow>
<dataflow id="497" from="and_ln18_28" to="res_15" fromId="132" toId="146">
</dataflow>
<dataflow id="498" from="res_14" to="res_15" fromId="145" toId="146">
</dataflow>
<dataflow id="499" from="res_13" to="res_15" fromId="142" toId="146">
</dataflow>
<dataflow id="500" from="or_ln18_4" to="res_16" fromId="137" toId="147">
</dataflow>
<dataflow id="501" from="tmp" to="res_16" fromId="100" toId="147">
</dataflow>
<dataflow id="502" from="res_15" to="res_16" fromId="146" toId="147">
</dataflow>
<dataflow id="503" from="and_ln18_33" to="res_17" fromId="141" toId="148">
</dataflow>
<dataflow id="504" from="dc_12" to="res_17" fromId="103" toId="148">
</dataflow>
<dataflow id="505" from="res_16" to="res_17" fromId="147" toId="148">
</dataflow>
<dataflow id="506" from="res_17" to="muxLogicI0_to_maxConv" fromId="148" toId="149">
</dataflow>
<dataflow id="507" from="res_17" to="maxConv" fromId="148" toId="150">
</dataflow>
<dataflow id="509" from="_ssdm_op_SpecPipeline" to="specpipeline_ln304" fromId="508" toId="151">
</dataflow>
<dataflow id="510" from="StgValue_226" to="specpipeline_ln304" fromId="226" toId="151">
</dataflow>
<dataflow id="511" from="StgValue_210" to="specpipeline_ln304" fromId="210" toId="151">
</dataflow>
<dataflow id="512" from="StgValue_210" to="specpipeline_ln304" fromId="210" toId="151">
</dataflow>
<dataflow id="513" from="StgValue_210" to="specpipeline_ln304" fromId="210" toId="151">
</dataflow>
<dataflow id="514" from="empty_26" to="specpipeline_ln304" fromId="213" toId="151">
</dataflow>
<dataflow id="516" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln304" fromId="515" toId="152">
</dataflow>
<dataflow id="518" from="StgValue_517" to="speclooptripcount_ln304" fromId="517" toId="152">
</dataflow>
<dataflow id="519" from="StgValue_517" to="speclooptripcount_ln304" fromId="517" toId="152">
</dataflow>
<dataflow id="520" from="StgValue_517" to="speclooptripcount_ln304" fromId="517" toId="152">
</dataflow>
<dataflow id="522" from="_ssdm_op_SpecLoopName" to="specloopname_ln304" fromId="521" toId="153">
</dataflow>
<dataflow id="524" from="empty_45" to="specloopname_ln304" fromId="523" toId="153">
</dataflow>
<dataflow id="525" from="maxConv" to="muxLogicData_to_store_ln309" fromId="150" toId="154">
</dataflow>
<dataflow id="526" from="empty" to="muxLogicAddr_to_store_ln309" fromId="20" toId="155">
</dataflow>
<dataflow id="527" from="maxConv" to="store_ln309" fromId="150" toId="156">
</dataflow>
<dataflow id="528" from="empty" to="store_ln309" fromId="20" toId="156">
</dataflow>
<dataflow id="529" from="empty" to="MuxLogicAddr_to_p_load" fromId="20" toId="158">
</dataflow>
<dataflow id="530" from="empty" to="p_load" fromId="20" toId="159">
</dataflow>
<dataflow id="531" from="p_load" to="muxLogicData_to_write_ln0" fromId="159" toId="160">
</dataflow>
<dataflow id="533" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="532" toId="161">
</dataflow>
<dataflow id="534" from="p_out" to="write_ln0" fromId="201" toId="161">
</dataflow>
<dataflow id="535" from="p_load" to="write_ln0" fromId="159" toId="161">
</dataflow>
<dataflow id="536" from="icmp_ln304" to="StgValue_3" fromId="33" toId="3">
</dataflow>
<dataflow id="537" from="icmp_ln304" to="StgValue_4" fromId="33" toId="4">
</dataflow>
<dataflow id="538" from="icmp_ln304" to="StgValue_5" fromId="33" toId="5">
</dataflow>
<dataflow id="539" from="icmp_ln304" to="StgValue_6" fromId="33" toId="6">
</dataflow>
<dataflow id="540" from="and_ln18_19" to="StgValue_8" fromId="77" toId="8">
</dataflow>
<dataflow id="541" from="or_ln18" to="StgValue_8" fromId="82" toId="8">
</dataflow>
<dataflow id="542" from="and_ln18_24" to="StgValue_8" fromId="86" toId="8">
</dataflow>
<dataflow id="543" from="and_ln18_24" to="StgValue_9" fromId="86" toId="9">
</dataflow>
<dataflow id="544" from="and_ln18_28" to="StgValue_15" fromId="132" toId="15">
</dataflow>
<dataflow id="545" from="or_ln18_4" to="StgValue_15" fromId="137" toId="15">
</dataflow>
<dataflow id="546" from="and_ln18_33" to="StgValue_15" fromId="141" toId="15">
</dataflow>
<dataflow id="547" from="and_ln18_33" to="StgValue_16" fromId="141" toId="16">
</dataflow>
<dataflow id="548" from="icmp_ln304" to="StgValue_12" fromId="33" toId="12">
</dataflow>
</dataflows>


</stg>
