{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726415365181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726415365182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 15 12:49:25 2024 " "Processing started: Sun Sep 15 12:49:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726415365182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726415365182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off T_flip_flop -c T_flip_flop " "Command: quartus_map --read_settings_files=on --write_settings_files=off T_flip_flop -c T_flip_flop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726415365182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726415365502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726415365503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aula4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aula4 " "Found entity 1: aula4" {  } { { "aula4.bdf" "" { Schematic "C:/Users/15577631/Downloads/8BitCounter-20240914T174443Z-001/8BitCounter/aula4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726415372849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726415372849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flip_flop.vhd 6 3 " "Found 6 design units, including 3 entities, in source file t_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_flip_flop-Behavioral " "Found design unit 1: T_flip_flop-Behavioral" {  } { { "T_flip_flop.vhd" "" { Text "C:/Users/15577631/Downloads/8BitCounter-20240914T174443Z-001/8BitCounter/T_flip_flop.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726415373184 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Contador-contar8bit " "Found design unit 2: Contador-contar8bit" {  } { { "T_flip_flop.vhd" "" { Text "C:/Users/15577631/Downloads/8BitCounter-20240914T174443Z-001/8BitCounter/T_flip_flop.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726415373184 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Contador8BitPlaca-circuito " "Found design unit 3: Contador8BitPlaca-circuito" {  } { { "T_flip_flop.vhd" "" { Text "C:/Users/15577631/Downloads/8BitCounter-20240914T174443Z-001/8BitCounter/T_flip_flop.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726415373184 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador8BitPlaca " "Found entity 1: Contador8BitPlaca" {  } { { "T_flip_flop.vhd" "" { Text "C:/Users/15577631/Downloads/8BitCounter-20240914T174443Z-001/8BitCounter/T_flip_flop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726415373184 ""} { "Info" "ISGN_ENTITY_NAME" "2 Contador " "Found entity 2: Contador" {  } { { "T_flip_flop.vhd" "" { Text "C:/Users/15577631/Downloads/8BitCounter-20240914T174443Z-001/8BitCounter/T_flip_flop.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726415373184 ""} { "Info" "ISGN_ENTITY_NAME" "3 T_flip_flop " "Found entity 3: T_flip_flop" {  } { { "T_flip_flop.vhd" "" { Text "C:/Users/15577631/Downloads/8BitCounter-20240914T174443Z-001/8BitCounter/T_flip_flop.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726415373184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726415373184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Found entity 1: Block3" {  } { { "Block3.bdf" "" { Schematic "C:/Users/15577631/Downloads/8BitCounter-20240914T174443Z-001/8BitCounter/Block3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726415373186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726415373186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Contador8BitPlaca " "Elaborating entity \"Contador8BitPlaca\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726415373220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Contador Contador:contador1 A:contar8bit " "Elaborating entity \"Contador\" using architecture \"A:contar8bit\" for hierarchy \"Contador:contador1\"" {  } { { "T_flip_flop.vhd" "contador1" { Text "C:/Users/15577631/Downloads/8BitCounter-20240914T174443Z-001/8BitCounter/T_flip_flop.vhd" 135 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726415373223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "T_flip_flop Contador:contador1\|T_flip_flop:tff1 A:behavioral " "Elaborating entity \"T_flip_flop\" using architecture \"A:behavioral\" for hierarchy \"Contador:contador1\|T_flip_flop:tff1\"" {  } { { "T_flip_flop.vhd" "tff1" { Text "C:/Users/15577631/Downloads/8BitCounter-20240914T174443Z-001/8BitCounter/T_flip_flop.vhd" 75 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726415373223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula4 aula4:display1 " "Elaborating entity \"aula4\" for hierarchy \"aula4:display1\"" {  } { { "T_flip_flop.vhd" "display1" { Text "C:/Users/15577631/Downloads/8BitCounter-20240914T174443Z-001/8BitCounter/T_flip_flop.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726415373225 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726415373680 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726415374099 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726415374099 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726415374125 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726415374125 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726415374125 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726415374125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726415374143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 15 12:49:34 2024 " "Processing ended: Sun Sep 15 12:49:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726415374143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726415374143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726415374143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726415374143 ""}
