

================================================================
== Vitis HLS Report for 'hdv_engine_Pipeline_VITIS_LOOP_899_7'
================================================================
* Date:           Sun Jun 23 21:59:58 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        _hdc_hls_xilinx
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.639 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       87|       87|  0.435 us|  0.435 us|   87|   87|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_899_7  |       85|       85|        76|          5|          3|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2970|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|    8651|    6674|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     298|    -|
|Register         |        -|     -|    1392|     160|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|   10043|   10102|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|       1|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |mul_17ns_17ns_34_1_1_U21   |mul_17ns_17ns_34_1_1   |        0|   1|     0|     5|    0|
    |mul_32s_15ns_47_1_1_U17    |mul_32s_15ns_47_1_1    |        0|   2|     0|    20|    0|
    |mux_3_2_32_1_1_U18         |mux_3_2_32_1_1         |        0|   0|     0|    14|    0|
    |mux_3_2_32_1_1_U19         |mux_3_2_32_1_1         |        0|   0|     0|    14|    0|
    |mux_3_2_32_1_1_U20         |mux_3_2_32_1_1         |        0|   0|     0|    14|    0|
    |udiv_64s_34ns_32_68_1_U22  |udiv_64s_34ns_32_68_1  |        0|   0|  8651|  6607|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |Total                      |                       |        0|   3|  8651|  6674|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln286_1_fu_609_p2     |         +|   0|  0|  10|           3|           2|
    |add_ln286_fu_414_p2       |         +|   0|  0|  10|           3|           2|
    |add_ln899_fu_375_p2       |         +|   0|  0|   9|           2|           1|
    |res_I_30_fu_2945_p2       |         +|   0|  0|  24|          17|           1|
    |res_I_62_fu_2956_p2       |         +|   0|  0|  24|          17|           1|
    |sub_ln286_10_fu_1965_p2   |         -|   0|  0|  22|          15|          15|
    |sub_ln286_11_fu_2302_p2   |         -|   0|  0|  23|          16|          16|
    |sub_ln286_12_fu_2384_p2   |         -|   0|  0|  24|          17|          17|
    |sub_ln286_13_fu_2683_p2   |         -|   0|  0|  25|          18|          18|
    |sub_ln286_14_fu_2744_p2   |         -|   0|  0|  26|          19|          19|
    |sub_ln286_15_fu_683_p2    |         -|   0|  0|  12|           5|           5|
    |sub_ln286_16_fu_765_p2    |         -|   0|  0|  13|           6|           6|
    |sub_ln286_17_fu_1084_p2   |         -|   0|  0|  14|           7|           7|
    |sub_ln286_18_fu_1166_p2   |         -|   0|  0|  15|           8|           8|
    |sub_ln286_19_fu_1248_p2   |         -|   0|  0|  16|           9|           9|
    |sub_ln286_1_fu_570_p2     |         -|   0|  0|  13|           6|           6|
    |sub_ln286_20_fu_1562_p2   |         -|   0|  0|  17|          10|          10|
    |sub_ln286_21_fu_1644_p2   |         -|   0|  0|  18|          11|          11|
    |sub_ln286_22_fu_1726_p2   |         -|   0|  0|  19|          12|          12|
    |sub_ln286_23_fu_2040_p2   |         -|   0|  0|  20|          13|          13|
    |sub_ln286_24_fu_2122_p2   |         -|   0|  0|  21|          14|          14|
    |sub_ln286_25_fu_2204_p2   |         -|   0|  0|  22|          15|          15|
    |sub_ln286_26_fu_2517_p2   |         -|   0|  0|  23|          16|          16|
    |sub_ln286_27_fu_2599_p2   |         -|   0|  0|  24|          17|          17|
    |sub_ln286_28_fu_2822_p2   |         -|   0|  0|  25|          18|          18|
    |sub_ln286_29_fu_2883_p2   |         -|   0|  0|  26|          19|          19|
    |sub_ln286_2_fu_845_p2     |         -|   0|  0|  14|           7|           7|
    |sub_ln286_3_fu_927_p2     |         -|   0|  0|  15|           8|           8|
    |sub_ln286_4_fu_1009_p2    |         -|   0|  0|  16|           9|           9|
    |sub_ln286_5_fu_1323_p2    |         -|   0|  0|  17|          10|          10|
    |sub_ln286_6_fu_1405_p2    |         -|   0|  0|  18|          11|          11|
    |sub_ln286_7_fu_1487_p2    |         -|   0|  0|  19|          12|          12|
    |sub_ln286_8_fu_1801_p2    |         -|   0|  0|  20|          13|          13|
    |sub_ln286_9_fu_1883_p2    |         -|   0|  0|  21|          14|          14|
    |sub_ln286_fu_488_p2       |         -|   0|  0|  12|           5|           5|
    |icmp_ln281_10_fu_1877_p2  |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln281_11_fu_1959_p2  |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln281_12_fu_2296_p2  |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln281_13_fu_2378_p2  |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln281_14_fu_2678_p2  |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln281_15_fu_2738_p2  |      icmp|   0|  0|  26|          19|          19|
    |icmp_ln281_16_fu_603_p2   |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln281_17_fu_677_p2   |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln281_18_fu_759_p2   |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln281_19_fu_1078_p2  |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln281_1_fu_482_p2    |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln281_20_fu_1160_p2  |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln281_21_fu_1242_p2  |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln281_22_fu_1556_p2  |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln281_23_fu_1638_p2  |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln281_24_fu_1720_p2  |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln281_25_fu_2034_p2  |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln281_26_fu_2116_p2  |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln281_27_fu_2198_p2  |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln281_28_fu_2511_p2  |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln281_29_fu_2593_p2  |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln281_2_fu_564_p2    |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln281_30_fu_2817_p2  |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln281_31_fu_2877_p2  |      icmp|   0|  0|  26|          19|          19|
    |icmp_ln281_3_fu_839_p2    |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln281_4_fu_921_p2    |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln281_5_fu_1003_p2   |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln281_6_fu_1317_p2   |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln281_7_fu_1399_p2   |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln281_8_fu_1481_p2   |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln281_9_fu_1795_p2   |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln281_fu_408_p2      |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln318_1_fu_2939_p2   |      icmp|   0|  0|  43|          36|          36|
    |icmp_ln318_fu_2800_p2     |      icmp|   0|  0|  43|          36|          36|
    |icmp_ln899_fu_369_p2      |      icmp|   0|  0|   9|           2|           2|
    |res_I_11_fu_1359_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_13_fu_1441_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_15_fu_1757_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_17_fu_1837_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_19_fu_1919_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_1_fu_524_p3         |    select|   0|  0|  16|           1|          17|
    |res_I_21_fu_2258_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_23_fu_2338_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_25_fu_2420_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_27_fu_2715_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_29_fu_2780_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_31_fu_2950_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_33_fu_719_p3        |    select|   0|  0|  16|           1|          17|
    |res_I_35_fu_1040_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_37_fu_1120_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_39_fu_1202_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_3_fu_801_p3         |    select|   0|  0|  16|           1|          17|
    |res_I_41_fu_1518_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_43_fu_1598_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_45_fu_1680_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_47_fu_1996_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_49_fu_2076_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_51_fu_2158_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_53_fu_2473_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_55_fu_2553_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_57_fu_2635_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_59_fu_2854_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_5_fu_881_p3         |    select|   0|  0|  16|           1|          17|
    |res_I_61_fu_2919_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_63_fu_2961_p3       |    select|   0|  0|  16|           1|          17|
    |res_I_7_fu_963_p3         |    select|   0|  0|  16|           1|          17|
    |res_I_9_fu_1279_p3        |    select|   0|  0|  16|           1|          17|
    |select_ln239_1_fu_647_p3  |    select|   0|  0|   3|           1|           1|
    |select_ln239_fu_452_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln272_1_fu_639_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln272_fu_444_p3    |    select|   0|  0|  16|           1|           1|
    |x_l_I_10_fu_955_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_12_fu_1273_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_14_fu_1351_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_16_fu_1433_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_18_fu_1751_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_20_fu_1829_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_22_fu_1911_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_24_fu_2252_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_26_fu_2330_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_28_fu_2412_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_2_fu_436_p3         |    select|   0|  0|  34|           1|          36|
    |x_l_I_30_fu_2708_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_32_fu_2772_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_35_fu_631_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_37_fu_711_p3        |    select|   0|  0|  34|           1|          36|
    |x_l_I_39_fu_1034_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_41_fu_1112_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_43_fu_1194_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_45_fu_1512_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_47_fu_1590_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_49_fu_1672_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_4_fu_516_p3         |    select|   0|  0|  34|           1|          36|
    |x_l_I_51_fu_1990_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_53_fu_2068_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_55_fu_2150_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_57_fu_2467_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_59_fu_2545_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_61_fu_2627_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_63_fu_2847_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_65_fu_2911_p3       |    select|   0|  0|  34|           1|          36|
    |x_l_I_6_fu_795_p3         |    select|   0|  0|  34|           1|          36|
    |x_l_I_8_fu_873_p3         |    select|   0|  0|  34|           1|          36|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|2970|         909|        2505|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                               Name                                              | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                                        |  31|          6|    1|          6|
    |ap_done_int                                                                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                                                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter15                                                                         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg                                                                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg                                                                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg                                                                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg                                                                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg                                                                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg                                                                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg                                                                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg                                                                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg                                                                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg                                                                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg                                                                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg                                                                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg                                                                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg                                                                 |   9|          2|    1|          2|
    |ap_phi_mux_mux_case_0756_phi_fu_348_p6                                                           |  14|          3|   32|         96|
    |ap_phi_mux_mux_case_1757_phi_fu_337_p6                                                           |  14|          3|   32|         96|
    |ap_phi_mux_mux_case_2758_phi_fu_326_p6                                                           |  14|          3|   32|         96|
    |ap_sig_allocacmp_hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33  |   9|          2|   32|         64|
    |ap_sig_allocacmp_hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34  |   9|          2|   32|         64|
    |ap_sig_allocacmp_hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35  |   9|          2|   32|         64|
    |hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1_o                  |   9|          2|   32|         64|
    |hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2_o                  |   9|          2|   32|         64|
    |hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_o                    |   9|          2|   32|         64|
    |i_1_fu_262                                                                                       |   9|          2|    2|          4|
    +-------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                            | 298|         65|  309|        718|
    +-------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                          | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                |   5|   0|    5|          0|
    |ap_done_reg                                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                                                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                                                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                                                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                                                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                                                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                                                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                                         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                                         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                                                         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                                                         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                                                         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                                                         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                                                         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                                                         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                                                         |   1|   0|    1|          0|
    |hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293  |  32|   0|   32|          0|
    |hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299  |  32|   0|   32|          0|
    |hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305  |  32|   0|   32|          0|
    |i_1_fu_262                                                                               |   2|   0|    2|          0|
    |i_reg_3100                                                                               |   2|   0|    2|          0|
    |icmp_ln281_11_reg_3259                                                                   |   1|   0|    1|          0|
    |icmp_ln281_18_reg_3144                                                                   |   1|   0|    1|          0|
    |icmp_ln281_21_reg_3190                                                                   |   1|   0|    1|          0|
    |icmp_ln281_24_reg_3236                                                                   |   1|   0|    1|          0|
    |icmp_ln281_27_reg_3282                                                                   |   1|   0|    1|          0|
    |icmp_ln281_2_reg_3121                                                                    |   1|   0|    1|          0|
    |icmp_ln281_5_reg_3167                                                                    |   1|   0|    1|          0|
    |icmp_ln281_8_reg_3213                                                                    |   1|   0|    1|          0|
    |icmp_ln318_1_reg_3384                                                                    |   1|   0|    1|          0|
    |icmp_ln318_reg_3373                                                                      |   1|   0|    1|          0|
    |icmp_ln899_reg_3105                                                                      |   1|   0|    1|          0|
    |mul_ln309_1_reg_3389                                                                     |  34|   0|   34|          0|
    |mul_ln309_reg_3362                                                                       |  47|   0|   47|          0|
    |mux_case_0756_phi_fu_250                                                                 |  32|   0|   32|          0|
    |mux_case_1757_phi_fu_254                                                                 |  32|   0|   32|          0|
    |mux_case_2758_phi_fu_258                                                                 |  32|   0|   32|          0|
    |res_I_13_reg_3207                                                                        |  17|   0|   17|          0|
    |res_I_19_reg_3253                                                                        |  17|   0|   17|          0|
    |res_I_1_reg_3115                                                                         |  17|   0|   17|          0|
    |res_I_25_reg_3322                                                                        |  17|   0|   17|          0|
    |res_I_29_reg_3367                                                                        |  17|   0|   17|          0|
    |res_I_33_reg_3138                                                                        |  17|   0|   17|          0|
    |res_I_39_reg_3184                                                                        |  17|   0|   17|          0|
    |res_I_45_reg_3230                                                                        |  17|   0|   17|          0|
    |res_I_51_reg_3276                                                                        |  17|   0|   17|          0|
    |res_I_57_reg_3345                                                                        |  17|   0|   17|          0|
    |res_I_61_reg_3378                                                                        |  17|   0|   17|          0|
    |res_I_7_reg_3161                                                                         |  17|   0|   17|          0|
    |sub_ln286_10_reg_3265                                                                    |  15|   0|   15|          0|
    |sub_ln286_16_reg_3150                                                                    |   6|   0|    6|          0|
    |sub_ln286_19_reg_3196                                                                    |   9|   0|    9|          0|
    |sub_ln286_1_reg_3127                                                                     |   6|   0|    6|          0|
    |sub_ln286_22_reg_3242                                                                    |  12|   0|   12|          0|
    |sub_ln286_25_reg_3288                                                                    |  15|   0|   15|          0|
    |sub_ln286_4_reg_3173                                                                     |   9|   0|    9|          0|
    |sub_ln286_7_reg_3219                                                                     |  12|   0|   12|          0|
    |tmp_2_reg_3311                                                                           |  32|   0|   32|          0|
    |tmp_39_reg_3328                                                                          |  16|   0|   16|          0|
    |tmp_41_reg_3333                                                                          |  18|   0|   18|          0|
    |tmp_82_reg_3351                                                                          |  16|   0|   16|          0|
    |tmp_84_reg_3356                                                                          |  18|   0|   18|          0|
    |x_l_I_10_reg_3155                                                                        |  36|   0|   36|          0|
    |x_l_I_16_reg_3201                                                                        |  36|   0|   36|          0|
    |x_l_I_22_reg_3247                                                                        |  36|   0|   36|          0|
    |x_l_I_28_reg_3316                                                                        |  36|   0|   36|          0|
    |x_l_I_37_reg_3132                                                                        |  36|   0|   36|          0|
    |x_l_I_43_reg_3178                                                                        |  36|   0|   36|          0|
    |x_l_I_49_reg_3224                                                                        |  36|   0|   36|          0|
    |x_l_I_4_reg_3109                                                                         |  36|   0|   36|          0|
    |x_l_I_55_reg_3270                                                                        |  36|   0|   36|          0|
    |x_l_I_61_reg_3339                                                                        |  36|   0|   36|          0|
    |hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_3293  |  64|  32|   32|          0|
    |hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_3299  |  64|  32|   32|          0|
    |hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_3305  |  64|  32|   32|          0|
    |i_reg_3100                                                                               |  64|  32|    2|          0|
    |icmp_ln899_reg_3105                                                                      |  64|  32|    1|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                    |1392| 160| 1171|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|                                        RTL Ports                                       | Dir | Bits|  Protocol  |                                 Source Object                                 |    C Type    |
+----------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                  |   in|    1|  ap_ctrl_hs|                                           hdv_engine_Pipeline_VITIS_LOOP_899_7|  return value|
|ap_rst                                                                                  |   in|    1|  ap_ctrl_hs|                                           hdv_engine_Pipeline_VITIS_LOOP_899_7|  return value|
|ap_start                                                                                |   in|    1|  ap_ctrl_hs|                                           hdv_engine_Pipeline_VITIS_LOOP_899_7|  return value|
|ap_done                                                                                 |  out|    1|  ap_ctrl_hs|                                           hdv_engine_Pipeline_VITIS_LOOP_899_7|  return value|
|ap_idle                                                                                 |  out|    1|  ap_ctrl_hs|                                           hdv_engine_Pipeline_VITIS_LOOP_899_7|  return value|
|ap_ready                                                                                |  out|    1|  ap_ctrl_hs|                                           hdv_engine_Pipeline_VITIS_LOOP_899_7|  return value|
|denom_b_classes_0_load_1                                                                |   in|   32|     ap_none|                                                       denom_b_classes_0_load_1|        scalar|
|denom_b_classes_1_load_1                                                                |   in|   32|     ap_none|                                                       denom_b_classes_1_load_1|        scalar|
|denom_b_classes_2_load_1                                                                |   in|   32|     ap_none|                                                       denom_b_classes_2_load_1|        scalar|
|denom_a_classes_0_load_1                                                                |   in|   32|     ap_none|                                                       denom_a_classes_0_load_1|        scalar|
|denom_a_classes_1_load_1                                                                |   in|   32|     ap_none|                                                       denom_a_classes_1_load_1|        scalar|
|denom_a_classes_2_load_1                                                                |   in|   32|     ap_none|                                                       denom_a_classes_2_load_1|        scalar|
|mux_case_2758_phi_out                                                                   |  out|   32|      ap_vld|                                                          mux_case_2758_phi_out|       pointer|
|mux_case_2758_phi_out_ap_vld                                                            |  out|    1|      ap_vld|                                                          mux_case_2758_phi_out|       pointer|
|mux_case_1757_phi_out                                                                   |  out|   32|      ap_vld|                                                          mux_case_1757_phi_out|       pointer|
|mux_case_1757_phi_out_ap_vld                                                            |  out|    1|      ap_vld|                                                          mux_case_1757_phi_out|       pointer|
|mux_case_0756_phi_out                                                                   |  out|   32|      ap_vld|                                                          mux_case_0756_phi_out|       pointer|
|mux_case_0756_phi_out_ap_vld                                                            |  out|    1|      ap_vld|                                                          mux_case_0756_phi_out|       pointer|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2_i         |   in|   32|     ap_ovld|  hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2|       pointer|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2_o         |  out|   32|     ap_ovld|  hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2|       pointer|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2_o_ap_vld  |  out|    1|     ap_ovld|  hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2|       pointer|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1_i         |   in|   32|     ap_ovld|  hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1|       pointer|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1_o         |  out|   32|     ap_ovld|  hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1|       pointer|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1_o_ap_vld  |  out|    1|     ap_ovld|  hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1|       pointer|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_i           |   in|   32|     ap_ovld|    hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl|       pointer|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_o           |  out|   32|     ap_ovld|    hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl|       pointer|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_o_ap_vld    |  out|    1|     ap_ovld|    hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl|       pointer|
+----------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+

