<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;11.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li><li class="navelem"><a class="el" href="dir_234f42f82b76b03f6101df18c668b2d0.html">Utils</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">AMDGPUBaseInfo.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIDefines_8h_source.html">SIDefines.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CallingConv_8h_source.html">llvm/IR/CallingConv.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCInstrDesc_8h_source.html">llvm/MC/MCInstrDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDHSAKernelDescriptor_8h_source.html">llvm/Support/AMDHSAKernelDescriptor.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Alignment_8h_source.html">llvm/Support/Alignment.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Compiler_8h_source.html">llvm/Support/Compiler.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetParser_8h_source.html">llvm/Support/TargetParser.h</a>&quot;</code><br />
<code>#include &lt;cstdint&gt;</code><br />
<code>#include &lt;string&gt;</code><br />
<code>#include &lt;utility&gt;</code><br />
<code>#include &quot;AMDGPUGenSearchableTables.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AMDGPUBaseInfo.h:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUBaseInfo_8h__incl.png" border="0" usemap="#alib_2Target_2AMDGPU_2Utils_2AMDGPUBaseInfo_8h" alt=""/></div>
<map name="alib_2Target_2AMDGPU_2Utils_2AMDGPUBaseInfo_8h" id="alib_2Target_2AMDGPU_2Utils_2AMDGPUBaseInfo_8h">
<area shape="rect" title=" " alt="" coords="2806,5,2974,46"/>
<area shape="rect" href="AMDGPU_8h.html" title=" " alt="" coords="330,94,421,120"/>
<area shape="poly" title=" " alt="" coords="2806,31,1909,53,1258,72,589,97,436,104,436,99,589,91,1258,67,1909,48,2805,26"/>
<area shape="rect" href="AMDKernelCodeT_8h.html" title=" " alt="" coords="1033,175,1169,201"/>
<area shape="poly" title=" " alt="" coords="2806,37,1184,182,1184,177,2805,32"/>
<area shape="rect" title=" " alt="" coords="2413,492,2466,518"/>
<area shape="poly" title=" " alt="" coords="2904,45,3014,230,3072,324,3104,369,3128,381,3156,390,3219,399,3285,399,3348,395,3401,393,3436,396,3447,403,3449,414,3443,428,3428,446,3413,453,3384,459,3290,470,3009,488,2701,500,2480,506,2480,500,2700,494,3009,482,3290,465,3383,454,3411,448,3425,442,3438,425,3444,413,3442,406,3435,401,3401,398,3349,400,3286,404,3219,404,3155,395,3126,386,3100,373,3068,327,3009,233,2899,48"/>
<area shape="rect" href="Compiler_8h.html" title=" " alt="" coords="2911,492,3072,518"/>
<area shape="poly" title=" " alt="" coords="2975,23,3177,27,3298,35,3419,48,3530,68,3579,81,3622,97,3658,115,3685,135,3703,159,3709,186,3709,352,3704,375,3689,396,3667,414,3638,430,3562,456,3470,476,3368,489,3265,498,3086,506,3086,501,3265,493,3367,484,3469,470,3561,451,3636,425,3664,410,3686,392,3699,373,3704,351,3704,187,3698,162,3681,139,3655,119,3620,102,3578,86,3529,73,3418,53,3298,40,3177,33,2975,29"/>
<area shape="rect" title=" " alt="" coords="3361,419,3414,444"/>
<area shape="poly" title=" " alt="" coords="2898,46,2911,108,2918,187,2918,270,2924,306,2942,330,2969,349,3005,368,3051,389,3092,401,3130,407,3167,408,3247,406,3293,408,3347,416,3346,421,3293,414,3247,411,3167,413,3130,412,3091,407,3049,394,3002,373,2966,354,2938,334,2919,308,2913,271,2913,187,2906,109,2893,47"/>
<area shape="rect" title=" " alt="" coords="808,492,868,518"/>
<area shape="poly" title=" " alt="" coords="2806,30,2430,33,1892,43,1610,51,1346,63,1118,78,946,97,887,101,828,99,719,93,674,98,656,103,640,112,628,124,618,140,612,161,610,187,610,351,615,382,629,408,650,430,677,448,737,476,794,493,793,498,735,481,674,453,647,434,625,411,610,383,605,352,605,187,607,160,613,138,623,121,637,107,654,98,673,92,719,88,828,94,887,96,946,91,1118,73,1346,58,1610,46,1892,38,2430,28,2806,25"/>
<area shape="rect" href="SIDefines_8h.html" title=" " alt="" coords="2737,94,2827,120"/>
<area shape="poly" title=" " alt="" coords="2865,49,2812,87,2809,83,2862,44"/>
<area shape="rect" href="MCInstrDesc_8h.html" title=" " alt="" coords="2701,175,2864,201"/>
<area shape="poly" title=" " alt="" coords="2883,48,2842,121,2805,166,2801,163,2837,118,2879,45"/>
<area shape="rect" href="CallingConv_8h.html" title=" " alt="" coords="3743,94,3891,120"/>
<area shape="poly" title=" " alt="" coords="2975,30,3304,54,3725,91,3728,92,3728,97,3725,97,3304,59,2975,35"/>
<area shape="rect" href="AMDHSAKernelDescriptor_8h.html" title="AMDHSA kernel descriptor definitions." alt="" coords="899,330,1092,371"/>
<area shape="poly" title=" " alt="" coords="2806,35,2408,60,1884,97,1796,100,1712,98,1554,81,1408,58,1273,41,1209,39,1148,41,1090,51,1033,70,979,98,927,138,876,191,827,258,822,269,821,279,832,298,854,313,886,325,884,330,852,318,828,301,816,281,817,268,823,255,872,187,923,134,976,94,1031,65,1088,46,1148,36,1209,33,1273,36,1408,53,1554,76,1712,92,1796,95,1883,91,2408,55,2806,29"/>
<area shape="rect" href="Alignment_8h.html" title=" " alt="" coords="2523,256,2690,282"/>
<area shape="poly" title=" " alt="" coords="2817,49,2770,69,2726,96,2691,131,2661,172,2620,244,2615,242,2656,169,2687,128,2723,92,2768,64,2815,44"/>
<area shape="rect" href="llvm_2Support_2ErrorHandling_8h.html" title=" " alt="" coords="3115,338,3303,363"/>
<area shape="poly" title=" " alt="" coords="2927,44,2958,65,2987,92,3008,122,3019,148,3029,175,3045,207,3066,246,3095,280,3131,307,3168,328,3166,333,3128,312,3091,284,3062,249,3040,210,3024,177,3014,150,3003,124,2983,96,2955,69,2924,49"/>
<area shape="rect" href="TargetParser_8h.html" title=" " alt="" coords="3234,94,3416,120"/>
<area shape="poly" title=" " alt="" coords="2975,40,3244,88,3243,93,2974,45"/>
<area shape="rect" title=" " alt="" coords="3915,94,4143,120"/>
<area shape="poly" title=" " alt="" coords="2975,29,3370,54,3900,91,3899,96,3369,59,2975,35"/>
<area shape="rect" title=" " alt="" coords="194,175,357,201"/>
<area shape="poly" title=" " alt="" coords="362,122,304,168,300,164,359,118"/>
<area shape="rect" title=" " alt="" coords="380,175,571,201"/>
<area shape="poly" title=" " alt="" coords="392,118,451,164,447,168,389,122"/>
<area shape="rect" href="CodeGen_8h.html" title=" " alt="" coords="5,175,170,201"/>
<area shape="poly" title=" " alt="" coords="332,123,147,173,145,168,330,118"/>
<area shape="rect" href="SubtargetFeature_8h.html" title=" " alt="" coords="1008,256,1194,282"/>
<area shape="poly" title=" " alt="" coords="1104,201,1104,241,1098,241,1098,201"/>
<area shape="rect" title=" " alt="" coords="1627,419,1692,444"/>
<area shape="poly" title=" " alt="" coords="1129,199,1168,222,1207,255,1218,271,1225,287,1230,316,1237,344,1245,356,1258,368,1277,376,1311,384,1408,400,1613,423,1612,428,1407,405,1310,389,1275,381,1255,373,1241,360,1233,346,1225,317,1220,288,1213,273,1203,258,1165,226,1126,204"/>
<area shape="poly" title=" " alt="" coords="1033,204,938,224,832,253,782,271,740,290,706,310,686,331,678,354,680,376,690,398,707,418,753,455,800,483,798,488,750,460,703,422,686,401,675,378,672,353,681,329,703,306,737,285,781,266,830,248,937,219,1032,199"/>
<area shape="rect" href="Debug_8h.html" title=" " alt="" coords="837,256,984,282"/>
<area shape="poly" title=" " alt="" coords="1072,204,954,253,952,248,1070,199"/>
<area shape="rect" href="StringRef_8h.html" title=" " alt="" coords="2366,338,2513,363"/>
<area shape="poly" title=" " alt="" coords="1194,273,2352,341,2351,347,1194,279"/>
<area shape="poly" title=" " alt="" coords="1194,271,1400,279,1682,282,2046,283,2233,286,2409,294,2564,307,2688,327,2715,337,2734,348,2752,359,2778,368,2861,386,2933,396,2997,399,3058,399,3185,398,3260,404,3346,416,3345,421,3259,409,3185,404,3058,404,2997,404,2932,401,2860,392,2776,373,2750,363,2731,352,2712,341,2687,333,2564,312,2409,299,2233,291,2046,288,1682,287,1399,285,1194,277"/>
<area shape="rect" href="MathExtras_8h.html" title=" " alt="" coords="1275,419,1452,444"/>
<area shape="poly" title=" " alt="" coords="1113,281,1155,323,1214,368,1262,393,1309,411,1307,416,1259,398,1211,373,1152,327,1110,284"/>
<area shape="rect" title=" " alt="" coords="696,338,746,363"/>
<area shape="poly" title=" " alt="" coords="1014,285,872,308,759,333,756,334,754,329,757,327,871,303,1013,280"/>
<area shape="rect" title=" " alt="" coords="770,338,824,363"/>
<area shape="poly" title=" " alt="" coords="1035,285,943,305,843,333,838,334,836,329,841,327,942,300,1034,280"/>
<area shape="rect" title=" " alt="" coords="926,419,1022,444"/>
<area shape="poly" title=" " alt="" coords="1108,282,1116,323,1115,349,1106,372,1092,388,1075,402,1038,419,1035,415,1072,397,1088,385,1101,369,1109,347,1111,324,1102,283"/>
<area shape="rect" title=" " alt="" coords="3327,338,3384,363"/>
<area shape="poly" title=" " alt="" coords="1194,272,1400,279,2360,287,2959,300,3183,311,3263,319,3316,327,3322,329,3320,334,3315,333,3262,324,3182,317,2959,305,2360,293,1399,285,1194,277"/>
<area shape="rect" href="iterator__range_8h.html" title="This provides a very simple, boring adaptor for a begin and end iterator into a range type." alt="" coords="2121,419,2291,444"/>
<area shape="poly" title=" " alt="" coords="2404,366,2257,416,2255,411,2403,361"/>
<area shape="poly" title=" " alt="" coords="2442,364,2442,478,2437,478,2437,364"/>
<area shape="poly" title=" " alt="" coords="2492,361,2525,368,2609,380,2675,386,2740,395,2822,416,2848,428,2873,442,2955,483,2953,488,2870,447,2846,433,2820,421,2739,400,2674,391,2608,386,2524,373,2491,366"/>
<area shape="rect" title=" " alt="" coords="1698,492,1773,518"/>
<area shape="poly" title=" " alt="" coords="2378,366,2109,421,1788,494,1786,489,2108,416,2377,361"/>
<area shape="rect" title=" " alt="" coords="1457,492,1521,518"/>
<area shape="poly" title=" " alt="" coords="2366,365,1992,421,1536,498,1535,493,1991,416,2365,360"/>
<area shape="poly" title=" " alt="" coords="2366,362,1707,428,1706,423,2366,356"/>
<area shape="poly" title=" " alt="" coords="2488,361,2525,368,2649,382,2754,388,2935,388,3022,387,3116,390,3222,398,3347,416,3346,421,3222,404,3116,395,3022,392,2935,393,2754,393,2648,387,2524,373,2487,366"/>
<area shape="rect" title=" " alt="" coords="1948,492,2009,518"/>
<area shape="poly" title=" " alt="" coords="2168,447,2024,492,2023,487,2167,442"/>
<area shape="poly" title=" " alt="" coords="2247,442,2400,489,2398,494,2245,447"/>
<area shape="rect" title=" " alt="" coords="2838,566,3004,592"/>
<area shape="poly" title=" " alt="" coords="2982,520,2945,557,2941,553,2978,516"/>
<area shape="rect" title=" " alt="" coords="3028,566,3096,592"/>
<area shape="poly" title=" " alt="" coords="3005,516,3042,553,3038,557,3001,520"/>
<area shape="poly" title=" " alt="" coords="1452,434,1616,442,2896,497,2896,502,1615,447,1452,440"/>
<area shape="poly" title=" " alt="" coords="1428,442,1684,491,1683,497,1427,448"/>
<area shape="poly" title=" " alt="" coords="1386,443,1456,482,1454,487,1383,447"/>
<area shape="rect" title=" " alt="" coords="1334,492,1393,518"/>
<area shape="poly" title=" " alt="" coords="1366,445,1366,477,1361,477,1361,445"/>
<area shape="poly" title=" " alt="" coords="1275,447,884,500,883,495,1275,442"/>
<area shape="poly" title=" " alt="" coords="2785,120,2785,160,2780,160,2780,120"/>
<area shape="poly" title=" " alt="" coords="2788,200,2801,235,2823,282,2855,330,2875,351,2898,368,2936,384,2986,395,3108,405,3238,408,3346,416,3346,421,3237,414,3108,410,2985,400,2934,389,2895,373,2872,355,2851,333,2818,284,2796,237,2783,202"/>
<area shape="rect" href="MCRegisterInfo_8h.html" title=" " alt="" coords="1792,256,1970,282"/>
<area shape="poly" title=" " alt="" coords="2700,199,1985,261,1984,256,2700,194"/>
<area shape="rect" href="llvm_2Support_2DataTypes_8h.html" title=" " alt="" coords="1412,256,1584,282"/>
<area shape="poly" title=" " alt="" coords="2700,197,1600,264,1599,259,2700,192"/>
<area shape="poly" title=" " alt="" coords="1912,280,2019,328,2174,409,2171,414,2017,332,1910,285"/>
<area shape="poly" title=" " alt="" coords="1877,283,1864,323,1862,347,1866,370,1883,403,1905,434,1953,481,1949,485,1901,437,1878,406,1861,372,1857,347,1859,322,1872,282"/>
<area shape="poly" title=" " alt="" coords="1928,280,2097,332,2202,370,2305,416,2363,449,2412,481,2409,486,2360,454,2302,421,2200,375,2096,337,1927,285"/>
<area shape="poly" title=" " alt="" coords="1792,279,1607,299,1520,314,1459,332,1446,341,1438,352,1430,363,1415,373,1383,382,1342,386,1243,388,1193,390,1148,395,1111,404,1087,420,1082,431,1086,442,1225,464,1443,495,1442,500,1225,469,1083,446,1077,431,1083,417,1109,399,1147,389,1193,385,1243,383,1341,381,1382,377,1413,368,1426,359,1434,349,1443,338,1457,328,1519,309,1606,294,1792,274"/>
<area shape="poly" title=" " alt="" coords="1792,277,1255,304,1001,320,921,327,887,332,873,347,862,364,847,403,841,443,839,478,834,478,835,443,842,402,857,361,869,343,885,328,920,321,1001,314,1255,298,1792,272"/>
<area shape="rect" href="DenseMap_8h.html" title=" " alt="" coords="1629,338,1783,363"/>
<area shape="poly" title=" " alt="" coords="1855,285,1747,333,1745,329,1853,280"/>
<area shape="rect" href="iterator_8h.html" title=" " alt="" coords="1876,338,2006,363"/>
<area shape="poly" title=" " alt="" coords="1892,281,1925,324,1921,327,1888,284"/>
<area shape="rect" href="LaneBitmask_8h.html" title="A common definition of LaneBitmask for use in TableGen and CodeGen." alt="" coords="3175,419,3336,444"/>
<area shape="poly" title=" " alt="" coords="1970,271,2346,289,2545,306,2626,316,2688,327,2716,337,2736,348,2756,358,2783,368,2937,391,3160,417,3160,422,2936,396,2782,373,2754,363,2734,352,2714,342,2687,333,2625,321,2544,311,2346,294,1970,276"/>
<area shape="rect" href="MCRegister_8h.html" title=" " alt="" coords="1097,419,1251,444"/>
<area shape="poly" title=" " alt="" coords="1792,278,1663,295,1592,311,1523,332,1505,342,1492,352,1478,363,1459,373,1373,396,1261,418,1260,413,1372,391,1457,368,1475,358,1488,348,1502,337,1521,328,1590,306,1662,290,1791,273"/>
<area shape="poly" title=" " alt="" coords="1712,362,1730,402,1744,424,1762,442,1803,466,1849,483,1893,493,1933,499,1932,504,1892,498,1847,488,1801,471,1759,446,1740,427,1725,404,1707,364"/>
<area shape="poly" title=" " alt="" coords="1745,361,1878,400,2047,442,2244,476,2399,497,2398,502,2243,481,2046,447,1877,405,1744,366"/>
<area shape="poly" title=" " alt="" coords="1784,359,1864,368,2021,382,2144,391,2267,400,2424,416,2688,452,2906,487,2906,492,2687,457,2423,421,2266,405,2143,396,2021,388,1863,373,1783,364"/>
<area shape="poly" title=" " alt="" coords="1680,366,1653,381,1628,399,1614,421,1614,432,1618,443,1631,459,1647,472,1685,490,1683,494,1645,476,1627,463,1613,446,1608,432,1609,419,1625,396,1650,376,1677,361"/>
<area shape="poly" title=" " alt="" coords="1689,366,1608,421,1518,486,1515,481,1605,416,1686,362"/>
<area shape="poly" title=" " alt="" coords="1701,365,1676,407,1672,405,1697,362"/>
<area shape="poly" title=" " alt="" coords="1654,366,1431,417,1430,412,1653,361"/>
<area shape="poly" title=" " alt="" coords="1629,363,1037,426,1037,421,1628,357"/>
<area shape="rect" href="type__traits_8h.html" title=" " alt="" coords="2638,419,2809,444"/>
<area shape="poly" title=" " alt="" coords="1784,359,1864,368,2225,395,2624,421,2623,427,2225,400,1863,373,1783,364"/>
<area shape="rect" title=" " alt="" coords="2366,419,2412,444"/>
<area shape="poly" title=" " alt="" coords="1784,359,1864,368,2304,416,2352,422,2351,428,2303,421,1863,373,1783,364"/>
<area shape="poly" title=" " alt="" coords="2676,447,2481,496,2480,491,2675,442"/>
<area shape="poly" title=" " alt="" coords="2770,442,2933,485,2931,491,2768,447"/>
<area shape="poly" title=" " alt="" coords="1982,361,2152,411,2151,417,1981,366"/>
<area shape="poly" title=" " alt="" coords="1946,363,1974,477,1969,479,1941,364"/>
<area shape="poly" title=" " alt="" coords="1959,361,2024,401,2066,423,2110,442,2188,465,2268,481,2399,498,2398,503,2267,486,2187,470,2108,447,2064,428,2021,406,1957,366"/>
<area shape="poly" title=" " alt="" coords="1926,366,1765,485,1762,481,1923,361"/>
<area shape="poly" title=" " alt="" coords="1898,366,1707,420,1705,415,1897,361"/>
<area shape="poly" title=" " alt="" coords="3211,447,3051,491,3050,485,3210,442"/>
<area shape="poly" title=" " alt="" coords="1228,442,1443,491,1441,496,1227,448"/>
<area shape="rect" href="llvm-c_2DataTypes_8h.html" title=" " alt="" coords="1268,338,1403,363"/>
<area shape="poly" title=" " alt="" coords="1474,285,1375,333,1372,328,1472,280"/>
<area shape="poly" title=" " alt="" coords="1093,361,1613,422,1612,427,1092,366"/>
<area shape="poly" title=" " alt="" coords="971,373,916,421,859,483,855,479,912,417,968,369"/>
<area shape="poly" title=" " alt="" coords="2522,274,2297,279,2015,289,1760,306,1670,318,1618,332,1577,363,1544,403,1519,444,1501,480,1497,477,1514,442,1540,400,1573,360,1616,328,1668,313,1759,301,2014,283,2297,273,2522,269"/>
<area shape="poly" title=" " alt="" coords="2653,280,2716,300,2783,328,2815,350,2828,359,2847,368,2919,389,2981,400,3038,404,3091,404,3204,402,3270,405,3347,416,3346,421,3270,411,3204,407,3091,409,3037,409,2981,405,2918,394,2845,373,2826,364,2812,354,2781,332,2714,305,2651,285"/>
<area shape="poly" title=" " alt="" coords="2522,276,1994,296,1727,313,1630,322,1574,333,1555,341,1542,351,1510,373,1412,416,1410,411,1508,368,1538,346,1552,336,1572,327,1629,317,1726,307,1994,291,2522,270"/>
<area shape="rect" href="Optional_8h.html" title=" " alt="" coords="2537,338,2676,363"/>
<area shape="poly" title=" " alt="" coords="2609,282,2609,323,2604,323,2604,282"/>
<area shape="poly" title=" " alt="" coords="2595,366,2465,484,2461,481,2591,362"/>
<area shape="poly" title=" " alt="" coords="2659,361,2695,368,2736,372,2790,372,2914,372,2977,374,3034,381,3081,395,3099,405,3114,417,3120,428,3121,440,3107,460,3081,476,3049,490,3047,485,3078,472,3104,456,3116,439,3115,430,3109,420,3096,409,3079,400,3033,387,2976,380,2914,377,2789,377,2736,377,2694,373,2658,366"/>
<area shape="poly" title=" " alt="" coords="2590,366,2520,408,2473,430,2424,447,2042,474,1536,504,1536,498,2041,468,2423,442,2471,425,2517,403,2587,361"/>
<area shape="poly" title=" " alt="" coords="2625,361,2695,408,2692,412,2623,366"/>
<area shape="poly" title=" " alt="" coords="2574,366,2426,419,2425,414,2572,361"/>
<area shape="rect" href="None_8h.html" title=" " alt="" coords="2977,419,3099,444"/>
<area shape="poly" title=" " alt="" coords="2661,361,2695,368,2963,415,2962,421,2694,373,2660,366"/>
<area shape="rect" title=" " alt="" coords="2884,419,2952,444"/>
<area shape="poly" title=" " alt="" coords="2655,361,2870,415,2869,421,2654,366"/>
<area shape="poly" title=" " alt="" coords="3273,361,3395,388,3445,403,3472,417,3478,432,3472,446,3453,457,3419,466,3319,482,3087,501,3086,496,3318,476,3418,461,3451,452,3468,443,3473,432,3468,420,3443,408,3394,393,3272,366"/>
<area shape="poly" title=" " alt="" coords="3237,361,3348,410,3346,415,3235,366"/>
<area shape="poly" title=" " alt="" coords="3417,111,3480,118,3544,128,3598,144,3618,154,3632,166,3643,183,3648,199,3647,215,3640,230,3615,257,3578,281,3533,301,3486,318,3399,342,3398,337,3484,313,3531,296,3576,276,3612,253,3636,227,3641,214,3642,200,3638,185,3628,169,3615,159,3596,149,3543,134,3479,123,3416,116"/>
<area shape="rect" href="Triple_8h.html" title=" " alt="" coords="3313,175,3436,201"/>
<area shape="poly" title=" " alt="" coords="3335,119,3361,161,3357,164,3330,122"/>
<area shape="rect" href="ARMTargetParser_8h.html" title=" " alt="" coords="3105,256,3318,282"/>
<area shape="poly" title=" " alt="" coords="3318,122,3231,245,3226,242,3314,119"/>
<area shape="rect" href="AArch64TargetParser_8h.html" title=" " alt="" coords="3054,168,3238,208"/>
<area shape="poly" title=" " alt="" coords="3298,123,3205,164,3203,159,3296,118"/>
<area shape="rect" title=" " alt="" coords="3460,175,3619,201"/>
<area shape="poly" title=" " alt="" coords="3359,118,3494,167,3492,172,3357,123"/>
<area shape="poly" title=" " alt="" coords="3105,283,3086,285,2928,296,2805,303,2682,312,2525,333,2503,337,2502,331,2524,327,2682,307,2805,297,2928,291,3086,279,3105,278"/>
<area shape="poly" title=" " alt="" coords="3235,280,3322,328,3319,332,3232,285"/>
<area shape="poly" title=" " alt="" coords="3060,212,2508,336,2507,331,3059,206"/>
<area shape="poly" title=" " alt="" coords="3240,202,3289,222,3312,237,3332,255,3343,270,3350,288,3357,322,3352,323,3345,289,3338,273,3328,258,3309,241,3287,227,3238,207"/>
<area shape="poly" title=" " alt="" coords="3164,207,3194,243,3190,247,3160,210"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUBaseInfo_8h__dep__incl.png" border="0" usemap="#alib_2Target_2AMDGPU_2Utils_2AMDGPUBaseInfo_8hdep" alt=""/></div>
<map name="alib_2Target_2AMDGPU_2Utils_2AMDGPUBaseInfo_8hdep" id="alib_2Target_2AMDGPU_2Utils_2AMDGPUBaseInfo_8hdep">
<area shape="rect" title=" " alt="" coords="4746,5,4914,46"/>
<area shape="rect" href="AMDGPUAlwaysInlinePass_8cpp.html" title="This pass marks all internal functions as always_inline and creates duplicates of all other functions..." alt="" coords="108,94,352,135"/>
<area shape="poly" title=" " alt="" coords="4731,30,3933,30,2669,38,1990,46,1346,58,789,75,370,97,352,98,352,93,370,91,789,69,1346,53,1990,41,2669,33,3933,25,4731,24"/>
<area shape="rect" href="AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="5605,360,5857,401"/>
<area shape="poly" title=" " alt="" coords="4857,56,4883,93,4900,126,4911,158,4925,214,4932,240,4944,264,4962,287,4990,310,5013,322,5042,333,5111,347,5193,354,5282,356,5457,354,5533,354,5593,357,5605,359,5604,364,5592,363,5533,360,5457,360,5282,362,5193,359,5111,352,5040,338,5011,327,4987,314,4959,291,4940,267,4927,242,4920,215,4906,159,4895,128,4878,95,4853,59"/>
<area shape="rect" href="AMDGPUAnnotateUniformValues_8cpp.html" title="This pass adds amdgpu.uniform metadata to IR values so this information can be used during instructio..." alt="" coords="5248,94,5500,135"/>
<area shape="poly" title=" " alt="" coords="4929,40,5250,91,5249,96,4928,45"/>
<area shape="rect" href="AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="1254,360,1481,401"/>
<area shape="poly" title=" " alt="" coords="4731,30,4284,34,3642,45,2990,65,2717,79,2511,97,2390,114,2296,134,2082,185,1876,225,1786,244,1672,274,1532,319,1417,362,1415,357,1531,314,1670,269,1785,239,1875,220,2081,180,2295,129,2389,109,2511,91,2717,74,2989,60,3642,40,4284,29,4731,25"/>
<area shape="rect" href="AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="2483,360,2766,401"/>
<area shape="poly" title=" " alt="" coords="4731,30,4426,32,4017,41,3808,49,3613,61,3446,77,3320,97,3219,123,3119,155,3021,192,2928,231,2768,306,2661,362,2658,357,2766,301,2926,226,3019,187,3117,150,3218,117,3319,91,3445,71,3613,56,3808,44,4017,36,4426,27,4731,24"/>
<area shape="rect" href="AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="1006,360,1230,401"/>
<area shape="poly" title=" " alt="" coords="4731,30,4244,35,3535,47,2811,67,2508,80,2279,97,2048,120,1751,156,1599,179,1457,206,1334,238,1239,274,1191,311,1139,361,1135,358,1187,307,1237,269,1333,233,1456,201,1598,174,1750,150,2047,114,2279,91,2508,75,2811,61,3535,41,4244,30,4731,25"/>
<area shape="rect" href="AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs." alt="" coords="978,94,1204,135"/>
<area shape="poly" title=" " alt="" coords="4731,29,4214,30,3381,38,2373,58,1848,75,1333,97,1205,105,1204,100,1332,91,1848,70,2373,53,3381,33,4214,25,4731,24"/>
<area shape="rect" href="R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo." alt="" coords="5,360,204,401"/>
<area shape="poly" title=" " alt="" coords="4731,30,3958,36,2780,49,1636,69,1215,82,966,97,841,111,744,126,649,148,529,185,415,228,305,277,140,362,138,357,303,273,413,223,528,180,648,143,743,121,840,106,966,91,1214,77,1636,64,2780,44,3958,31,4731,25"/>
<area shape="rect" href="SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo." alt="" coords="3324,183,3504,223"/>
<area shape="poly" title=" " alt="" coords="4731,32,4572,38,4366,50,4135,69,3904,97,3789,116,3675,140,3488,185,3486,180,3674,134,3788,111,3903,91,4135,64,4365,45,4572,33,4731,27"/>
<area shape="rect" href="AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget." alt="" coords="3454,279,3721,305"/>
<area shape="poly" title=" " alt="" coords="4731,40,4549,62,4340,97,4128,144,3922,197,3627,281,3626,276,3920,191,4126,139,4339,91,4548,57,4731,34"/>
<area shape="rect" href="AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="5881,360,6131,401"/>
<area shape="poly" title=" " alt="" coords="4870,53,4911,92,4933,124,4949,155,4967,213,4977,239,4990,264,5011,287,5040,310,5061,318,5094,325,5190,336,5450,348,5712,353,5870,357,5881,358,5880,364,5870,363,5712,358,5450,353,5189,341,5093,330,5060,323,5038,314,5007,291,4986,267,4972,241,4962,214,4944,157,4929,127,4906,96,4866,57"/>
<area shape="rect" href="AMDGPUPropagateAttributes_8cpp.html" title="This pass propagates attributes from kernels to the non&#45;entry functions." alt="" coords="6155,360,6414,401"/>
<area shape="poly" title=" " alt="" coords="4885,51,4914,70,4942,92,4969,123,4988,153,5011,211,5022,238,5037,264,5059,288,5091,310,5118,319,5160,327,5281,339,5437,347,5611,351,5944,353,6143,357,6155,358,6154,364,6143,363,5944,359,5611,356,5437,352,5281,345,5159,333,5117,324,5089,314,5056,292,5033,267,5018,240,5006,213,4983,155,4965,126,4939,96,4911,74,4882,56"/>
<area shape="rect" href="AMDGPUTargetTransformInfo_8cpp.html" title=" " alt="" coords="6333,449,6569,489"/>
<area shape="poly" title=" " alt="" coords="4885,50,5079,134,5204,181,5332,221,5486,258,5608,278,5889,309,5942,312,6010,312,6168,309,6248,312,6321,319,6382,333,6407,344,6428,358,6443,378,6452,403,6455,448,6450,449,6447,404,6438,381,6424,362,6405,349,6381,339,6320,324,6247,317,6168,315,6010,317,5942,318,5888,315,5607,283,5485,263,5330,226,5202,186,5077,139,4882,55"/>
<area shape="rect" href="AMDGPUTargetTransformInfo_8h.html" title="This file a TargetTransformInfo::Concept conforming object specific to the AMDGPU target machine." alt="" coords="6489,360,6725,401"/>
<area shape="poly" title=" " alt="" coords="4929,38,5027,59,5078,73,5128,92,5147,102,5161,112,5174,122,5192,132,5300,171,5387,190,5476,202,5590,221,6017,289,6489,359,6488,364,6016,295,5589,226,5475,208,5386,195,5298,176,5190,137,5171,127,5158,116,5144,106,5126,96,5077,78,5026,64,4928,43"/>
<area shape="rect" href="AMDGPUBaseInfo_8cpp.html" title=" " alt="" coords="6636,449,6805,489"/>
<area shape="poly" title=" " alt="" coords="4929,32,5051,52,5116,69,5179,92,5196,102,5208,113,5220,123,5236,132,5302,153,5381,167,5472,178,5571,184,5790,191,6021,196,6248,207,6355,217,6455,232,6545,252,6624,280,6690,314,6717,335,6740,358,6750,380,6750,405,6743,429,6734,449,6730,447,6738,427,6745,404,6745,381,6736,362,6713,339,6687,319,6622,284,6543,258,6454,237,6354,222,6248,212,6021,201,5790,197,5571,190,5471,183,5380,173,5301,158,5234,137,5216,127,5205,117,5193,106,5177,96,5114,74,5050,57,4928,37"/>
<area shape="rect" href="GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="5367,360,5581,401"/>
<area shape="poly" title=" " alt="" coords="4845,59,4940,310,4974,328,5022,339,5078,346,5140,350,5261,353,5355,357,5368,359,5367,364,5355,363,5261,358,5139,355,5078,352,5021,345,4972,333,4936,314,4840,61"/>
<area shape="rect" href="GCNSchedStrategy_8cpp.html" title="This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware." alt="" coords="2995,360,3203,401"/>
<area shape="poly" title=" " alt="" coords="4731,30,4419,37,4217,46,4003,59,3791,79,3596,106,3509,122,3432,141,3366,162,3312,185,3250,226,3194,275,3148,323,3116,361,3112,358,3144,320,3190,272,3247,222,3310,180,3364,157,3430,136,3508,117,3595,100,3790,74,4002,54,4216,40,4418,32,4731,25"/>
<area shape="rect" href="R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600." alt="" coords="787,360,982,401"/>
<area shape="poly" title=" " alt="" coords="4730,30,4179,33,3359,43,2515,63,2162,78,1895,97,1748,111,1634,126,1521,148,1379,185,1246,228,1119,277,926,362,924,357,1117,272,1245,223,1377,180,1520,143,1633,120,1748,106,1895,91,2162,73,2515,58,3359,38,4179,28,4730,25"/>
<area shape="rect" href="SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="4289,360,4467,401"/>
<area shape="poly" title=" " alt="" coords="4792,57,4739,96,4545,248,4403,362,4400,358,4541,244,4736,92,4789,53"/>
<area shape="rect" href="SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="4491,360,4678,401"/>
<area shape="poly" title=" " alt="" coords="4804,59,4773,96,4719,171,4669,246,4598,361,4594,358,4665,243,4715,168,4769,92,4800,55"/>
<area shape="rect" href="SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="2790,360,2971,401"/>
<area shape="poly" title=" " alt="" coords="4731,30,4450,33,4081,43,3893,51,3718,63,3568,78,3454,97,3369,121,3285,152,3204,189,3127,228,2996,304,2909,362,2906,357,2993,300,3124,223,3201,184,3283,147,3368,116,3453,91,3567,72,3717,57,3892,46,4081,37,4450,28,4731,25"/>
<area shape="rect" href="SILoadStoreOptimizer_8cpp.html" title=" " alt="" coords="4703,360,4885,401"/>
<area shape="poly" title=" " alt="" coords="4806,59,4788,95,4780,132,4775,170,4776,245,4783,311,4792,359,4787,360,4778,312,4770,245,4770,169,4775,131,4783,93,4802,57"/>
<area shape="rect" href="SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="4062,360,4265,401"/>
<area shape="poly" title=" " alt="" coords="4768,55,4683,96,4635,126,4597,155,4534,208,4470,261,4430,287,4380,314,4314,342,4249,362,4247,357,4313,337,4378,310,4428,283,4467,256,4531,204,4593,151,4632,122,4681,92,4766,50"/>
<area shape="rect" href="SIMemoryLegalizer_8cpp.html" title="Memory legalizer &#45; implements memory model." alt="" coords="4909,360,5111,401"/>
<area shape="poly" title=" " alt="" coords="4822,61,4811,114,4805,179,4806,214,4812,248,4822,281,4839,310,4853,327,4870,340,4910,359,4907,364,4867,344,4849,331,4834,314,4817,283,4807,249,4801,214,4800,179,4806,113,4817,60"/>
<area shape="rect" href="SIPeepholeSDWA_8cpp.html" title=" " alt="" coords="5135,360,5343,401"/>
<area shape="poly" title=" " alt="" coords="4835,60,4840,123,4851,198,4867,267,4877,293,4889,310,4975,328,5135,358,5134,363,4974,334,4886,314,4873,295,4862,268,4846,199,4835,124,4829,61"/>
<area shape="rect" href="AMDGPUAsmParser_8cpp.html" title=" " alt="" coords="4161,271,4368,312"/>
<area shape="poly" title=" " alt="" coords="4731,35,4637,43,4537,55,4448,73,4413,84,4387,96,4364,114,4344,136,4311,185,4287,233,4273,272,4268,270,4282,231,4306,182,4340,133,4361,110,4384,92,4411,79,4446,68,4536,50,4636,37,4730,30"/>
<area shape="rect" href="AMDGPUMachineFunction_8h.html" title=" " alt="" coords="2095,183,2344,223"/>
<area shape="poly" title=" " alt="" coords="4731,31,4325,36,3753,48,3174,68,2933,81,2750,97,2624,115,2500,138,2296,185,2294,179,2499,133,2624,110,2750,91,2932,76,3174,62,3753,43,4325,31,4731,25"/>
<area shape="rect" href="AMDGPUPerfHintAnalysis_8cpp.html" title="Analyzes if a function potentially memory bound and if a kernel kernel may benefit from limiting numb..." alt="" coords="5524,94,5749,135"/>
<area shape="poly" title=" " alt="" coords="4929,32,5193,56,5513,91,5524,93,5523,98,5512,97,5193,62,4929,38"/>
<area shape="rect" href="AMDGPURewriteOutArguments_8cpp.html" title=" " alt="" coords="5773,94,6018,135"/>
<area shape="poly" title=" " alt="" coords="4929,29,5295,52,5527,69,5761,91,5772,93,5772,98,5760,97,5527,75,5295,57,4928,35"/>
<area shape="rect" href="AMDGPUTargetObjectFile_8cpp.html" title=" " alt="" coords="6042,94,6279,135"/>
<area shape="poly" title=" " alt="" coords="4929,27,5404,46,5715,65,6030,91,6042,93,6042,98,6030,97,5715,70,5403,51,4929,32"/>
<area shape="rect" href="AMDGPUDisassembler_8cpp.html" title="This file contains definition for AMDGPU ISA disassembler." alt="" coords="6303,94,6525,135"/>
<area shape="poly" title=" " alt="" coords="4929,25,5170,30,5507,40,5896,60,6291,91,6303,93,6303,98,6291,97,5896,65,5507,45,5169,35,4929,31"/>
<area shape="rect" href="AMDGPUAsmBackend_8cpp.html" title=" " alt="" coords="6549,94,6767,135"/>
<area shape="poly" title=" " alt="" coords="4929,24,5205,27,5603,36,6065,56,6304,71,6537,91,6548,93,6548,98,6536,97,6303,77,6065,61,5603,41,5205,32,4929,30"/>
<area shape="rect" href="AMDGPUELFStreamer_8cpp.html" title=" " alt="" coords="6791,94,7007,135"/>
<area shape="poly" title=" " alt="" coords="4929,23,5240,24,5697,31,6233,52,6509,69,6779,91,6791,93,6790,98,6779,97,6508,74,6232,57,5697,37,5240,29,4929,29"/>
<area shape="rect" href="AMDGPUInstPrinter_8cpp.html" title=" " alt="" coords="7032,94,7231,135"/>
<area shape="poly" title=" " alt="" coords="4929,26,5354,32,5958,45,6570,64,6826,77,7019,91,7031,93,7031,98,7019,97,6826,82,6570,70,5958,50,5353,37,4929,31"/>
<area shape="rect" href="AMDGPUTargetStreamer_8cpp.html" title=" " alt="" coords="7254,94,7483,135"/>
<area shape="poly" title=" " alt="" coords="4928,25,5391,32,6060,45,6742,64,7028,77,7243,91,7254,92,7254,98,7243,97,7027,82,6742,70,6060,50,5391,37,4928,31"/>
<area shape="rect" href="SIMCCodeEmitter_8cpp.html" title="The SI code emitter produces machine code that can be executed directly on the GPU device." alt="" coords="7507,94,7705,135"/>
<area shape="poly" title=" " alt="" coords="4929,25,5434,29,6177,40,6937,60,7255,74,7495,91,7507,93,7506,98,7495,97,7255,80,6937,65,6177,46,5434,35,4929,30"/>
<area shape="rect" href="AMDGPUGlobalISelUtils_8h.html" title=" " alt="" coords="527,271,765,312"/>
<area shape="poly" title=" " alt="" coords="1017,142,895,185,783,231,689,273,687,268,781,226,893,180,1015,137"/>
<area shape="rect" href="AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU." alt="" coords="502,360,763,401"/>
<area shape="poly" title=" " alt="" coords="1041,144,967,185,913,220,873,250,833,280,778,314,681,362,678,357,775,310,830,276,870,246,910,216,964,180,1038,139"/>
<area shape="rect" href="AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="228,360,477,401"/>
<area shape="poly" title=" " alt="" coords="964,138,863,158,749,187,630,225,516,274,487,293,459,314,386,362,383,357,456,310,484,288,514,269,628,220,748,182,862,153,963,133"/>
<area shape="rect" href="AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="1505,360,1728,401"/>
<area shape="poly" title=" " alt="" coords="1144,140,1218,180,1250,202,1283,221,1338,237,1384,243,1429,249,1484,269,1519,289,1551,313,1600,358,1596,362,1547,317,1516,293,1482,274,1428,254,1383,248,1337,243,1281,226,1247,207,1215,185,1141,144"/>
<area shape="rect" href="AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs." alt="" coords="978,183,1204,223"/>
<area shape="poly" title=" " alt="" coords="1094,149,1094,182,1089,182,1089,149"/>
<area shape="poly" title=" " alt="" coords="964,125,802,145,714,162,629,185,579,203,541,222,459,273,435,295,424,305,408,314,372,328,321,341,205,365,204,359,319,336,370,323,406,310,421,300,431,291,456,269,538,217,577,199,628,180,713,157,801,140,963,120"/>
<area shape="poly" title=" " alt="" coords="1219,118,3323,196,3323,201,1219,123"/>
<area shape="rect" href="SIModeRegister_8cpp.html" title="This pass inserts changes to the Mode register settings as required." alt="" coords="1753,360,1939,401"/>
<area shape="poly" title=" " alt="" coords="1162,138,1791,357,1789,362,1160,143"/>
<area shape="poly" title=" " alt="" coords="643,327,638,360,633,359,638,326"/>
<area shape="poly" title=" " alt="" coords="566,319,420,362,418,357,564,314"/>
<area shape="poly" title=" " alt="" coords="3309,206,3062,208,2718,217,2322,237,2119,253,1921,274,1791,293,1661,316,1449,362,1448,357,1660,311,1790,287,1920,269,2119,248,2322,232,2717,212,3062,203,3309,201"/>
<area shape="poly" title=" " alt="" coords="3309,209,2960,215,2488,228,2016,248,1820,260,1672,274,1618,282,1577,292,1484,315,1230,362,1229,357,1483,309,1576,287,1617,277,1671,269,1820,254,2016,242,2487,223,2960,210,3309,203"/>
<area shape="poly" title=" " alt="" coords="3309,208,3099,212,2816,222,2494,242,2330,256,2169,274,2039,293,1911,316,1699,362,1698,357,1910,311,2039,288,2168,269,2329,251,2494,237,2816,217,3099,207,3309,202"/>
<area shape="rect" href="AMDGPUExportClustering_8cpp.html" title=" " alt="" coords="3228,360,3466,401"/>
<area shape="poly" title=" " alt="" coords="3404,238,3357,361,3352,359,3399,236"/>
<area shape="poly" title=" " alt="" coords="3467,228,3564,276,3562,281,3465,233"/>
<area shape="poly" title=" " alt="" coords="3519,202,3633,206,3770,217,3917,237,4063,269,4088,279,4107,290,4125,301,4150,309,4266,328,4411,340,4575,345,4750,347,5091,347,5238,350,5355,357,5367,359,5366,364,5355,363,5237,356,5091,353,4750,352,4575,350,4410,345,4265,334,4149,315,4123,305,4104,294,4086,283,4061,274,3916,242,3769,223,3632,212,3519,207"/>
<area shape="poly" title=" " alt="" coords="3368,233,3135,362,3133,357,3365,228"/>
<area shape="poly" title=" " alt="" coords="3519,219,3623,240,3733,269,3784,290,3806,300,3835,309,3900,324,3957,333,4054,340,4152,344,4277,357,4289,359,4289,365,4276,363,4152,350,4054,346,3956,338,3899,329,3833,315,3804,305,3782,295,3732,274,3622,245,3518,224"/>
<area shape="poly" title=" " alt="" coords="3519,212,3655,233,3730,249,3803,269,3829,279,3848,290,3866,300,3892,309,3979,329,4053,340,4120,345,4182,345,4312,345,4389,348,4478,357,4491,359,4490,364,4478,363,4388,354,4312,350,4182,351,4120,350,4053,345,3978,334,3890,315,3864,305,3845,295,3826,284,3801,274,3729,254,3654,239,3518,218"/>
<area shape="poly" title=" " alt="" coords="3341,231,2941,362,2939,357,3340,226"/>
<area shape="poly" title=" " alt="" coords="3519,208,3684,227,3777,245,3867,269,3890,279,3907,290,3924,301,3947,309,4057,335,4151,348,4235,352,4314,351,4480,345,4577,347,4690,357,4702,359,4702,364,4690,363,4576,353,4480,350,4314,356,4235,358,4150,353,4056,340,3945,315,3921,305,3904,295,3888,284,3865,274,3775,250,3684,232,3519,213"/>
<area shape="poly" title=" " alt="" coords="3519,204,3608,210,3711,221,3819,240,3925,269,3947,279,3963,290,3978,301,3999,309,4084,326,4192,337,4314,343,4445,346,4699,348,4809,351,4897,357,4909,359,4908,364,4896,363,4809,357,4699,354,4445,351,4314,348,4191,342,4083,332,3997,315,3975,305,3959,294,3945,283,3924,274,3818,246,3710,227,3607,215,3519,209"/>
<area shape="poly" title=" " alt="" coords="3309,206,3063,208,2752,216,2595,225,2451,237,2327,253,2235,274,2216,283,2203,293,2189,304,2169,314,2079,336,1940,364,1939,359,2078,331,2168,310,2186,300,2199,289,2213,278,2233,269,2326,248,2450,231,2595,219,2752,211,3063,203,3309,201"/>
<area shape="poly" title=" " alt="" coords="3519,208,3733,228,3858,246,3981,269,4017,279,4043,290,4070,300,4105,309,4258,333,4388,345,4504,348,4612,346,4837,341,4968,345,5123,357,5135,359,5135,364,5123,363,4968,350,4837,347,4612,352,4504,353,4388,350,4257,338,4104,315,4068,306,4041,295,4015,284,3980,274,3857,251,3733,233,3519,213"/>
<area shape="poly" title=" " alt="" coords="3519,209,3801,233,4142,269,4161,271,4160,276,4142,274,3800,238,3519,215"/>
<area shape="rect" href="SIMachineFunctionInfo_8h.html" title=" " alt="" coords="2246,271,2449,312"/>
<area shape="poly" title=" " alt="" coords="3309,215,2449,285,2449,279,3309,210"/>
<area shape="poly" title=" " alt="" coords="3736,295,4150,309,4556,318,4872,321,5188,330,5373,341,5593,357,5605,358,5604,364,5592,363,5373,346,5187,335,4872,326,4556,324,4150,315,3736,301"/>
<area shape="poly" title=" " alt="" coords="3439,298,2453,320,1898,339,1668,350,1493,363,1481,364,1481,358,1492,357,1668,345,1898,334,2453,315,3439,293"/>
<area shape="poly" title=" " alt="" coords="3439,306,3134,330,2778,363,2766,364,2766,359,2778,357,3134,325,3438,301"/>
<area shape="poly" title=" " alt="" coords="3439,298,2334,318,1704,337,1441,349,1242,363,1230,364,1230,359,1242,357,1441,344,1704,332,2334,312,3439,292"/>
<area shape="poly" title=" " alt="" coords="3439,298,2003,326,1227,345,775,363,764,364,764,358,775,357,1227,340,2003,321,3439,293"/>
<area shape="poly" title=" " alt="" coords="3439,298,1796,330,929,349,490,363,478,364,478,358,490,357,929,344,1796,325,3439,293"/>
<area shape="poly" title=" " alt="" coords="3438,295,3129,298,2708,307,2227,327,1981,343,1741,363,1729,364,1728,359,1740,357,1981,337,2227,322,2707,301,3129,292,3438,290"/>
<area shape="poly" title=" " alt="" coords="3439,298,1617,332,663,351,215,363,204,364,204,359,215,357,663,346,1617,327,3438,293"/>
<area shape="poly" title=" " alt="" coords="3541,312,3403,362,3401,357,3539,307"/>
<area shape="rect" href="AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="3491,360,3732,401"/>
<area shape="poly" title=" " alt="" coords="3597,318,3608,359,3603,361,3592,320"/>
<area shape="rect" href="AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="2236,360,2459,401"/>
<area shape="poly" title=" " alt="" coords="3439,300,3004,321,2738,338,2471,363,2460,364,2459,359,2471,357,2738,333,3004,315,3438,295"/>
<area shape="rect" href="AMDGPUCodeGenPrepare_8cpp.html" title="This pass does misc." alt="" coords="3756,360,3987,401"/>
<area shape="poly" title=" " alt="" coords="3642,307,3807,357,3806,362,3640,312"/>
<area shape="rect" href="AMDGPUMachineFunction_8cpp.html" title=" " alt="" coords="1963,360,2212,401"/>
<area shape="poly" title=" " alt="" coords="3439,299,2903,317,2564,336,2223,363,2213,364,2212,358,2223,357,2564,331,2902,312,3439,293"/>
<area shape="poly" title=" " alt="" coords="3736,296,4150,309,4634,318,5011,318,5192,320,5387,326,5609,338,5870,357,5881,358,5880,364,5870,363,5608,343,5387,332,5192,326,5011,324,4634,323,4150,315,3736,301"/>
<area shape="poly" title=" " alt="" coords="3736,296,4150,309,4454,316,4711,318,5147,317,5358,318,5584,324,5840,336,6143,357,6155,358,6154,364,6143,363,5840,342,5583,329,5358,324,5147,322,4711,323,4454,321,4150,315,3736,301"/>
<area shape="poly" title=" " alt="" coords="3692,305,3878,332,3956,346,4000,358,4016,368,4026,379,4036,390,4051,398,4088,405,4160,412,4386,424,5056,444,5793,457,6332,464,6332,469,5793,462,5056,449,4386,430,4159,417,4088,411,4049,403,4033,394,4022,383,4013,372,3998,362,3955,351,3877,337,3691,310"/>
<area shape="poly" title=" " alt="" coords="3736,296,4150,309,4497,317,4790,320,5288,320,5529,322,5787,327,6080,338,6426,357,6489,363,6489,368,6426,363,6079,344,5786,332,5529,327,5288,325,4790,325,4497,322,4150,315,3736,301"/>
<area shape="poly" title=" " alt="" coords="3735,296,5355,357,5367,359,5366,364,5355,363,3735,301"/>
<area shape="poly" title=" " alt="" coords="3504,310,3204,363,3204,358,3503,305"/>
<area shape="poly" title=" " alt="" coords="3439,298,2114,325,1406,344,1148,353,994,363,983,364,982,359,994,357,1147,348,1406,338,2114,319,3439,293"/>
<area shape="poly" title=" " alt="" coords="3716,304,3769,309,4023,330,4134,340,4277,357,4289,359,4289,364,4276,363,4134,345,4023,335,3768,315,3715,309"/>
<area shape="poly" title=" " alt="" coords="3735,302,3834,309,4157,328,4298,338,4478,357,4491,359,4490,364,4478,363,4297,343,4156,333,3834,315,3735,307"/>
<area shape="poly" title=" " alt="" coords="3439,309,3223,332,2984,363,2972,364,2971,359,2983,357,3223,326,3439,304"/>
<area shape="poly" title=" " alt="" coords="3736,300,3891,309,4116,320,4291,325,4466,335,4690,357,4702,359,4702,364,4690,363,4466,340,4291,331,4116,325,3891,315,3736,305"/>
<area shape="poly" title=" " alt="" coords="3686,305,4044,357,4061,360,4061,365,4043,363,3686,310"/>
<area shape="poly" title=" " alt="" coords="3736,298,3946,309,4214,320,4422,324,4630,334,4897,357,4909,359,4908,364,4896,363,4630,339,4422,330,4213,325,3946,315,3736,304"/>
<area shape="poly" title=" " alt="" coords="3439,295,3161,297,2791,306,2373,326,2159,342,1950,363,1940,364,1939,359,1950,357,2159,337,2372,321,2791,301,3161,291,3439,289"/>
<area shape="poly" title=" " alt="" coords="3736,297,3998,309,4315,319,4561,322,4808,331,5123,357,5135,359,5135,364,5123,363,4807,337,4561,328,4315,324,3998,315,3735,303"/>
<area shape="poly" title=" " alt="" coords="6561,410,6488,451,6485,446,6558,406"/>
<area shape="poly" title=" " alt="" coords="6646,408,6696,446,6693,450,6643,412"/>
<area shape="poly" title=" " alt="" coords="2231,302,1899,325,1696,342,1493,363,1482,364,1481,359,1492,357,1695,337,1898,319,2230,297"/>
<area shape="poly" title=" " alt="" coords="2425,314,2562,357,2561,362,2423,319"/>
<area shape="poly" title=" " alt="" coords="2231,299,1796,319,1520,338,1242,363,1230,364,1230,359,1242,357,1520,332,1796,314,2231,294"/>
<area shape="poly" title=" " alt="" coords="2231,297,1969,302,1609,313,1195,333,775,363,764,364,764,358,775,357,1195,328,1608,308,1969,297,2230,292"/>
<area shape="poly" title=" " alt="" coords="2231,298,1356,322,856,341,490,363,478,364,478,358,490,357,856,336,1356,317,2231,293"/>
<area shape="poly" title=" " alt="" coords="2231,308,1741,363,1729,364,1728,359,1740,357,2230,303"/>
<area shape="poly" title=" " alt="" coords="2350,327,2350,360,2345,360,2345,327"/>
<area shape="poly" title=" " alt="" coords="2464,301,2704,324,2984,357,2995,359,2995,364,2983,363,2703,330,2463,306"/>
<area shape="poly" title=" " alt="" coords="2464,292,3373,312,3895,331,4112,344,4277,357,4289,359,4289,364,4276,363,4112,349,3894,337,3373,318,2464,297"/>
<area shape="poly" title=" " alt="" coords="2464,292,2886,298,3467,311,4051,330,4294,343,4478,357,4491,359,4490,364,4478,363,4293,348,4050,336,3467,316,2886,304,2464,297"/>
<area shape="poly" title=" " alt="" coords="2464,308,2778,357,2790,359,2789,365,2777,363,2463,313"/>
<area shape="poly" title=" " alt="" coords="2464,292,3117,310,3555,329,3999,357,4061,363,4061,369,3999,363,3555,334,3117,315,2464,297"/>
<area shape="poly" title=" " alt="" coords="2231,315,1950,363,1940,364,1939,359,1949,357,2230,310"/>
<area shape="poly" title=" " alt="" coords="2198,237,2104,361,2100,358,2194,233"/>
<area shape="poly" title=" " alt="" coords="2262,230,2320,269,2317,273,2259,234"/>
<area shape="rect" href="R600MachineFunctionInfo_8h.html" title=" " alt="" coords="1250,271,1471,312"/>
<area shape="poly" title=" " alt="" coords="2080,221,1472,282,1471,277,2079,216"/>
<area shape="poly" title=" " alt="" coords="1366,327,1368,359,1363,360,1360,327"/>
<area shape="poly" title=" " alt="" coords="1293,320,1174,362,1172,357,1291,315"/>
<area shape="poly" title=" " alt="" coords="1238,318,983,364,982,359,1237,313"/>
</map>
</div>
</div>
<p><a href="AMDGPUBaseInfo_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">llvm::AMDGPU::GcnBufferFormatInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">llvm::AMDGPU::MIMGBaseOpcodeInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">llvm::AMDGPU::MIMGDimInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">llvm::AMDGPU::MIMGLZMappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">llvm::AMDGPU::MIMGMIPMappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">llvm::AMDGPU::MIMGG16MappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">llvm::AMDGPU::MIMGInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">llvm::AMDGPU::Waitcnt</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents the counter values to wait for in an s_waitcnt instruction.  <a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">llvm::AMDGPU::SIModeRegisterDefaults</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm" id="r_namespacellvm"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class represents lattice values for constants. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU" id="r_namespacellvm_1_1AMDGPU"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html">llvm::AMDGPU</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1IsaInfo" id="r_namespacellvm_1_1AMDGPU_1_1IsaInfo"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html">llvm::AMDGPU::IsaInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1Hwreg" id="r_namespacellvm_1_1AMDGPU_1_1Hwreg"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html">llvm::AMDGPU::Hwreg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1SendMsg" id="r_namespacellvm_1_1AMDGPU_1_1SendMsg"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html">llvm::AMDGPU::SendMsg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a2f5af33a4485637fb565fc73060f906e" id="r_a2f5af33a4485637fb565fc73060f906e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f5af33a4485637fb565fc73060f906e">GET_MIMGBaseOpcode_DECL</a></td></tr>
<tr class="separator:a2f5af33a4485637fb565fc73060f906e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6323578200a12f7c0c7d464b683665a4" id="r_a6323578200a12f7c0c7d464b683665a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6323578200a12f7c0c7d464b683665a4">GET_MIMGDim_DECL</a></td></tr>
<tr class="separator:a6323578200a12f7c0c7d464b683665a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a875d19c1b233067790f02ecdd787a093" id="r_a875d19c1b233067790f02ecdd787a093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a875d19c1b233067790f02ecdd787a093">GET_MIMGEncoding_DECL</a></td></tr>
<tr class="separator:a875d19c1b233067790f02ecdd787a093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cdd08feec2bab7ac62300cbe07de317" id="r_a0cdd08feec2bab7ac62300cbe07de317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0cdd08feec2bab7ac62300cbe07de317">GET_MIMGLZMapping_DECL</a></td></tr>
<tr class="separator:a0cdd08feec2bab7ac62300cbe07de317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e75421681bc971c531fa805d8d19f3e" id="r_a0e75421681bc971c531fa805d8d19f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0e75421681bc971c531fa805d8d19f3e">GET_MIMGMIPMapping_DECL</a></td></tr>
<tr class="separator:a0e75421681bc971c531fa805d8d19f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ab99f0e3992e9d5b14f94b3a586f827f6" id="r_ab99f0e3992e9d5b14f94b3a586f827f6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab99f0e3992e9d5b14f94b3a586f827f6a5b5c7c0eaf47f7ad83186812ec4198b3">llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG</a> = 96
, <a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab99f0e3992e9d5b14f94b3a586f827f6a29e2fa927ce0f8856b11d9a1c4926253">llvm::AMDGPU::IsaInfo::TRAP_NUM_SGPRS</a> = 16
 }</td></tr>
<tr class="separator:ab99f0e3992e9d5b14f94b3a586f827f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a01a39b0aacaf112ee788b3566e6f03f1" id="r_a01a39b0aacaf112ee788b3566e6f03f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a01a39b0aacaf112ee788b3566e6f03f1">llvm::AMDGPU::IsaInfo::streamIsaVersion</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;Stream)</td></tr>
<tr class="memdesc:a01a39b0aacaf112ee788b3566e6f03f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Streams isa version string for given subtarget <code>STI</code> into <code>Stream</code>.  <br /></td></tr>
<tr class="separator:a01a39b0aacaf112ee788b3566e6f03f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a691ded89f8b1fa4ed71d526df0a7f277" id="r_a691ded89f8b1fa4ed71d526df0a7f277"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a691ded89f8b1fa4ed71d526df0a7f277">llvm::AMDGPU::IsaInfo::hasCodeObjectV3</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a691ded89f8b1fa4ed71d526df0a7f277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20f21352639512a028b2297e3cba9094" id="r_a20f21352639512a028b2297e3cba9094"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a20f21352639512a028b2297e3cba9094">llvm::AMDGPU::IsaInfo::getWavefrontSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a20f21352639512a028b2297e3cba9094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a404dcfcc397b46c1658356bbae054f" id="r_a6a404dcfcc397b46c1658356bbae054f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6a404dcfcc397b46c1658356bbae054f">llvm::AMDGPU::IsaInfo::getLocalMemorySize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a6a404dcfcc397b46c1658356bbae054f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705a7512f5b23ec9b3bb19f032040285" id="r_a705a7512f5b23ec9b3bb19f032040285"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a705a7512f5b23ec9b3bb19f032040285">llvm::AMDGPU::IsaInfo::getEUsPerCU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a705a7512f5b23ec9b3bb19f032040285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d0c61cd3e4d53626ffdb34031766f08" id="r_a2d0c61cd3e4d53626ffdb34031766f08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a2d0c61cd3e4d53626ffdb34031766f08">llvm::AMDGPU::IsaInfo::getMaxWorkGroupsPerCU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatWorkGroupSize</a>)</td></tr>
<tr class="separator:a2d0c61cd3e4d53626ffdb34031766f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0082c7f646f15a4a1a7fe1bad0ec89" id="r_a9a0082c7f646f15a4a1a7fe1bad0ec89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a9a0082c7f646f15a4a1a7fe1bad0ec89">llvm::AMDGPU::IsaInfo::getMinWavesPerEU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a9a0082c7f646f15a4a1a7fe1bad0ec89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41a62eaa48728ca1d52dda5d0a9b08c1" id="r_a41a62eaa48728ca1d52dda5d0a9b08c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a41a62eaa48728ca1d52dda5d0a9b08c1">llvm::AMDGPU::IsaInfo::getMaxWavesPerEU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a41a62eaa48728ca1d52dda5d0a9b08c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170ce837300501b1468ea55b3e5081a1" id="r_a170ce837300501b1468ea55b3e5081a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a170ce837300501b1468ea55b3e5081a1">llvm::AMDGPU::IsaInfo::getWavesPerEUForWorkGroup</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatWorkGroupSize</a>)</td></tr>
<tr class="separator:a170ce837300501b1468ea55b3e5081a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dd1efaf10bea58df5259c9a0c223d9a" id="r_a8dd1efaf10bea58df5259c9a0c223d9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8dd1efaf10bea58df5259c9a0c223d9a">llvm::AMDGPU::IsaInfo::getMinFlatWorkGroupSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a8dd1efaf10bea58df5259c9a0c223d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a329b5f490df50f14bf5c359c0a01e99a" id="r_a329b5f490df50f14bf5c359c0a01e99a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a329b5f490df50f14bf5c359c0a01e99a">llvm::AMDGPU::IsaInfo::getMaxFlatWorkGroupSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a329b5f490df50f14bf5c359c0a01e99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4827353185cf1cc7bff9e44e818aa3a9" id="r_a4827353185cf1cc7bff9e44e818aa3a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4827353185cf1cc7bff9e44e818aa3a9">llvm::AMDGPU::IsaInfo::getWavesPerWorkGroup</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatWorkGroupSize</a>)</td></tr>
<tr class="separator:a4827353185cf1cc7bff9e44e818aa3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82573eec93913f61c5fe97062d60c7e" id="r_aa82573eec93913f61c5fe97062d60c7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aa82573eec93913f61c5fe97062d60c7e">llvm::AMDGPU::IsaInfo::getSGPRAllocGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:aa82573eec93913f61c5fe97062d60c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f89565a53fec2d53160be82c292202e" id="r_a4f89565a53fec2d53160be82c292202e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">llvm::AMDGPU::IsaInfo::getSGPREncodingGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a4f89565a53fec2d53160be82c292202e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb7e0bccf88c9d23d02454609eb431a" id="r_afeb7e0bccf88c9d23d02454609eb431a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">llvm::AMDGPU::IsaInfo::getTotalNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:afeb7e0bccf88c9d23d02454609eb431a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7baaa91927748c04ac388e82788a973d" id="r_a7baaa91927748c04ac388e82788a973d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a7baaa91927748c04ac388e82788a973d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8712096d79b8b76954f261f06351c34f" id="r_a8712096d79b8b76954f261f06351c34f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8712096d79b8b76954f261f06351c34f">llvm::AMDGPU::IsaInfo::getMinNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU)</td></tr>
<tr class="separator:a8712096d79b8b76954f261f06351c34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98803f3d3a9a7e50ad0f40bdf8cd8190" id="r_a98803f3d3a9a7e50ad0f40bdf8cd8190"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a98803f3d3a9a7e50ad0f40bdf8cd8190">llvm::AMDGPU::IsaInfo::getMaxNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU, <a class="el" href="classbool.html">bool</a> Addressable)</td></tr>
<tr class="separator:a98803f3d3a9a7e50ad0f40bdf8cd8190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f0de0c1180aa2d8965d9cdddfde84a5" id="r_a4f0de0c1180aa2d8965d9cdddfde84a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">llvm::AMDGPU::IsaInfo::getNumExtraSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classbool.html">bool</a> VCCUsed, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatScrUsed</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">XNACKUsed</a>)</td></tr>
<tr class="separator:a4f0de0c1180aa2d8965d9cdddfde84a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae419e2ff2e3882dd0d8e99c97add6b1" id="r_aae419e2ff2e3882dd0d8e99c97add6b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aae419e2ff2e3882dd0d8e99c97add6b1">llvm::AMDGPU::IsaInfo::getNumExtraSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classbool.html">bool</a> VCCUsed, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatScrUsed</a>)</td></tr>
<tr class="separator:aae419e2ff2e3882dd0d8e99c97add6b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99d8e5747c69e74d27f050f13c4809b3" id="r_a99d8e5747c69e74d27f050f13c4809b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99d8e5747c69e74d27f050f13c4809b3">llvm::AMDGPU::IsaInfo::getNumSGPRBlocks</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> NumSGPRs)</td></tr>
<tr class="separator:a99d8e5747c69e74d27f050f13c4809b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99da801bb8854a35e3ae6d1d0a9f8232" id="r_a99da801bb8854a35e3ae6d1d0a9f8232"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99da801bb8854a35e3ae6d1d0a9f8232">llvm::AMDGPU::IsaInfo::getVGPRAllocGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">EnableWavefrontSize32</a>)</td></tr>
<tr class="separator:a99da801bb8854a35e3ae6d1d0a9f8232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52dca8a795e8fc62e2ddb051101acbc8" id="r_a52dca8a795e8fc62e2ddb051101acbc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a52dca8a795e8fc62e2ddb051101acbc8">llvm::AMDGPU::IsaInfo::getVGPREncodingGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">EnableWavefrontSize32</a>)</td></tr>
<tr class="separator:a52dca8a795e8fc62e2ddb051101acbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14accda22ecd133d48fa434165e690a0" id="r_a14accda22ecd133d48fa434165e690a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">llvm::AMDGPU::IsaInfo::getTotalNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a14accda22ecd133d48fa434165e690a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a842a99d2928e264423f0ac73b0910ec9" id="r_a842a99d2928e264423f0ac73b0910ec9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">llvm::AMDGPU::IsaInfo::getAddressableNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a842a99d2928e264423f0ac73b0910ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd9b23b6adf6877d2baba38030b77c1" id="r_a6fd9b23b6adf6877d2baba38030b77c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6fd9b23b6adf6877d2baba38030b77c1">llvm::AMDGPU::IsaInfo::getMinNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU)</td></tr>
<tr class="separator:a6fd9b23b6adf6877d2baba38030b77c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac865befe5b2563e7df0c82f5ff5ba5f2" id="r_ac865befe5b2563e7df0c82f5ff5ba5f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ac865befe5b2563e7df0c82f5ff5ba5f2">llvm::AMDGPU::IsaInfo::getMaxNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU)</td></tr>
<tr class="separator:ac865befe5b2563e7df0c82f5ff5ba5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e1747b3b393845d360d121fc2fc9223" id="r_a1e1747b3b393845d360d121fc2fc9223"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a1e1747b3b393845d360d121fc2fc9223">llvm::AMDGPU::IsaInfo::getNumVGPRBlocks</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> NumVGPRs, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">EnableWavefrontSize32</a>)</td></tr>
<tr class="separator:a1e1747b3b393845d360d121fc2fc9223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27efe1286cc31f5fc95355af30b0356c" id="r_a27efe1286cc31f5fc95355af30b0356c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode, <a class="el" href="classuint16__t.html">uint16_t</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NamedIdx</a>)</td></tr>
<tr class="separator:a27efe1286cc31f5fc95355af30b0356c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd28629781d92cc2a72eb6289e2db47c" id="r_afd28629781d92cc2a72eb6289e2db47c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#afd28629781d92cc2a72eb6289e2db47c">llvm::AMDGPU::getSOPPWithRelaxation</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:afd28629781d92cc2a72eb6289e2db47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1884e3318cb1f8a4465b1b4bd4d9827" id="r_ae1884e3318cb1f8a4465b1b4bd4d9827"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ae1884e3318cb1f8a4465b1b4bd4d9827">llvm::AMDGPU::getMIMGBaseOpcodeInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> BaseOpcode)</td></tr>
<tr class="separator:ae1884e3318cb1f8a4465b1b4bd4d9827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad69abc53c68db78ad61f21abb89e7ea5" id="r_ad69abc53c68db78ad61f21abb89e7ea5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad69abc53c68db78ad61f21abb89e7ea5">llvm::AMDGPU::getMIMGDimInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">DimEnum</a>)</td></tr>
<tr class="separator:ad69abc53c68db78ad61f21abb89e7ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7967181b077a4a08f5baf9950e30660d" id="r_a7967181b077a4a08f5baf9950e30660d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7967181b077a4a08f5baf9950e30660d">llvm::AMDGPU::getMIMGDimInfoByEncoding</a> (uint8_t <a class="el" href="classllvm_1_1ilist__node__impl.html">DimEnc</a>)</td></tr>
<tr class="separator:a7967181b077a4a08f5baf9950e30660d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98923a223372aac9b7bbd61fde6142ab" id="r_a98923a223372aac9b7bbd61fde6142ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a98923a223372aac9b7bbd61fde6142ab">llvm::AMDGPU::getMIMGDimInfoByAsmSuffix</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> AsmSuffix)</td></tr>
<tr class="separator:a98923a223372aac9b7bbd61fde6142ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba47721658d57105018b536073ff5b65" id="r_aba47721658d57105018b536073ff5b65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">MIMGLZMappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aba47721658d57105018b536073ff5b65">llvm::AMDGPU::getMIMGLZMappingInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> L)</td></tr>
<tr class="separator:aba47721658d57105018b536073ff5b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d00fb8f6d351e866977b0209c47ac8f" id="r_a4d00fb8f6d351e866977b0209c47ac8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">MIMGMIPMappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4d00fb8f6d351e866977b0209c47ac8f">llvm::AMDGPU::getMIMGMIPMappingInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> MIP)</td></tr>
<tr class="separator:a4d00fb8f6d351e866977b0209c47ac8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ae61d27fd3e265ad881a31a75b49f3" id="r_a03ae61d27fd3e265ad881a31a75b49f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">MIMGG16MappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a03ae61d27fd3e265ad881a31a75b49f3">llvm::AMDGPU::getMIMGG16MappingInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MD5_8cpp.html#ad96b7cf3182ce2ba85e5a7a93b12c441">G</a>)</td></tr>
<tr class="separator:a03ae61d27fd3e265ad881a31a75b49f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a176f799037e98f7743008924c4b72266" id="r_a176f799037e98f7743008924c4b72266"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">llvm::AMDGPU::getMIMGOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> BaseOpcode, <a class="el" href="classunsigned.html">unsigned</a> MIMGEncoding, <a class="el" href="classunsigned.html">unsigned</a> VDataDwords, <a class="el" href="classunsigned.html">unsigned</a> VAddrDwords)</td></tr>
<tr class="separator:a176f799037e98f7743008924c4b72266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb7e711869d94366080bcf9e7b8b1382" id="r_aeb7e711869d94366080bcf9e7b8b1382"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aeb7e711869d94366080bcf9e7b8b1382">llvm::AMDGPU::getMaskedMIMGOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NewChannels</a>)</td></tr>
<tr class="separator:aeb7e711869d94366080bcf9e7b8b1382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b5b29d1275f84b9e530fd2419cc03ac" id="r_a0b5b29d1275f84b9e530fd2419cc03ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0b5b29d1275f84b9e530fd2419cc03ac">llvm::AMDGPU::getMIMGInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a0b5b29d1275f84b9e530fd2419cc03ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a688f3c46ebc34c00ea80c22c15a0b0c1" id="r_a688f3c46ebc34c00ea80c22c15a0b0c1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a688f3c46ebc34c00ea80c22c15a0b0c1">llvm::AMDGPU::getMTBUFBaseOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a688f3c46ebc34c00ea80c22c15a0b0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c26c5e0b091dffd780ac854e30a2d40" id="r_a9c26c5e0b091dffd780ac854e30a2d40"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9c26c5e0b091dffd780ac854e30a2d40">llvm::AMDGPU::getMTBUFOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">BaseOpc</a>, <a class="el" href="classunsigned.html">unsigned</a> Elements)</td></tr>
<tr class="separator:a9c26c5e0b091dffd780ac854e30a2d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d9368d9915a85d5b54f9e0eda046dd" id="r_a23d9368d9915a85d5b54f9e0eda046dd"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a23d9368d9915a85d5b54f9e0eda046dd">llvm::AMDGPU::getMTBUFElements</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a23d9368d9915a85d5b54f9e0eda046dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee6b630ac15f65f731a072177d51207c" id="r_aee6b630ac15f65f731a072177d51207c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aee6b630ac15f65f731a072177d51207c">llvm::AMDGPU::getMTBUFHasVAddr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:aee6b630ac15f65f731a072177d51207c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a181d2e596332f4062206a62830426b86" id="r_a181d2e596332f4062206a62830426b86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a181d2e596332f4062206a62830426b86">llvm::AMDGPU::getMTBUFHasSrsrc</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a181d2e596332f4062206a62830426b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d33ed416833f75e97045b3ce8380132" id="r_a4d33ed416833f75e97045b3ce8380132"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4d33ed416833f75e97045b3ce8380132">llvm::AMDGPU::getMTBUFHasSoffset</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a4d33ed416833f75e97045b3ce8380132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f0dcf0fee31f552637de794eef6696e" id="r_a5f0dcf0fee31f552637de794eef6696e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5f0dcf0fee31f552637de794eef6696e">llvm::AMDGPU::getMUBUFBaseOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a5f0dcf0fee31f552637de794eef6696e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c87ec01cfedf7c509d68763d1e0ac3" id="r_a55c87ec01cfedf7c509d68763d1e0ac3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">llvm::AMDGPU::getMUBUFOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">BaseOpc</a>, <a class="el" href="classunsigned.html">unsigned</a> Elements)</td></tr>
<tr class="separator:a55c87ec01cfedf7c509d68763d1e0ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ef23452a5c4ddf85e45cc9884ea3f4" id="r_af8ef23452a5c4ddf85e45cc9884ea3f4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af8ef23452a5c4ddf85e45cc9884ea3f4">llvm::AMDGPU::getMUBUFElements</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:af8ef23452a5c4ddf85e45cc9884ea3f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a723087d5f4635793f28b71ee6cdafecd" id="r_a723087d5f4635793f28b71ee6cdafecd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a723087d5f4635793f28b71ee6cdafecd">llvm::AMDGPU::getMUBUFHasVAddr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a723087d5f4635793f28b71ee6cdafecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9dbd4307d57a7043f5412176674de4" id="r_afd9dbd4307d57a7043f5412176674de4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#afd9dbd4307d57a7043f5412176674de4">llvm::AMDGPU::getMUBUFHasSrsrc</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:afd9dbd4307d57a7043f5412176674de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa303bfa4cd838f547ba84ab62cd93c95" id="r_aa303bfa4cd838f547ba84ab62cd93c95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa303bfa4cd838f547ba84ab62cd93c95">llvm::AMDGPU::getMUBUFHasSoffset</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:aa303bfa4cd838f547ba84ab62cd93c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a406d4769ffa44a11df136d3ccd08e873" id="r_a406d4769ffa44a11df136d3ccd08e873"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a406d4769ffa44a11df136d3ccd08e873">llvm::AMDGPU::getSMEMIsBuffer</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a406d4769ffa44a11df136d3ccd08e873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b193879809ccd5812dd91ec719fa1f" id="r_af9b193879809ccd5812dd91ec719fa1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f">llvm::AMDGPU::getGcnBufferFormatInfo</a> (uint8_t BitsPerComp, uint8_t NumComponents, uint8_t NumFormat, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:af9b193879809ccd5812dd91ec719fa1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e6b695a4f4a36f151ce18252d4dde6f" id="r_a7e6b695a4f4a36f151ce18252d4dde6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7e6b695a4f4a36f151ce18252d4dde6f">llvm::AMDGPU::getGcnBufferFormatInfo</a> (uint8_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3a520d0db389f362bf79ef56ca0af3dcab">Format</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a7e6b695a4f4a36f151ce18252d4dde6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad079e8a6a0505ccce0ad2463d95aff73" id="r_ad079e8a6a0505ccce0ad2463d95aff73"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">llvm::AMDGPU::getMCOpcode</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> Gen)</td></tr>
<tr class="separator:ad079e8a6a0505ccce0ad2463d95aff73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298e739dde06173007b96fbd230a4c42" id="r_a298e739dde06173007b96fbd230a4c42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a298e739dde06173007b96fbd230a4c42">llvm::AMDGPU::initDefaultAMDKernelCodeT</a> (<a class="el" href="AMDKernelCodeT_8h.html#a62f15c19bc812086ff4b2a6f1347fc82">amd_kernel_code_t</a> &amp;Header, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a298e739dde06173007b96fbd230a4c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf4bf704a730b8d3f9ce8497eddf5aee" id="r_adf4bf704a730b8d3f9ce8497eddf5aee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">amdhsa::kernel_descriptor_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adf4bf704a730b8d3f9ce8497eddf5aee">llvm::AMDGPU::getDefaultAmdhsaKernelDescriptor</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:adf4bf704a730b8d3f9ce8497eddf5aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49897e4c6b2b01d68f4cc65cbb4e93e7" id="r_a49897e4c6b2b01d68f4cc65cbb4e93e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a49897e4c6b2b01d68f4cc65cbb4e93e7">llvm::AMDGPU::isGroupSegment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="separator:a49897e4c6b2b01d68f4cc65cbb4e93e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c030cff32b7d9d50fb47d37a1fcef6" id="r_ab3c030cff32b7d9d50fb47d37a1fcef6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab3c030cff32b7d9d50fb47d37a1fcef6">llvm::AMDGPU::isGlobalSegment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="separator:ab3c030cff32b7d9d50fb47d37a1fcef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6a1089ecf2f169db2202ce3340c17b" id="r_a5b6a1089ecf2f169db2202ce3340c17b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5b6a1089ecf2f169db2202ce3340c17b">llvm::AMDGPU::isReadOnlySegment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="separator:a5b6a1089ecf2f169db2202ce3340c17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21cbc76ff7fd60513dea122b45e00325" id="r_a21cbc76ff7fd60513dea122b45e00325"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a21cbc76ff7fd60513dea122b45e00325">llvm::AMDGPU::shouldEmitConstantsToTextSection</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;TT)</td></tr>
<tr class="separator:a21cbc76ff7fd60513dea122b45e00325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34bedf6819d66a1319b6509e6a0f14a1" id="r_a34bedf6819d66a1319b6509e6a0f14a1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">llvm::AMDGPU::getIntegerAttribute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, int <a class="el" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">Default</a>)</td></tr>
<tr class="separator:a34bedf6819d66a1319b6509e6a0f14a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272fc2c1f64096529cd75dbf22890148" id="r_a272fc2c1f64096529cd75dbf22890148"><td class="memItemLeft" align="right" valign="top">std::pair&lt; int, int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a272fc2c1f64096529cd75dbf22890148">llvm::AMDGPU::getIntegerPairAttribute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, std::pair&lt; int, int &gt; <a class="el" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">Default</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OnlyFirstRequired</a>)</td></tr>
<tr class="separator:a272fc2c1f64096529cd75dbf22890148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f97b2884502eab6b0196da9e29e178" id="r_a84f97b2884502eab6b0196da9e29e178"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a84f97b2884502eab6b0196da9e29e178">llvm::AMDGPU::getVmcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:a84f97b2884502eab6b0196da9e29e178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa214c98bde27112b9cec6bc4e1dba715" id="r_aa214c98bde27112b9cec6bc4e1dba715"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa214c98bde27112b9cec6bc4e1dba715">llvm::AMDGPU::getExpcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:aa214c98bde27112b9cec6bc4e1dba715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a906595c44094cbae6a0cca1b1a8b1304" id="r_a906595c44094cbae6a0cca1b1a8b1304"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a906595c44094cbae6a0cca1b1a8b1304">llvm::AMDGPU::getLgkmcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:a906595c44094cbae6a0cca1b1a8b1304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a602bf9c2a80b4f1561e755b693886e25" id="r_a602bf9c2a80b4f1561e755b693886e25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a602bf9c2a80b4f1561e755b693886e25">llvm::AMDGPU::getWaitcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:a602bf9c2a80b4f1561e755b693886e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef5f5f2f99f041ac50a50e80446dd80c" id="r_aef5f5f2f99f041ac50a50e80446dd80c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aef5f5f2f99f041ac50a50e80446dd80c">llvm::AMDGPU::decodeVmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>)</td></tr>
<tr class="separator:aef5f5f2f99f041ac50a50e80446dd80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ad1c3b2c132bb923532658442fa53d" id="r_ac9ad1c3b2c132bb923532658442fa53d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac9ad1c3b2c132bb923532658442fa53d">llvm::AMDGPU::decodeExpcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>)</td></tr>
<tr class="separator:ac9ad1c3b2c132bb923532658442fa53d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fb6ac70a302c2950012a955ef7b1d6a" id="r_a5fb6ac70a302c2950012a955ef7b1d6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5fb6ac70a302c2950012a955ef7b1d6a">llvm::AMDGPU::decodeLgkmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>)</td></tr>
<tr class="separator:a5fb6ac70a302c2950012a955ef7b1d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3e0a75774a86f6c8302eee2dfe1326" id="r_a0d3e0a75774a86f6c8302eee2dfe1326"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">llvm::AMDGPU::decodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Vmcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Expcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Lgkmcnt</a>)</td></tr>
<tr class="memdesc:a0d3e0a75774a86f6c8302eee2dfe1326"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decodes Vmcnt, Expcnt and Lgkmcnt from given <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code> for given isa <code>Version</code>, and writes decoded values into <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> respectively.  <br /></td></tr>
<tr class="separator:a0d3e0a75774a86f6c8302eee2dfe1326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d4a37c23e1caabf8f64de0e64266f3a" id="r_a5d4a37c23e1caabf8f64de0e64266f3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5d4a37c23e1caabf8f64de0e64266f3a">llvm::AMDGPU::decodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> Encoded)</td></tr>
<tr class="separator:a5d4a37c23e1caabf8f64de0e64266f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac95f41127d78da414e20eb091961726c" id="r_ac95f41127d78da414e20eb091961726c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac95f41127d78da414e20eb091961726c">llvm::AMDGPU::encodeVmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Vmcnt</a>)</td></tr>
<tr class="separator:ac95f41127d78da414e20eb091961726c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9da1d38203f7899139c8dedb15d97c" id="r_a7d9da1d38203f7899139c8dedb15d97c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7d9da1d38203f7899139c8dedb15d97c">llvm::AMDGPU::encodeExpcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Expcnt</a>)</td></tr>
<tr class="separator:a7d9da1d38203f7899139c8dedb15d97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade75980e3c0b71d253a7381a15d8ed00" id="r_ade75980e3c0b71d253a7381a15d8ed00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ade75980e3c0b71d253a7381a15d8ed00">llvm::AMDGPU::encodeLgkmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Lgkmcnt</a>)</td></tr>
<tr class="separator:ade75980e3c0b71d253a7381a15d8ed00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a538a5f491696e8b8ef0987e3aaedbb37" id="r_a538a5f491696e8b8ef0987e3aaedbb37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">llvm::AMDGPU::encodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Vmcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Expcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Lgkmcnt</a>)</td></tr>
<tr class="memdesc:a538a5f491696e8b8ef0987e3aaedbb37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Encodes <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> into <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a> for given isa <code>Version</code>.  <br /></td></tr>
<tr class="separator:a538a5f491696e8b8ef0987e3aaedbb37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f14260fd47f5c55b3d473291b81a302" id="r_a5f14260fd47f5c55b3d473291b81a302"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5f14260fd47f5c55b3d473291b81a302">llvm::AMDGPU::encodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Decoded</a>)</td></tr>
<tr class="separator:a5f14260fd47f5c55b3d473291b81a302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf86e5162d54eb53fc2187397ded1786" id="r_abf86e5162d54eb53fc2187397ded1786"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#abf86e5162d54eb53fc2187397ded1786">llvm::AMDGPU::Hwreg::getHwregId</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>)</td></tr>
<tr class="separator:abf86e5162d54eb53fc2187397ded1786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1bfaab621fcd45f55c6da4baa4fd4e1" id="r_ab1bfaab621fcd45f55c6da4baa4fd4e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ab1bfaab621fcd45f55c6da4baa4fd4e1">llvm::AMDGPU::Hwreg::isValidHwreg</a> (int64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ab1bfaab621fcd45f55c6da4baa4fd4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a486fedaf3c912973ec197de1b37084" id="r_a0a486fedaf3c912973ec197de1b37084"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a0a486fedaf3c912973ec197de1b37084">llvm::AMDGPU::Hwreg::isValidHwreg</a> (int64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>)</td></tr>
<tr class="separator:a0a486fedaf3c912973ec197de1b37084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a847f632e8de2b09521e5e9861ae3503f" id="r_a847f632e8de2b09521e5e9861ae3503f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a847f632e8de2b09521e5e9861ae3503f">llvm::AMDGPU::Hwreg::isValidHwregOffset</a> (int64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)</td></tr>
<tr class="separator:a847f632e8de2b09521e5e9861ae3503f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78b630d1bc4436769105c87b8e6ffce" id="r_aa78b630d1bc4436769105c87b8e6ffce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aa78b630d1bc4436769105c87b8e6ffce">llvm::AMDGPU::Hwreg::isValidHwregWidth</a> (int64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)</td></tr>
<tr class="separator:aa78b630d1bc4436769105c87b8e6ffce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e769562ff1c9df9cbc0330f8df589b2" id="r_a8e769562ff1c9df9cbc0330f8df589b2"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a8e769562ff1c9df9cbc0330f8df589b2">llvm::AMDGPU::Hwreg::encodeHwreg</a> (uint64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, uint64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, uint64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)</td></tr>
<tr class="separator:a8e769562ff1c9df9cbc0330f8df589b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac973cf6ead9a91dde90f88333cf3d885" id="r_ac973cf6ead9a91dde90f88333cf3d885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ac973cf6ead9a91dde90f88333cf3d885">llvm::AMDGPU::Hwreg::getHwreg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ac973cf6ead9a91dde90f88333cf3d885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd56d792a341cdace91959b9e34d5e24" id="r_afd56d792a341cdace91959b9e34d5e24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#afd56d792a341cdace91959b9e34d5e24">llvm::AMDGPU::Hwreg::decodeHwreg</a> (<a class="el" href="classunsigned.html">unsigned</a> Val, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)</td></tr>
<tr class="separator:afd56d792a341cdace91959b9e34d5e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f951dbda6688e8a86ba8d2ca98a104" id="r_a46f951dbda6688e8a86ba8d2ca98a104"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a46f951dbda6688e8a86ba8d2ca98a104">llvm::AMDGPU::SendMsg::getMsgId</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>)</td></tr>
<tr class="separator:a46f951dbda6688e8a86ba8d2ca98a104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a786cf48409e2aaae4ed20445baaa2654" id="r_a786cf48409e2aaae4ed20445baaa2654"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a786cf48409e2aaae4ed20445baaa2654">llvm::AMDGPU::SendMsg::getMsgOpId</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>)</td></tr>
<tr class="separator:a786cf48409e2aaae4ed20445baaa2654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ba3ce3926fe3393e6b79ef3728cbc1" id="r_aa5ba3ce3926fe3393e6b79ef3728cbc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aa5ba3ce3926fe3393e6b79ef3728cbc1">llvm::AMDGPU::SendMsg::getMsgName</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>)</td></tr>
<tr class="separator:aa5ba3ce3926fe3393e6b79ef3728cbc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c141eeb27b318543ac938178c8e1e8f" id="r_a0c141eeb27b318543ac938178c8e1e8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0c141eeb27b318543ac938178c8e1e8f">llvm::AMDGPU::SendMsg::getMsgOpName</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>)</td></tr>
<tr class="separator:a0c141eeb27b318543ac938178c8e1e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cfefd75f3bd9d50b30002aeee4befe0" id="r_a9cfefd75f3bd9d50b30002aeee4befe0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a9cfefd75f3bd9d50b30002aeee4befe0">llvm::AMDGPU::SendMsg::isValidMsgId</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="el" href="classbool.html">bool</a> Strict)</td></tr>
<tr class="separator:a9cfefd75f3bd9d50b30002aeee4befe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedfb90fc7b42515c5e5e91069469bfea" id="r_aedfb90fc7b42515c5e5e91069469bfea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aedfb90fc7b42515c5e5e91069469bfea">llvm::AMDGPU::SendMsg::isValidMsgOp</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>, <a class="el" href="classbool.html">bool</a> Strict)</td></tr>
<tr class="separator:aedfb90fc7b42515c5e5e91069469bfea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec147a230202e68bf78fc70798b25902" id="r_aec147a230202e68bf78fc70798b25902"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aec147a230202e68bf78fc70798b25902">llvm::AMDGPU::SendMsg::isValidMsgStream</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>, int64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>, <a class="el" href="classbool.html">bool</a> Strict)</td></tr>
<tr class="separator:aec147a230202e68bf78fc70798b25902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad625cf3c6650d45df86276f8672a88ba" id="r_ad625cf3c6650d45df86276f8672a88ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ad625cf3c6650d45df86276f8672a88ba">llvm::AMDGPU::SendMsg::msgRequiresOp</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>)</td></tr>
<tr class="separator:ad625cf3c6650d45df86276f8672a88ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae081bfd156ee8426026761c3c28005b6" id="r_ae081bfd156ee8426026761c3c28005b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ae081bfd156ee8426026761c3c28005b6">llvm::AMDGPU::SendMsg::msgSupportsStream</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>)</td></tr>
<tr class="separator:ae081bfd156ee8426026761c3c28005b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab517735e25ea7d55615efcb72f410d91" id="r_ab517735e25ea7d55615efcb72f410d91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ab517735e25ea7d55615efcb72f410d91">llvm::AMDGPU::SendMsg::decodeMsg</a> (<a class="el" href="classunsigned.html">unsigned</a> Val, <a class="el" href="classuint16__t.html">uint16_t</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, <a class="el" href="classuint16__t.html">uint16_t</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>, <a class="el" href="classuint16__t.html">uint16_t</a> &amp;<a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>)</td></tr>
<tr class="separator:ab517735e25ea7d55615efcb72f410d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b32cda4aa104e7092cd79c9c234401" id="r_a18b32cda4aa104e7092cd79c9c234401"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a18b32cda4aa104e7092cd79c9c234401">llvm::AMDGPU::SendMsg::encodeMsg</a> (uint64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, uint64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>, uint64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>)</td></tr>
<tr class="separator:a18b32cda4aa104e7092cd79c9c234401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b581c7318ec95ec6176a880d45a6f62" id="r_a7b581c7318ec95ec6176a880d45a6f62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7b581c7318ec95ec6176a880d45a6f62">llvm::AMDGPU::getInitialPSInputAddr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)</td></tr>
<tr class="separator:a7b581c7318ec95ec6176a880d45a6f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa813940c0ad88b3c4419f65af3e89e5e" id="r_aa813940c0ad88b3c4419f65af3e89e5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">llvm::AMDGPU::isShader</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">cc</a>)</td></tr>
<tr class="separator:aa813940c0ad88b3c4419f65af3e89e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5688c3d8cf734f824f2637b7bc91e2cb" id="r_a5688c3d8cf734f824f2637b7bc91e2cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">llvm::AMDGPU::isCompute</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">cc</a>)</td></tr>
<tr class="separator:a5688c3d8cf734f824f2637b7bc91e2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c65c76a817d60e322ff750366674a92" id="r_a3c65c76a817d60e322ff750366674a92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">llvm::AMDGPU::isEntryFunctionCC</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC)</td></tr>
<tr class="separator:a3c65c76a817d60e322ff750366674a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc437d6699fb55c69e78b5d0cad641d" id="r_a3cc437d6699fb55c69e78b5d0cad641d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3cc437d6699fb55c69e78b5d0cad641d">llvm::AMDGPU::isKernel</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC)</td></tr>
<tr class="separator:a3cc437d6699fb55c69e78b5d0cad641d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db49adcedbc90eef2e5c105510f7811" id="r_a4db49adcedbc90eef2e5c105510f7811"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4db49adcedbc90eef2e5c105510f7811">llvm::AMDGPU::hasXNACK</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a4db49adcedbc90eef2e5c105510f7811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ce57c75a70c3b721b00dede60435d7a" id="r_a6ce57c75a70c3b721b00dede60435d7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6ce57c75a70c3b721b00dede60435d7a">llvm::AMDGPU::hasSRAMECC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a6ce57c75a70c3b721b00dede60435d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9896067acfdb72b73caeb1ede75c9479" id="r_a9896067acfdb72b73caeb1ede75c9479"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9896067acfdb72b73caeb1ede75c9479">llvm::AMDGPU::hasMIMG_R128</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a9896067acfdb72b73caeb1ede75c9479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c58dd400c77cb89867c5bda62a140b" id="r_a62c58dd400c77cb89867c5bda62a140b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a62c58dd400c77cb89867c5bda62a140b">llvm::AMDGPU::hasGFX10A16</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a62c58dd400c77cb89867c5bda62a140b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9adcf3cabdbd72a34b34f13f2826314b" id="r_a9adcf3cabdbd72a34b34f13f2826314b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9adcf3cabdbd72a34b34f13f2826314b">llvm::AMDGPU::hasG16</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a9adcf3cabdbd72a34b34f13f2826314b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3856884676648fe8f7af93f6c5e60e1f" id="r_a3856884676648fe8f7af93f6c5e60e1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">llvm::AMDGPU::hasPackedD16</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a3856884676648fe8f7af93f6c5e60e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f60f9ac04e27846a67a951d920837e" id="r_a58f60f9ac04e27846a67a951d920837e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">llvm::AMDGPU::isSI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a58f60f9ac04e27846a67a951d920837e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade135e9169df98a7457505a0ea5b6179" id="r_ade135e9169df98a7457505a0ea5b6179"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">llvm::AMDGPU::isCI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ade135e9169df98a7457505a0ea5b6179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad198ccff657f64471c12cc36d9aa1969" id="r_ad198ccff657f64471c12cc36d9aa1969"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">llvm::AMDGPU::isVI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ad198ccff657f64471c12cc36d9aa1969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626413fe751b97e13812bb7b635e6dd5" id="r_a626413fe751b97e13812bb7b635e6dd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">llvm::AMDGPU::isGFX9</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a626413fe751b97e13812bb7b635e6dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27e5626ce22d0cd09916837dc88b7efe" id="r_a27e5626ce22d0cd09916837dc88b7efe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">llvm::AMDGPU::isGFX10</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a27e5626ce22d0cd09916837dc88b7efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00cd25f8d9ef48abfa9b651262d6c741" id="r_a00cd25f8d9ef48abfa9b651262d6c741"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a00cd25f8d9ef48abfa9b651262d6c741">llvm::AMDGPU::isGCN3Encoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a00cd25f8d9ef48abfa9b651262d6c741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03038e2ec3d91a361fbbb066e575de9a" id="r_a03038e2ec3d91a361fbbb066e575de9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a03038e2ec3d91a361fbbb066e575de9a">llvm::AMDGPU::isGFX10_BEncoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a03038e2ec3d91a361fbbb066e575de9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f3297011ab8da601c7cce576c3353f" id="r_a98f3297011ab8da601c7cce576c3353f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a98f3297011ab8da601c7cce576c3353f">llvm::AMDGPU::hasGFX10_3Insts</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a98f3297011ab8da601c7cce576c3353f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a938abb1637130185772f6e9d2b851841" id="r_a938abb1637130185772f6e9d2b851841"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">llvm::AMDGPU::isSGPR</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a938abb1637130185772f6e9d2b851841"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is Reg - scalar register.  <br /></td></tr>
<tr class="separator:a938abb1637130185772f6e9d2b851841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c60862a609ee4c6f33be67afddd7f4" id="r_ab8c60862a609ee4c6f33be67afddd7f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab8c60862a609ee4c6f33be67afddd7f4">llvm::AMDGPU::isRegIntersect</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg0, <a class="el" href="classunsigned.html">unsigned</a> Reg1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:ab8c60862a609ee4c6f33be67afddd7f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is there any intersection between registers.  <br /></td></tr>
<tr class="separator:ab8c60862a609ee4c6f33be67afddd7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b1fa0e6e5c1b25ef79b0f7c121a6c1" id="r_ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">llvm::AMDGPU::getMCReg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="memdesc:ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>Reg</code> is a pseudo reg, return the correct hardware register given <code>STI</code> otherwise return <code>Reg</code>.  <br /></td></tr>
<tr class="separator:ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f3aae596e814997a248deb911f898d4" id="r_a2f3aae596e814997a248deb911f898d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4">llvm::AMDGPU::mc2PseudoReg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:a2f3aae596e814997a248deb911f898d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert hardware register <code>Reg</code> to a pseudo register.  <br /></td></tr>
<tr class="separator:a2f3aae596e814997a248deb911f898d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fba5af4359eeeef753f1c286ea8d0d7" id="r_a7fba5af4359eeeef753f1c286ea8d0d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">llvm::AMDGPU::isSISrcOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="memdesc:a7fba5af4359eeeef753f1c286ea8d0d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Can this operand also contain immediate values?  <br /></td></tr>
<tr class="separator:a7fba5af4359eeeef753f1c286ea8d0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa773b952c1097dcbb09e99bd4cd3b802" id="r_aa773b952c1097dcbb09e99bd4cd3b802"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa773b952c1097dcbb09e99bd4cd3b802">llvm::AMDGPU::isSISrcFPOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="memdesc:aa773b952c1097dcbb09e99bd4cd3b802"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is this floating-point operand?  <br /></td></tr>
<tr class="separator:aa773b952c1097dcbb09e99bd4cd3b802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8110d15ce3aad630ec2e52906226da" id="r_a1f8110d15ce3aad630ec2e52906226da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1f8110d15ce3aad630ec2e52906226da">llvm::AMDGPU::isSISrcInlinableOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="memdesc:a1f8110d15ce3aad630ec2e52906226da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this opearnd support only inlinable literals?  <br /></td></tr>
<tr class="separator:a1f8110d15ce3aad630ec2e52906226da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d8680fb761cf1d88232de86f8fcecba" id="r_a4d8680fb761cf1d88232de86f8fcecba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">llvm::AMDGPU::getRegBitWidth</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RCID</a>)</td></tr>
<tr class="memdesc:a4d8680fb761cf1d88232de86f8fcecba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size in bits of a register from the register class <code>RC</code>.  <br /></td></tr>
<tr class="separator:a4d8680fb761cf1d88232de86f8fcecba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66660cdfdd20a89a328844f1396a4269" id="r_a66660cdfdd20a89a328844f1396a4269"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a66660cdfdd20a89a328844f1396a4269">llvm::AMDGPU::getRegBitWidth</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;RC)</td></tr>
<tr class="memdesc:a66660cdfdd20a89a328844f1396a4269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size in bits of a register from the register class <code>RC</code>.  <br /></td></tr>
<tr class="separator:a66660cdfdd20a89a328844f1396a4269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b6787b5a5707dd03d00d305247873fe" id="r_a0b6787b5a5707dd03d00d305247873fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0b6787b5a5707dd03d00d305247873fe">llvm::AMDGPU::getRegOperandSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="memdesc:a0b6787b5a5707dd03d00d305247873fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get size of register operand.  <br /></td></tr>
<tr class="separator:a0b6787b5a5707dd03d00d305247873fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adddee5b33e7c032620042dfdb9fa1634" id="r_adddee5b33e7c032620042dfdb9fa1634"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adddee5b33e7c032620042dfdb9fa1634">llvm::AMDGPU::getOperandSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo)</td></tr>
<tr class="separator:adddee5b33e7c032620042dfdb9fa1634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaba9e2411db319b71f55d54ad0276c2" id="r_adaba9e2411db319b71f55d54ad0276c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adaba9e2411db319b71f55d54ad0276c2">llvm::AMDGPU::getOperandSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="separator:adaba9e2411db319b71f55d54ad0276c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a901ba4ff66898215882da41143ddf69a" id="r_a901ba4ff66898215882da41143ddf69a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a">llvm::AMDGPU::isInlinableIntLiteral</a> (int64_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>)</td></tr>
<tr class="memdesc:a901ba4ff66898215882da41143ddf69a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is this literal inlinable, and not one of the values intended for floating point values.  <br /></td></tr>
<tr class="separator:a901ba4ff66898215882da41143ddf69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4cb2c8159c390d78b6a547ac87179ae" id="r_af4cb2c8159c390d78b6a547ac87179ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">llvm::AMDGPU::isInlinableLiteral64</a> (int64_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="memdesc:af4cb2c8159c390d78b6a547ac87179ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is this literal inlinable.  <br /></td></tr>
<tr class="separator:af4cb2c8159c390d78b6a547ac87179ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ce723bbdcb8a66b32fec6499ecd9f9" id="r_a79ce723bbdcb8a66b32fec6499ecd9f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">llvm::AMDGPU::isInlinableLiteral32</a> (int32_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="separator:a79ce723bbdcb8a66b32fec6499ecd9f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04097b4ec5e8da48a2fb3c407900f938" id="r_a04097b4ec5e8da48a2fb3c407900f938"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">llvm::AMDGPU::isInlinableLiteral16</a> (int16_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="separator:a04097b4ec5e8da48a2fb3c407900f938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0aedd4d5c55b5e5e71effbb234624b0" id="r_ae0aedd4d5c55b5e5e71effbb234624b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ae0aedd4d5c55b5e5e71effbb234624b0">llvm::AMDGPU::isInlinableLiteralV216</a> (int32_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="separator:ae0aedd4d5c55b5e5e71effbb234624b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1864fe2c262fc3ee74aad3ca3e7f70ea" id="r_a1864fe2c262fc3ee74aad3ca3e7f70ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1864fe2c262fc3ee74aad3ca3e7f70ea">llvm::AMDGPU::isInlinableIntLiteralV216</a> (int32_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>)</td></tr>
<tr class="separator:a1864fe2c262fc3ee74aad3ca3e7f70ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37a742496910c789120ff65389400c6" id="r_af37a742496910c789120ff65389400c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af37a742496910c789120ff65389400c6">llvm::AMDGPU::isFoldableLiteralV216</a> (int32_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="separator:af37a742496910c789120ff65389400c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d7d70152f1d904df03f92ba26418387" id="r_a5d7d70152f1d904df03f92ba26418387"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5d7d70152f1d904df03f92ba26418387">llvm::AMDGPU::isArgPassedInSGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Argument.html">Argument</a> *<a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>)</td></tr>
<tr class="separator:a5d7d70152f1d904df03f92ba26418387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac081b93b5462f316ed0b76ff017205a1" id="r_ac081b93b5462f316ed0b76ff017205a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac081b93b5462f316ed0b76ff017205a1">llvm::AMDGPU::isLegalSMRDEncodedUnsignedOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">EncodedOffset</a>)</td></tr>
<tr class="separator:ac081b93b5462f316ed0b76ff017205a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31057daf8cf5e502174f7864e9ff099f" id="r_a31057daf8cf5e502174f7864e9ff099f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a31057daf8cf5e502174f7864e9ff099f">llvm::AMDGPU::isLegalSMRDEncodedSignedOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">EncodedOffset</a>, <a class="el" href="classbool.html">bool</a> IsBuffer)</td></tr>
<tr class="separator:a31057daf8cf5e502174f7864e9ff099f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa106b93c4ca352414b24967b385e27" id="r_a0fa106b93c4ca352414b24967b385e27"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0fa106b93c4ca352414b24967b385e27">llvm::AMDGPU::convertSMRDOffsetUnits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, uint64_t ByteOffset)</td></tr>
<tr class="memdesc:a0fa106b93c4ca352414b24967b385e27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert <code>ByteOffset</code> to dwords if the subtarget uses dword SMRD immediate offsets.  <br /></td></tr>
<tr class="separator:a0fa106b93c4ca352414b24967b385e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80380f62f4cbf7ddccc3deaeb206f5e7" id="r_a80380f62f4cbf7ddccc3deaeb206f5e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a80380f62f4cbf7ddccc3deaeb206f5e7">llvm::AMDGPU::getSMRDEncodedOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t ByteOffset, <a class="el" href="classbool.html">bool</a> IsBuffer)</td></tr>
<tr class="separator:a80380f62f4cbf7ddccc3deaeb206f5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80c40a8423e8e22561da6f6215db9952" id="r_a80c40a8423e8e22561da6f6215db9952"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a80c40a8423e8e22561da6f6215db9952">llvm::AMDGPU::getSMRDEncodedLiteralOffset32</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t ByteOffset)</td></tr>
<tr class="separator:a80c40a8423e8e22561da6f6215db9952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff290402c84552fd9fd3caedb9b00e7" id="r_a7ff290402c84552fd9fd3caedb9b00e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7ff290402c84552fd9fd3caedb9b00e7">llvm::AMDGPU::isLegalSMRDImmOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t ByteOffset)</td></tr>
<tr class="separator:a7ff290402c84552fd9fd3caedb9b00e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f966c32e03bc8e84e63d3a6ea140e49" id="r_a1f966c32e03bc8e84e63d3a6ea140e49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1f966c32e03bc8e84e63d3a6ea140e49">llvm::AMDGPU::splitMUBUFOffset</a> (<a class="el" href="classuint32__t.html">uint32_t</a> Imm, <a class="el" href="classuint32__t.html">uint32_t</a> &amp;SOffset, <a class="el" href="classuint32__t.html">uint32_t</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *Subtarget, <a class="el" href="structllvm_1_1Align.html">Align</a> Alignment)</td></tr>
<tr class="separator:a1f966c32e03bc8e84e63d3a6ea140e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab2011ec30da8a5edbd54bf0e498363" id="r_a8ab2011ec30da8a5edbd54bf0e498363"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363">llvm::AMDGPU::isIntrinsicSourceOfDivergence</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IntrID</a>)</td></tr>
<tr class="separator:a8ab2011ec30da8a5edbd54bf0e498363"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a2f5af33a4485637fb565fc73060f906e" name="a2f5af33a4485637fb565fc73060f906e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f5af33a4485637fb565fc73060f906e">&#9670;&#160;</a></span>GET_MIMGBaseOpcode_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGBaseOpcode_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00048">48</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

</div>
</div>
<a id="a6323578200a12f7c0c7d464b683665a4" name="a6323578200a12f7c0c7d464b683665a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6323578200a12f7c0c7d464b683665a4">&#9670;&#160;</a></span>GET_MIMGDim_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGDim_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00049">49</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

</div>
</div>
<a id="a875d19c1b233067790f02ecdd787a093" name="a875d19c1b233067790f02ecdd787a093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a875d19c1b233067790f02ecdd787a093">&#9670;&#160;</a></span>GET_MIMGEncoding_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGEncoding_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00050">50</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

</div>
</div>
<a id="a0cdd08feec2bab7ac62300cbe07de317" name="a0cdd08feec2bab7ac62300cbe07de317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cdd08feec2bab7ac62300cbe07de317">&#9670;&#160;</a></span>GET_MIMGLZMapping_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGLZMapping_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00051">51</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

</div>
</div>
<a id="a0e75421681bc971c531fa805d8d19f3e" name="a0e75421681bc971c531fa805d8d19f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e75421681bc971c531fa805d8d19f3e">&#9670;&#160;</a></span>GET_MIMGMIPMapping_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGMIPMapping_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00052">52</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 14:02:21 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
