#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Jun 27 13:52:24 2018
# Process ID: 208
# Current directory: C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.runs/synth_1
# Command line: vivado.exe -log Display.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Display.tcl
# Log file: C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.runs/synth_1/Display.vds
# Journal file: C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Display.tcl -notrace
Command: synth_design -top Display -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 281.957 ; gain = 72.426
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/Display.v:23]
	Parameter t1 bound to: 50000 - type: integer 
	Parameter TIME_20MS bound to: 1000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/Display.v:84]
WARNING: [Synth 8-567] referenced signal 'show' should be on the sensitivity list [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/Display.v:65]
INFO: [Synth 8-638] synthesizing module 'MultiCycleCPU' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/MultiCycleCPU.v:22]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'PCAddFour' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/PCAddFour.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCAddFour' (2#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/PCAddFour.v:23]
INFO: [Synth 8-638] synthesizing module 'PCJump' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/PCJump.v:23]
WARNING: [Synth 8-567] referenced signal 'PC4' should be on the sensitivity list [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/PCJump.v:30]
WARNING: [Synth 8-567] referenced signal 'temp' should be on the sensitivity list [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/PCJump.v:30]
INFO: [Synth 8-256] done synthesizing module 'PCJump' (3#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/PCJump.v:23]
INFO: [Synth 8-638] synthesizing module 'PCBranch' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/PCBranch.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCBranch' (4#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/PCBranch.v:23]
INFO: [Synth 8-638] synthesizing module 'PCSelector' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/PCSelector.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/PCSelector.v:31]
INFO: [Synth 8-256] done synthesizing module 'PCSelector' (5#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/PCSelector.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/admin/Desktop/MultiCycleCPU-basy3version/instructions.txt' is read successfully [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/InstructionMemory.v:32]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (6#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'IR' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-256] done synthesizing module 'IR' (7#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-638] synthesizing module 'WriteRegSelector' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/WriteRegSelector.v:23]
INFO: [Synth 8-256] done synthesizing module 'WriteRegSelector' (8#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/WriteRegSelector.v:23]
INFO: [Synth 8-638] synthesizing module 'WriteDataSelector' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/WriteDataSelector.v:23]
INFO: [Synth 8-256] done synthesizing module 'WriteDataSelector' (9#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/WriteDataSelector.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (10#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-638] synthesizing module 'ADR' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/ADR.v:23]
INFO: [Synth 8-256] done synthesizing module 'ADR' (11#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/ADR.v:23]
INFO: [Synth 8-638] synthesizing module 'BDR' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/BDR.v:23]
INFO: [Synth 8-256] done synthesizing module 'BDR' (12#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/BDR.v:23]
INFO: [Synth 8-638] synthesizing module 'SignZeroExtend' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/SignZeroExtend.v:22]
INFO: [Synth 8-256] done synthesizing module 'SignZeroExtend' (13#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/SignZeroExtend.v:22]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-256] done synthesizing module 'ALU' (14#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-638] synthesizing module 'ALUoutDR' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/ALUoutDR.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALUoutDR' (15#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/ALUoutDR.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:23]
WARNING: [Synth 8-567] referenced signal 'memory' should be on the sensitivity list [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:34]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (16#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'DataOutSelector' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataOutSelector.v:23]
INFO: [Synth 8-256] done synthesizing module 'DataOutSelector' (17#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataOutSelector.v:23]
INFO: [Synth 8-638] synthesizing module 'DBDR' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DBDR.v:23]
INFO: [Synth 8-256] done synthesizing module 'DBDR' (18#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DBDR.v:23]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/ControlUnit.v:22]
INFO: [Synth 8-638] synthesizing module 'DFlipFlop' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DFlipFlop.v:23]
INFO: [Synth 8-256] done synthesizing module 'DFlipFlop' (19#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DFlipFlop.v:23]
INFO: [Synth 8-638] synthesizing module 'NextState' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/NextState.v:23]
	Parameter IF bound to: 3'b000 
	Parameter ID bound to: 3'b001 
	Parameter EXE bound to: 3'b010 
	Parameter WB bound to: 3'b011 
	Parameter MEM bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'NextState' (20#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/NextState.v:23]
INFO: [Synth 8-638] synthesizing module 'OutputFunction' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/OutputFunction.v:22]
	Parameter IF bound to: 3'b000 
	Parameter ID bound to: 3'b001 
	Parameter EXE bound to: 3'b010 
	Parameter WB bound to: 3'b011 
	Parameter MEM bound to: 3'b100 
	Parameter ADD bound to: 6'b000000 
	Parameter SUB bound to: 6'b000001 
	Parameter ADDI bound to: 6'b000010 
	Parameter OR bound to: 6'b010000 
	Parameter AND bound to: 6'b010001 
	Parameter ORI bound to: 6'b010010 
	Parameter SLL bound to: 6'b011000 
	Parameter SLT bound to: 6'b100110 
	Parameter SLTIU bound to: 6'b100111 
	Parameter BEQ bound to: 6'b110100 
	Parameter BLTZ bound to: 6'b110110 
	Parameter SW bound to: 6'b110000 
	Parameter LW bound to: 6'b110001 
	Parameter J bound to: 6'b111000 
	Parameter JR bound to: 6'b111001 
	Parameter JAL bound to: 6'b111010 
	Parameter HALT bound to: 6'b111111 
	Parameter SUBI bound to: 6'b000011 
	Parameter ANDI bound to: 6'b010011 
	Parameter XOR bound to: 6'b010100 
WARNING: [Synth 8-567] referenced signal 'opcode' should be on the sensitivity list [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/OutputFunction.v:39]
WARNING: [Synth 8-567] referenced signal 'zero' should be on the sensitivity list [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/OutputFunction.v:39]
WARNING: [Synth 8-567] referenced signal 'sign' should be on the sensitivity list [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/OutputFunction.v:39]
INFO: [Synth 8-256] done synthesizing module 'OutputFunction' (21#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/OutputFunction.v:22]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (22#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/ControlUnit.v:22]
INFO: [Synth 8-256] done synthesizing module 'MultiCycleCPU' (23#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/MultiCycleCPU.v:22]
INFO: [Synth 8-256] done synthesizing module 'Display' (24#1) [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/Display.v:23]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[27]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[26]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[25]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[24]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[23]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[22]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[21]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[20]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[19]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[18]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[17]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[16]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[15]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[14]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[13]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[12]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[11]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[10]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[9]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[8]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[7]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[6]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[5]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[4]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[3]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[2]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[1]
WARNING: [Synth 8-3331] design PCJump has unconnected port PC4[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 335.973 ; gain = 126.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 335.973 ; gain = 126.441
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/constrs_1/new/BASY3.xdc]
Finished Parsing XDC File [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/constrs_1/new/BASY3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/constrs_1/new/BASY3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 635.969 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 635.969 ; gain = 426.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 635.969 ; gain = 426.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 635.969 ; gain = 426.438
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-5545] ROM "memory_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "nextState0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcA0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "DBDataSrc0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "WrRegDSrc0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "InsMemRW0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "ALUOp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "count2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "point" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'instruction_reg' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/InstructionMemory.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'DataOut_reg' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[0]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[1]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[2]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[3]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[4]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[5]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[6]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[7]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[8]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[9]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[10]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[11]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[12]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[13]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[14]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[15]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[16]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[17]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[18]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[19]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[20]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[21]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[22]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[23]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[24]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[25]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[26]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[27]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[28]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[29]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[30]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[31]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[32]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[33]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[34]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[35]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[36]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[37]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[38]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[39]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[40]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[41]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[42]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[43]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[44]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[45]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[46]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[47]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[48]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[49]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[50]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[51]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[52]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[53]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[54]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[55]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[56]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[57]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[58]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[59]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[60]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[61]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[62]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[63]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[64]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[65]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[66]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[67]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[68]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[69]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[70]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[71]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[72]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[73]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[74]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[75]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[76]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[77]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[78]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[79]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[80]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[81]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[82]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[83]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[84]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[85]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[86]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[87]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[88]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[89]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[90]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[91]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[92]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[93]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[94]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[95]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[96]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[97]' [C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.srcs/sources_1/new/DataMemory.v:52]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 635.969 ; gain = 426.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 384   
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 128   
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAddFour 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module PCBranch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module PCSelector 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
Module WriteRegSelector 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module WriteDataSelector 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module ADR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module BDR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module SignZeroExtend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ALUoutDR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 384   
	   5 Input      1 Bit        Muxes := 128   
Module DataOutSelector 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DBDR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DFlipFlop 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module NextState 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
Module OutputFunction 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "uut/cu/OutputFunction/ALUOp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "count2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "point" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[31]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[30]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[29]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[28]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[27]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[26]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[25]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[24]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[23]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[22]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[21]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[20]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[19]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[18]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[17]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[16]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[15]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[14]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[13]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[12]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[11]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[10]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[9]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[8]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[7]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[6]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[5]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[4]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[3]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[2]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[1]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/ir/ins_out_reg[0]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[31]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[30]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[29]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[28]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[27]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[26]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[25]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[24]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[23]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[22]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[21]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[20]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[19]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[18]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[17]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[16]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[15]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[14]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[13]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[12]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[11]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[10]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[9]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[8]) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (uut/pc/nowPC_reg_rep[7]) is unused and will be removed from module Display.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:09 . Memory (MB): peak = 727.645 ; gain = 518.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|InstructionMemory | p_0_out    | 128x8         | LUT            | 
|Display           | p_0_out    | 128x8         | LUT            | 
|Display           | p_0_out    | 128x8         | LUT            | 
|Display           | p_0_out    | 128x8         | LUT            | 
|Display           | p_0_out    | 128x8         | LUT            | 
+------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------+-----------+----------------------+---------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------------+-----------+----------------------+---------------+
|Display     | uut/rf/register_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+---------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:22 . Memory (MB): peak = 727.645 ; gain = 518.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:23 . Memory (MB): peak = 727.645 ; gain = 518.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:26 . Memory (MB): peak = 727.645 ; gain = 518.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:27 . Memory (MB): peak = 727.645 ; gain = 518.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:27 . Memory (MB): peak = 727.645 ; gain = 518.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:27 . Memory (MB): peak = 727.645 ; gain = 518.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:28 . Memory (MB): peak = 727.645 ; gain = 518.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:28 . Memory (MB): peak = 727.645 ; gain = 518.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:28 . Memory (MB): peak = 727.645 ; gain = 518.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    63|
|3     |LUT1   |   169|
|4     |LUT2   |   172|
|5     |LUT3   |  1131|
|6     |LUT4   |   187|
|7     |LUT5   |  1240|
|8     |LUT6   |  2189|
|9     |MUXF7  |   376|
|10    |MUXF8  |    64|
|11    |RAM32M |    12|
|12    |FDCE   |    42|
|13    |FDRE   |   216|
|14    |LD     |  1088|
|15    |IBUF   |     6|
|16    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+----------------+------------------+------+
|      |Instance        |Module            |Cells |
+------+----------------+------------------+------+
|1     |top             |                  |  6974|
|2     |  uut           |MultiCycleCPU     |  6805|
|3     |    adr         |ADR               |    64|
|4     |    alu         |ALU               |    12|
|5     |    aludr       |ALUoutDR          |  1100|
|6     |    bdr         |BDR               |  2095|
|7     |    cu          |ControlUnit       |    40|
|8     |      DFlipFlop |DFlipFlop         |    40|
|9     |    dbdr        |DBDR              |    64|
|10    |    dm          |DataMemory        |  2685|
|11    |    im          |InstructionMemory |   499|
|12    |    pc          |PC                |   185|
|13    |    pcaddfour   |PCAddFour         |    26|
|14    |    pcbranch    |PCBranch          |     8|
|15    |    rf          |RegisterFile      |    27|
+------+----------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:28 . Memory (MB): peak = 727.645 ; gain = 518.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 187 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:05 . Memory (MB): peak = 727.645 ; gain = 218.117
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:29 . Memory (MB): peak = 727.645 ; gain = 518.113
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1100 instances were transformed.
  LD => LDCE: 1088 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
203 Infos, 192 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:25 . Memory (MB): peak = 727.645 ; gain = 518.113
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Desktop/MultiCycleCPU-basy3version/MultiCycleCPU-basy3version.runs/synth_1/Display.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.392 . Memory (MB): peak = 727.645 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 27 13:54:02 2018...
