Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Jun 16 03:04:22 2018
| Host         : DESKTOP-C7OAI1J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           14 |
| No           | No                    | Yes                    |              84 |           38 |
| No           | Yes                   | No                     |              12 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              58 |           20 |
| Yes          | Yes                   | No                     |              66 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-----------------------------------------------------------+-------------------------------+------------------+----------------+
|              Clock Signal              |                       Enable Signal                       |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------------------------+-----------------------------------------------------------+-------------------------------+------------------+----------------+
|  lopt_1                                |                                                           | rst_IBUF                      |                2 |              2 |
|  KeyboardCtrl_0/E[0]                   |                                                           |                               |                2 |              4 |
|  KeyboardCtrl_0/position_y_reg[0]_0[0] |                                                           |                               |                2 |              4 |
|  clk_IBUF_BUFG                         | KeyboardCtrl_0/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF                      |                3 |              4 |
|  clk_IBUF_BUFG                         | KeyboardCtrl_0/op/E[0]                                    | rst_IBUF                      |                3 |              5 |
|  clk_wiz_0_inst/CLK                    |                                                           | rst_IBUF                      |                2 |              6 |
|  clk_wiz_0_inst/CLK                    | b_player/min[5]_i_1_n_0                                   | rst_IBUF                      |                3 |              6 |
|  clk_wiz_0_inst/sec_reg[0]             |                                                           | rst_IBUF                      |                4 |              6 |
|  clk_wiz_0_inst/sec_reg[0]             | w_player/min[5]_i_1__0_n_0                                | rst_IBUF                      |                2 |              6 |
|  clk_IBUF_BUFG                         |                                                           |                               |                4 |              6 |
|  clk_IBUF_BUFG                         | KeyboardCtrl_0/inst/inst/Ps2Interface_i/rx_valid          | rst_IBUF                      |                1 |              8 |
|  clk_IBUF_BUFG                         | KeyboardCtrl_0/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF                      |                2 |              8 |
|  clk_IBUF_BUFG                         | KeyboardCtrl_0/key[9]_i_1_n_0                             | rst_IBUF                      |                2 |             10 |
|  lopt_1                                |                                                           |                               |                6 |             10 |
|  lopt_1                                |                                                           | vga_inst/pixel_cnt[9]_i_1_n_0 |                3 |             10 |
|  lopt_1                                | vga_inst/line_cnt                                         | vga_inst/line_cnt[9]_i_1_n_0  |                3 |             10 |
|  clk_IBUF_BUFG                         | KeyboardCtrl_0/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF                      |                4 |             11 |
|  clk_IBUF_BUFG                         | control/b_cnt_reg[27]                                     | clk_wiz_0_inst/b_clk0         |                7 |             28 |
|  clk_IBUF_BUFG                         | control/w_cnt_reg[27]                                     | clk_wiz_0_inst/w_clk0         |                7 |             28 |
|  clk_IBUF_BUFG                         |                                                           | rst_IBUF                      |               32 |             72 |
+----------------------------------------+-----------------------------------------------------------+-------------------------------+------------------+----------------+


