/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire [3:0] _004_;
  wire [7:0] _005_;
  wire [3:0] _006_;
  reg [2:0] _007_;
  reg [6:0] _008_;
  wire [5:0] _009_;
  wire [14:0] _010_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [23:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [17:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [8:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_35z;
  wire [4:0] celloutsig_0_37z;
  wire [3:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [11:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [10:0] celloutsig_0_48z;
  wire [2:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [19:0] celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire [11:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire [13:0] celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire [16:0] celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire [4:0] celloutsig_0_83z;
  wire celloutsig_0_84z;
  wire celloutsig_0_86z;
  wire celloutsig_0_87z;
  wire [7:0] celloutsig_0_88z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_95z;
  wire [10:0] celloutsig_0_96z;
  wire [19:0] celloutsig_0_97z;
  wire [16:0] celloutsig_0_98z;
  wire [11:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire [14:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [20:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_69z = celloutsig_0_49z[0] ? celloutsig_0_19z : _000_;
  assign celloutsig_0_84z = celloutsig_0_1z ? celloutsig_0_81z : celloutsig_0_69z;
  assign celloutsig_0_27z = celloutsig_0_4z ? celloutsig_0_6z : celloutsig_0_19z;
  assign celloutsig_0_41z = ~(celloutsig_0_1z & celloutsig_0_26z[4]);
  assign celloutsig_0_39z = !(_002_ ? celloutsig_0_32z : celloutsig_0_23z[11]);
  assign celloutsig_0_62z = !(celloutsig_0_30z ? _003_ : celloutsig_0_8z[1]);
  assign celloutsig_0_7z = !(celloutsig_0_1z ? in_data[46] : celloutsig_0_3z[0]);
  assign celloutsig_0_82z = !(celloutsig_0_47z ? celloutsig_0_14z[12] : celloutsig_0_46z);
  assign celloutsig_1_3z = !(celloutsig_1_0z[9] ? in_data[141] : celloutsig_1_1z[3]);
  assign celloutsig_0_20z = !(celloutsig_0_13z[4] ? celloutsig_0_15z : celloutsig_0_14z[11]);
  assign celloutsig_0_0z = ~(in_data[47] | in_data[72]);
  assign celloutsig_0_42z = ~(celloutsig_0_28z | celloutsig_0_19z);
  assign celloutsig_0_58z = ~(celloutsig_0_47z | celloutsig_0_20z);
  assign celloutsig_1_9z = ~(1'h0 | celloutsig_1_1z[2]);
  assign celloutsig_0_46z = celloutsig_0_40z | ~(celloutsig_0_45z[3]);
  assign celloutsig_0_64z = celloutsig_0_1z | ~(celloutsig_0_20z);
  assign celloutsig_0_65z = celloutsig_0_60z[4] | ~(celloutsig_0_62z);
  assign celloutsig_0_68z = celloutsig_0_56z[1] | ~(celloutsig_0_42z);
  assign celloutsig_0_17z = celloutsig_0_2z | ~(celloutsig_0_15z);
  assign celloutsig_0_28z = in_data[80] | ~(celloutsig_0_19z);
  assign celloutsig_0_32z = celloutsig_0_9z[5] ^ celloutsig_0_27z;
  assign celloutsig_0_6z = celloutsig_0_0z ^ celloutsig_0_4z;
  assign celloutsig_0_75z = celloutsig_0_52z ^ celloutsig_0_63z[4];
  assign celloutsig_0_22z = celloutsig_0_2z ^ _001_;
  assign celloutsig_0_35z = { celloutsig_0_4z, celloutsig_0_12z } + { _004_[3:2], _001_, _004_[0] };
  assign celloutsig_0_63z = { celloutsig_0_50z[2:0], celloutsig_0_31z, celloutsig_0_55z, celloutsig_0_2z } + { celloutsig_0_39z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_41z };
  assign celloutsig_0_8z = celloutsig_0_5z[10:8] + { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_83z = celloutsig_0_56z[18:14] + celloutsig_0_80z[13:9];
  assign celloutsig_0_88z = { _005_[7:4], celloutsig_0_78z, celloutsig_0_69z, celloutsig_0_55z, celloutsig_0_62z } + { celloutsig_0_63z[11:10], celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_43z, celloutsig_0_72z, celloutsig_0_24z, celloutsig_0_27z };
  assign celloutsig_0_14z = in_data[28:5] + { celloutsig_0_3z[5:2], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_25z = celloutsig_0_14z[14:9] + { celloutsig_0_5z[11:7], celloutsig_0_7z };
  reg [3:0] _042_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _042_ <= 4'h0;
    else _042_ <= celloutsig_0_38z;
  assign { _006_[3:2], _003_, _006_[0] } = _042_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _007_ <= 3'h0;
    else _007_ <= { _004_[3:2], _001_ };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _008_ <= 7'h00;
    else _008_ <= in_data[59:53];
  reg [5:0] _045_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _045_ <= 6'h00;
    else _045_ <= celloutsig_0_5z[7:2];
  assign { _009_[5], _002_, _009_[3:0] } = _045_;
  reg [3:0] _046_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _046_ <= 4'h0;
    else _046_ <= { in_data[49:47], celloutsig_0_0z };
  assign { _004_[3:2], _001_, _004_[0] } = _046_;
  reg [14:0] _047_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _047_ <= 15'h0000;
    else _047_ <= { celloutsig_0_13z[3:0], celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_13z };
  assign { _010_[14:12], _005_[7:4], _010_[7:6], _000_, _010_[4:0] } = _047_;
  assign celloutsig_0_49z = celloutsig_0_45z[8:6] / { 1'h1, celloutsig_0_27z, celloutsig_0_2z };
  assign celloutsig_0_5z = { celloutsig_0_3z[5:2], celloutsig_0_3z } / { 1'h1, in_data[33:23] };
  assign celloutsig_0_38z = { celloutsig_0_3z[1], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } / { 1'h1, in_data[81:79] };
  assign celloutsig_0_50z = { celloutsig_0_31z[0], celloutsig_0_8z } / { 1'h1, celloutsig_0_26z[4:2] };
  assign celloutsig_0_24z = { celloutsig_0_14z[21:19], celloutsig_0_6z, celloutsig_0_12z } && { celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_40z = celloutsig_0_31z[5:0] < { in_data[31:27], celloutsig_0_33z };
  assign celloutsig_0_44z = celloutsig_0_22z & ~(celloutsig_0_30z);
  assign celloutsig_0_52z = celloutsig_0_32z & ~(celloutsig_0_11z[0]);
  assign celloutsig_0_87z = celloutsig_0_44z & ~(_008_[6]);
  assign celloutsig_0_16z = in_data[77] & ~(celloutsig_0_4z);
  assign celloutsig_1_7z = celloutsig_1_6z[5:1] % { 1'h1, celloutsig_1_0z[3:1], celloutsig_1_2z };
  assign celloutsig_0_12z = celloutsig_0_9z[8:6] % { 1'h1, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_37z = { celloutsig_0_13z[7:4], celloutsig_0_19z } % { 1'h1, celloutsig_0_31z[7], celloutsig_0_4z, celloutsig_0_30z, celloutsig_0_30z };
  assign celloutsig_1_1z = { in_data[171:165], celloutsig_1_0z } % { 1'h1, celloutsig_1_0z[7:2], celloutsig_1_0z[13:1], in_data[96] };
  assign celloutsig_0_80z = { celloutsig_0_56z[10:7], celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_60z } * { celloutsig_0_56z[19:15], celloutsig_0_15z, celloutsig_0_35z, celloutsig_0_11z, celloutsig_0_50z };
  assign celloutsig_0_96z = { celloutsig_0_14z[2:0], celloutsig_0_84z, celloutsig_0_87z, celloutsig_0_46z, celloutsig_0_86z, celloutsig_0_50z } * in_data[26:16];
  assign celloutsig_1_11z = { celloutsig_1_6z[5:3], celloutsig_1_3z } * celloutsig_1_0z[10:7];
  assign celloutsig_0_26z = { celloutsig_0_5z[11:10], celloutsig_0_13z } * { _005_[7:4], _010_[7:6], _000_, _010_[4:2] };
  assign celloutsig_0_95z = { celloutsig_0_5z[9:2], celloutsig_0_75z, celloutsig_0_2z } != { celloutsig_0_13z[7:3], celloutsig_0_71z, celloutsig_0_52z, celloutsig_0_39z, celloutsig_0_20z, celloutsig_0_20z };
  assign celloutsig_1_2z = { celloutsig_1_1z[10:1], celloutsig_1_0z } != in_data[159:136];
  assign celloutsig_1_4z = { in_data[180:173], celloutsig_1_2z } != celloutsig_1_1z[20:12];
  assign celloutsig_0_19z = { celloutsig_0_11z[2], _009_[5], _002_, _009_[3:0], celloutsig_0_6z } != { celloutsig_0_13z[5:1], celloutsig_0_8z };
  assign celloutsig_0_97z = { celloutsig_0_5z[1:0], _008_, celloutsig_0_7z, celloutsig_0_88z, celloutsig_0_58z, celloutsig_0_22z } | { celloutsig_0_83z[1:0], celloutsig_0_33z, celloutsig_0_63z, celloutsig_0_82z, celloutsig_0_47z, celloutsig_0_95z };
  assign celloutsig_1_0z = in_data[144:131] | in_data[175:162];
  assign celloutsig_1_10z = { celloutsig_1_1z[18:12], celloutsig_1_7z } | { celloutsig_1_1z[7:1], celloutsig_1_7z };
  assign celloutsig_0_81z = & { celloutsig_0_65z, celloutsig_0_43z, celloutsig_0_19z };
  assign celloutsig_0_86z = & { celloutsig_0_62z, celloutsig_0_58z, celloutsig_0_47z, celloutsig_0_37z[4:2], celloutsig_0_4z };
  assign celloutsig_0_43z = | { celloutsig_0_39z, celloutsig_0_31z, celloutsig_0_41z, celloutsig_0_39z, celloutsig_0_1z, celloutsig_0_38z, celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_0_30z = | celloutsig_0_13z;
  assign celloutsig_0_4z = celloutsig_0_1z & in_data[15];
  assign celloutsig_0_47z = celloutsig_0_28z & celloutsig_0_24z;
  assign celloutsig_0_55z = celloutsig_0_50z[1] & celloutsig_0_33z;
  assign celloutsig_0_78z = celloutsig_0_72z & _010_[13];
  assign celloutsig_1_18z = celloutsig_1_10z[3] & celloutsig_1_2z;
  assign celloutsig_0_15z = | celloutsig_0_14z[15:5];
  assign celloutsig_0_33z = ~^ { celloutsig_0_5z[11:1], celloutsig_0_3z };
  assign celloutsig_0_54z = ~^ celloutsig_0_31z[4:0];
  assign celloutsig_0_72z = ~^ { celloutsig_0_25z[1], celloutsig_0_62z, celloutsig_0_11z, celloutsig_0_58z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_62z, celloutsig_0_32z, celloutsig_0_54z, celloutsig_0_64z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_74z = ~^ { celloutsig_0_23z[13:0], _007_ };
  assign celloutsig_0_1z = ~^ in_data[10:8];
  assign celloutsig_0_29z = ~^ { celloutsig_0_23z[17:3], celloutsig_0_1z, _004_[3:2], _001_, _004_[0], _009_[5], _002_, _009_[3:0] };
  assign celloutsig_0_3z = { in_data[70:67], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } >> in_data[8:1];
  assign celloutsig_0_56z = { celloutsig_0_37z[3:0], celloutsig_0_8z, celloutsig_0_55z, celloutsig_0_9z[11:1], 1'h0 } >> { celloutsig_0_9z[11:1], 1'h0, celloutsig_0_0z, celloutsig_0_54z, _009_[5], _002_, _009_[3:0] };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >> { _009_[5], _002_, celloutsig_0_2z };
  assign celloutsig_0_31z = { celloutsig_0_26z[8:1], celloutsig_0_29z } <<< celloutsig_0_14z[15:7];
  assign celloutsig_1_12z = celloutsig_1_10z <<< { in_data[114:112], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_9z };
  assign celloutsig_0_13z = in_data[70:63] <<< { celloutsig_0_9z[3], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_45z = { celloutsig_0_24z, celloutsig_0_31z, celloutsig_0_41z, celloutsig_0_20z } ^ { in_data[60:52], celloutsig_0_12z };
  assign celloutsig_0_60z = { celloutsig_0_0z, celloutsig_0_54z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_50z, celloutsig_0_16z } ^ { celloutsig_0_26z[9:7], _009_[5], _002_, _009_[3:0], celloutsig_0_47z, celloutsig_0_28z };
  assign celloutsig_0_98z = { celloutsig_0_80z[12:3], celloutsig_0_38z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_0z } ^ { celloutsig_0_62z, celloutsig_0_65z, celloutsig_0_17z, celloutsig_0_96z, celloutsig_0_74z, celloutsig_0_55z, celloutsig_0_86z };
  assign celloutsig_1_6z = celloutsig_1_0z[13:8] ^ celloutsig_1_1z[15:10];
  assign celloutsig_0_23z = { in_data[50:39], celloutsig_0_11z, celloutsig_0_11z } ^ { celloutsig_0_5z[9:0], celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_71z = ~((celloutsig_0_12z[0] & celloutsig_0_48z[3]) | celloutsig_0_68z);
  assign celloutsig_1_19z = ~((celloutsig_1_18z & celloutsig_1_13z[10]) | celloutsig_1_3z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z & celloutsig_0_0z) | celloutsig_0_1z);
  assign { celloutsig_0_9z[3:1], celloutsig_0_9z[11:6], celloutsig_0_9z[4], celloutsig_0_9z[5] } = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z[6:1], celloutsig_0_1z, celloutsig_0_0z } ^ { celloutsig_0_8z, celloutsig_0_3z[7:2], celloutsig_0_6z, celloutsig_0_3z[1] };
  assign { celloutsig_1_13z[11:1], celloutsig_1_13z[14:12] } = { celloutsig_1_12z[11:1], celloutsig_1_6z[4:3], celloutsig_1_4z } | { celloutsig_1_7z[3:0], celloutsig_1_6z, celloutsig_1_9z, in_data[174:173], celloutsig_1_7z[4] };
  assign { celloutsig_0_48z[3:1], celloutsig_0_48z[10:6], celloutsig_0_48z[4], celloutsig_0_48z[5] } = { celloutsig_0_9z[3:1], celloutsig_0_9z[10:6], celloutsig_0_9z[4], celloutsig_0_9z[5] } ^ { celloutsig_0_13z[3:1], celloutsig_0_45z[11], celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_13z[7:6], celloutsig_0_13z[4], celloutsig_0_13z[5] };
  assign _004_[1] = _001_;
  assign _005_[3:0] = { celloutsig_0_78z, celloutsig_0_69z, celloutsig_0_55z, celloutsig_0_62z };
  assign _006_[1] = _003_;
  assign _009_[4] = _002_;
  assign { _010_[11:8], _010_[5] } = { _005_[7:4], _000_ };
  assign celloutsig_0_48z[0] = celloutsig_0_13z[0];
  assign celloutsig_0_9z[0] = 1'h0;
  assign celloutsig_1_13z[0] = celloutsig_1_12z[0];
  assign { out_data[128], out_data[96], out_data[51:32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z, celloutsig_0_98z };
endmodule
