// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module TLB(
  input         clock,
                reset,
                io_req_valid,
  input  [39:0] io_req_bits_vaddr,
  input  [1:0]  io_req_bits_prv,
  input         io_sfence_valid,
                io_sfence_bits_rs1,
                io_sfence_bits_rs2,
  input  [38:0] io_sfence_bits_addr,
  input         io_ptw_req_ready,
                io_ptw_resp_valid,
                io_ptw_resp_bits_ae_ptw,
                io_ptw_resp_bits_ae_final,
                io_ptw_resp_bits_pf,
                io_ptw_resp_bits_gf,
                io_ptw_resp_bits_hr,
                io_ptw_resp_bits_hw,
                io_ptw_resp_bits_hx,
  input  [43:0] io_ptw_resp_bits_pte_ppn,
  input         io_ptw_resp_bits_pte_d,
                io_ptw_resp_bits_pte_a,
                io_ptw_resp_bits_pte_g,
                io_ptw_resp_bits_pte_u,
                io_ptw_resp_bits_pte_x,
                io_ptw_resp_bits_pte_w,
                io_ptw_resp_bits_pte_r,
                io_ptw_resp_bits_pte_v,
  input  [1:0]  io_ptw_resp_bits_level,
  input         io_ptw_resp_bits_homogeneous,
  input  [3:0]  io_ptw_ptbr_mode,
  input         io_ptw_status_debug,
                io_ptw_pmp_0_cfg_l,
  input  [1:0]  io_ptw_pmp_0_cfg_a,
  input         io_ptw_pmp_0_cfg_x,
                io_ptw_pmp_0_cfg_w,
                io_ptw_pmp_0_cfg_r,
  input  [29:0] io_ptw_pmp_0_addr,
  input  [31:0] io_ptw_pmp_0_mask,
  input         io_ptw_pmp_1_cfg_l,
  input  [1:0]  io_ptw_pmp_1_cfg_a,
  input         io_ptw_pmp_1_cfg_x,
                io_ptw_pmp_1_cfg_w,
                io_ptw_pmp_1_cfg_r,
  input  [29:0] io_ptw_pmp_1_addr,
  input  [31:0] io_ptw_pmp_1_mask,
  input         io_ptw_pmp_2_cfg_l,
  input  [1:0]  io_ptw_pmp_2_cfg_a,
  input         io_ptw_pmp_2_cfg_x,
                io_ptw_pmp_2_cfg_w,
                io_ptw_pmp_2_cfg_r,
  input  [29:0] io_ptw_pmp_2_addr,
  input  [31:0] io_ptw_pmp_2_mask,
  input         io_ptw_pmp_3_cfg_l,
  input  [1:0]  io_ptw_pmp_3_cfg_a,
  input         io_ptw_pmp_3_cfg_x,
                io_ptw_pmp_3_cfg_w,
                io_ptw_pmp_3_cfg_r,
  input  [29:0] io_ptw_pmp_3_addr,
  input  [31:0] io_ptw_pmp_3_mask,
  input         io_ptw_pmp_4_cfg_l,
  input  [1:0]  io_ptw_pmp_4_cfg_a,
  input         io_ptw_pmp_4_cfg_x,
                io_ptw_pmp_4_cfg_w,
                io_ptw_pmp_4_cfg_r,
  input  [29:0] io_ptw_pmp_4_addr,
  input  [31:0] io_ptw_pmp_4_mask,
  input         io_ptw_pmp_5_cfg_l,
  input  [1:0]  io_ptw_pmp_5_cfg_a,
  input         io_ptw_pmp_5_cfg_x,
                io_ptw_pmp_5_cfg_w,
                io_ptw_pmp_5_cfg_r,
  input  [29:0] io_ptw_pmp_5_addr,
  input  [31:0] io_ptw_pmp_5_mask,
  input         io_ptw_pmp_6_cfg_l,
  input  [1:0]  io_ptw_pmp_6_cfg_a,
  input         io_ptw_pmp_6_cfg_x,
                io_ptw_pmp_6_cfg_w,
                io_ptw_pmp_6_cfg_r,
  input  [29:0] io_ptw_pmp_6_addr,
  input  [31:0] io_ptw_pmp_6_mask,
  input         io_ptw_pmp_7_cfg_l,
  input  [1:0]  io_ptw_pmp_7_cfg_a,
  input         io_ptw_pmp_7_cfg_x,
                io_ptw_pmp_7_cfg_w,
                io_ptw_pmp_7_cfg_r,
  input  [29:0] io_ptw_pmp_7_addr,
  input  [31:0] io_ptw_pmp_7_mask,
  output        io_resp_miss,
  output [31:0] io_resp_paddr,
  output        io_resp_pf_inst,
                io_resp_ae_inst,
                io_ptw_req_valid,
  output [26:0] io_ptw_req_bits_bits_addr,
  output        io_ptw_req_bits_bits_need_gpa,
                io_ptw_req_bits_bits_vstage1,
                io_ptw_req_bits_bits_stage2
);

  wire [19:0]      _entries_barrier_8_io_y_ppn;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_u;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_ae_final;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_pf;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_gf;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_sx;	// @[package.scala:259:25]
  wire             _entries_barrier_8_io_y_px;	// @[package.scala:259:25]
  wire [19:0]      _entries_barrier_7_io_y_ppn;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_u;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_ae_final;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_pf;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_gf;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_sx;	// @[package.scala:259:25]
  wire             _entries_barrier_7_io_y_px;	// @[package.scala:259:25]
  wire [19:0]      _entries_barrier_6_io_y_ppn;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_u;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_ae_final;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_pf;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_gf;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_sx;	// @[package.scala:259:25]
  wire             _entries_barrier_6_io_y_px;	// @[package.scala:259:25]
  wire [19:0]      _entries_barrier_5_io_y_ppn;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_u;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_ae_final;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_pf;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_gf;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_sx;	// @[package.scala:259:25]
  wire             _entries_barrier_5_io_y_px;	// @[package.scala:259:25]
  wire [19:0]      _entries_barrier_4_io_y_ppn;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_u;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_ae_final;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_pf;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_gf;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_sx;	// @[package.scala:259:25]
  wire             _entries_barrier_4_io_y_px;	// @[package.scala:259:25]
  wire [19:0]      _entries_barrier_3_io_y_ppn;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_u;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_ae_final;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_pf;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_gf;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_sx;	// @[package.scala:259:25]
  wire             _entries_barrier_3_io_y_px;	// @[package.scala:259:25]
  wire [19:0]      _entries_barrier_2_io_y_ppn;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_u;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_ae_final;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_pf;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_gf;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_sx;	// @[package.scala:259:25]
  wire             _entries_barrier_2_io_y_px;	// @[package.scala:259:25]
  wire [19:0]      _entries_barrier_1_io_y_ppn;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_u;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_ae_final;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_pf;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_gf;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_sx;	// @[package.scala:259:25]
  wire             _entries_barrier_1_io_y_px;	// @[package.scala:259:25]
  wire [19:0]      _entries_barrier_io_y_ppn;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_u;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_ae_final;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_pf;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_gf;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_sx;	// @[package.scala:259:25]
  wire             _entries_barrier_io_y_px;	// @[package.scala:259:25]
  wire             _pmp_io_r;	// @[TLB.scala:405:19]
  wire             _pmp_io_w;	// @[TLB.scala:405:19]
  wire             _pmp_io_x;	// @[TLB.scala:405:19]
  wire [19:0]      _mpu_ppn_barrier_io_y_ppn;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_u;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_ae_ptw;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_ae_final;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_pf;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_gf;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_sx;	// @[package.scala:259:25]
  wire             _mpu_ppn_barrier_io_y_px;	// @[package.scala:259:25]
  reg  [26:0]      sectored_entries_0_0_tag_vpn;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_0_tag_v;	// @[TLB.scala:328:29]
  reg  [40:0]      sectored_entries_0_0_data_0;	// @[TLB.scala:328:29]
  reg  [40:0]      sectored_entries_0_0_data_1;	// @[TLB.scala:328:29]
  reg  [40:0]      sectored_entries_0_0_data_2;	// @[TLB.scala:328:29]
  reg  [40:0]      sectored_entries_0_0_data_3;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_0_valid_0;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_0_valid_1;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_0_valid_2;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_0_valid_3;	// @[TLB.scala:328:29]
  reg  [26:0]      sectored_entries_0_1_tag_vpn;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_1_tag_v;	// @[TLB.scala:328:29]
  reg  [40:0]      sectored_entries_0_1_data_0;	// @[TLB.scala:328:29]
  reg  [40:0]      sectored_entries_0_1_data_1;	// @[TLB.scala:328:29]
  reg  [40:0]      sectored_entries_0_1_data_2;	// @[TLB.scala:328:29]
  reg  [40:0]      sectored_entries_0_1_data_3;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_1_valid_0;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_1_valid_1;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_1_valid_2;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_1_valid_3;	// @[TLB.scala:328:29]
  reg  [26:0]      sectored_entries_0_2_tag_vpn;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_2_tag_v;	// @[TLB.scala:328:29]
  reg  [40:0]      sectored_entries_0_2_data_0;	// @[TLB.scala:328:29]
  reg  [40:0]      sectored_entries_0_2_data_1;	// @[TLB.scala:328:29]
  reg  [40:0]      sectored_entries_0_2_data_2;	// @[TLB.scala:328:29]
  reg  [40:0]      sectored_entries_0_2_data_3;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_2_valid_0;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_2_valid_1;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_2_valid_2;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_2_valid_3;	// @[TLB.scala:328:29]
  reg  [26:0]      sectored_entries_0_3_tag_vpn;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_3_tag_v;	// @[TLB.scala:328:29]
  reg  [40:0]      sectored_entries_0_3_data_0;	// @[TLB.scala:328:29]
  reg  [40:0]      sectored_entries_0_3_data_1;	// @[TLB.scala:328:29]
  reg  [40:0]      sectored_entries_0_3_data_2;	// @[TLB.scala:328:29]
  reg  [40:0]      sectored_entries_0_3_data_3;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_3_valid_0;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_3_valid_1;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_3_valid_2;	// @[TLB.scala:328:29]
  reg              sectored_entries_0_3_valid_3;	// @[TLB.scala:328:29]
  reg  [1:0]       superpage_entries_0_level;	// @[TLB.scala:330:30]
  reg  [26:0]      superpage_entries_0_tag_vpn;	// @[TLB.scala:330:30]
  reg              superpage_entries_0_tag_v;	// @[TLB.scala:330:30]
  reg  [40:0]      superpage_entries_0_data_0;	// @[TLB.scala:330:30]
  reg              superpage_entries_0_valid_0;	// @[TLB.scala:330:30]
  reg  [1:0]       superpage_entries_1_level;	// @[TLB.scala:330:30]
  reg  [26:0]      superpage_entries_1_tag_vpn;	// @[TLB.scala:330:30]
  reg              superpage_entries_1_tag_v;	// @[TLB.scala:330:30]
  reg  [40:0]      superpage_entries_1_data_0;	// @[TLB.scala:330:30]
  reg              superpage_entries_1_valid_0;	// @[TLB.scala:330:30]
  reg  [1:0]       superpage_entries_2_level;	// @[TLB.scala:330:30]
  reg  [26:0]      superpage_entries_2_tag_vpn;	// @[TLB.scala:330:30]
  reg              superpage_entries_2_tag_v;	// @[TLB.scala:330:30]
  reg  [40:0]      superpage_entries_2_data_0;	// @[TLB.scala:330:30]
  reg              superpage_entries_2_valid_0;	// @[TLB.scala:330:30]
  reg  [1:0]       superpage_entries_3_level;	// @[TLB.scala:330:30]
  reg  [26:0]      superpage_entries_3_tag_vpn;	// @[TLB.scala:330:30]
  reg              superpage_entries_3_tag_v;	// @[TLB.scala:330:30]
  reg  [40:0]      superpage_entries_3_data_0;	// @[TLB.scala:330:30]
  reg              superpage_entries_3_valid_0;	// @[TLB.scala:330:30]
  reg  [1:0]       special_entry_level;	// @[TLB.scala:335:56]
  reg  [26:0]      special_entry_tag_vpn;	// @[TLB.scala:335:56]
  reg              special_entry_tag_v;	// @[TLB.scala:335:56]
  reg  [40:0]      special_entry_data_0;	// @[TLB.scala:335:56]
  reg              special_entry_valid_0;	// @[TLB.scala:335:56]
  reg  [1:0]       state;	// @[TLB.scala:341:22]
  reg  [26:0]      r_refill_tag;	// @[TLB.scala:343:25]
  reg  [1:0]       r_superpage_repl_addr;	// @[TLB.scala:344:34]
  reg  [1:0]       r_sectored_repl_addr;	// @[TLB.scala:345:33]
  reg              r_sectored_hit_valid;	// @[TLB.scala:346:27]
  reg  [1:0]       r_sectored_hit_bits;	// @[TLB.scala:346:27]
  reg              r_vstage1_en;	// @[TLB.scala:348:25]
  reg              r_stage2_en;	// @[TLB.scala:349:24]
  reg              r_need_gpa;	// @[TLB.scala:350:23]
  wire             _vm_enabled_T_1 = io_ptw_ptbr_mode[3] & ~(io_req_bits_prv[1]);	// @[TLB.scala:361:27, :363:41, :388:45]
  wire             _T_36 = state == 2'h1;	// @[TLB.scala:341:22, package.scala:16:47]
  wire             mpu_ppn_ignore = special_entry_level == 2'h0;	// @[TLB.scala:187:28, :335:56]
  wire [8:0]       _GEN = mpu_ppn_ignore ? io_req_bits_vaddr[29:21] : 9'h0;	// @[TLB.scala:173:79, :187:28, :188:28, :324:30]
  wire [8:0]       _GEN_0 = special_entry_level[1] ? 9'h0 : io_req_bits_vaddr[20:12];	// @[TLB.scala:173:79, :187:28, :188:28, :324:30, :335:56]
  wire [27:0]      mpu_ppn = io_ptw_resp_valid ? {8'h0, io_ptw_resp_bits_pte_ppn[19:0]} : _vm_enabled_T_1 ? {8'h0, _mpu_ppn_barrier_io_y_ppn[19:18], _GEN | _mpu_ppn_barrier_io_y_ppn[17:9], _GEN_0 | _mpu_ppn_barrier_io_y_ppn[8:0]} : io_req_bits_vaddr[39:12];	// @[TLB.scala:185:26, :188:{28,47}, :388:45, :395:44, :401:20, :402:{20,146}, package.scala:259:25]
  wire [2:0]       mpu_priv = io_ptw_resp_valid ? 3'h1 : {io_ptw_status_debug, io_req_bits_prv};	// @[Cat.scala:33:92, TLB.scala:404:27]
  wire [1:0]       _GEN_1 = mpu_ppn[5:4] ^ 2'h2;	// @[Cat.scala:33:92, Parameters.scala:137:31, TLB.scala:187:28, :401:20]
  wire             legal_address = mpu_ppn == 28'h3 | mpu_ppn == 28'h4 | mpu_ppn == 28'h54000 | mpu_ppn[27:14] == 14'h3 | mpu_ppn[27:4] == 24'h200 | mpu_ppn == 28'h0 | mpu_ppn[27:4] == 24'h1 | mpu_ppn == 28'h100 | mpu_ppn == 28'h110 | mpu_ppn[27:16] == 12'h8 | mpu_ppn == 28'h10000 | mpu_ppn[27:4] == 24'h2;	// @[Cat.scala:33:92, Parameters.scala:137:{31,65}, TLB.scala:401:20, :412:67]
  wire [1:0]       _GEN_2 = {~(mpu_ppn[19]), mpu_ppn[16]};	// @[Cat.scala:33:92, Parameters.scala:137:{31,45}, TLB.scala:401:20]
  wire             deny_access_to_debug = ~(mpu_priv[2]) & mpu_ppn == 28'h0;	// @[Parameters.scala:137:65, TLB.scala:401:20, :404:27, :420:{39,50}]
  wire             newEntry_px = legal_address & ({mpu_ppn[19], mpu_ppn[14:13], mpu_ppn[8], mpu_ppn[5:4], mpu_ppn[2]} == 7'h0 | {mpu_ppn[19], mpu_ppn[16], mpu_ppn[14:13], mpu_ppn[8], mpu_ppn[5:4] ^ 2'h1} == 7'h0 | {mpu_ppn[19], mpu_ppn[16], mpu_ppn[14:13], mpu_ppn[8], _GEN_1} == 7'h0 | _GEN_2 == 2'h0) & ~deny_access_to_debug & _pmp_io_x;	// @[Cat.scala:33:92, Parameters.scala:137:{31,45,65}, :615:89, TLB.scala:188:47, :401:20, :405:19, :412:67, :420:50, :421:44, :426:65, package.scala:16:47]
  wire [24:0]      _sector_hits_T_4 = sectored_entries_0_0_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire [24:0]      _sector_hits_T_12 = sectored_entries_0_1_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire [24:0]      _sector_hits_T_20 = sectored_entries_0_2_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire [24:0]      _sector_hits_T_28 = sectored_entries_0_3_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire [17:0]      _GEN_3 = superpage_entries_0_tag_vpn[26:9] ^ io_req_bits_vaddr[38:21];	// @[TLB.scala:173:52, :324:30, :330:30]
  wire             superpage_hits_ignore_1 = superpage_entries_0_level == 2'h0;	// @[TLB.scala:172:28, :330:30]
  wire [17:0]      _GEN_4 = superpage_entries_1_tag_vpn[26:9] ^ io_req_bits_vaddr[38:21];	// @[TLB.scala:173:52, :324:30, :330:30]
  wire             superpage_hits_ignore_4 = superpage_entries_1_level == 2'h0;	// @[TLB.scala:172:28, :330:30]
  wire [17:0]      _GEN_5 = superpage_entries_2_tag_vpn[26:9] ^ io_req_bits_vaddr[38:21];	// @[TLB.scala:173:52, :324:30, :330:30]
  wire             superpage_hits_ignore_7 = superpage_entries_2_level == 2'h0;	// @[TLB.scala:172:28, :330:30]
  wire [17:0]      _GEN_6 = superpage_entries_3_tag_vpn[26:9] ^ io_req_bits_vaddr[38:21];	// @[TLB.scala:173:52, :324:30, :330:30]
  wire             superpage_hits_ignore_10 = superpage_entries_3_level == 2'h0;	// @[TLB.scala:172:28, :330:30]
  wire [3:0]       _GEN_7 = {{sectored_entries_0_0_valid_3}, {sectored_entries_0_0_valid_2}, {sectored_entries_0_0_valid_1}, {sectored_entries_0_0_valid_0}};	// @[TLB.scala:178:18, :328:29]
  wire             hitsVec_0 = _vm_enabled_T_1 & _GEN_7[io_req_bits_vaddr[13:12]] & _sector_hits_T_4 == 25'h0 & ~sectored_entries_0_0_tag_v;	// @[TLB.scala:164:{61,86,105}, :178:18, :324:30, :328:29, :388:45, :432:44, package.scala:155:13]
  wire [3:0]       _GEN_8 = {{sectored_entries_0_1_valid_3}, {sectored_entries_0_1_valid_2}, {sectored_entries_0_1_valid_1}, {sectored_entries_0_1_valid_0}};	// @[TLB.scala:178:18, :328:29]
  wire             hitsVec_1 = _vm_enabled_T_1 & _GEN_8[io_req_bits_vaddr[13:12]] & _sector_hits_T_12 == 25'h0 & ~sectored_entries_0_1_tag_v;	// @[TLB.scala:164:{61,86,105}, :178:18, :324:30, :328:29, :388:45, :432:44, package.scala:155:13]
  wire [3:0]       _GEN_9 = {{sectored_entries_0_2_valid_3}, {sectored_entries_0_2_valid_2}, {sectored_entries_0_2_valid_1}, {sectored_entries_0_2_valid_0}};	// @[TLB.scala:178:18, :328:29]
  wire             hitsVec_2 = _vm_enabled_T_1 & _GEN_9[io_req_bits_vaddr[13:12]] & _sector_hits_T_20 == 25'h0 & ~sectored_entries_0_2_tag_v;	// @[TLB.scala:164:{61,86,105}, :178:18, :324:30, :328:29, :388:45, :432:44, package.scala:155:13]
  wire [3:0]       _GEN_10 = {{sectored_entries_0_3_valid_3}, {sectored_entries_0_3_valid_2}, {sectored_entries_0_3_valid_1}, {sectored_entries_0_3_valid_0}};	// @[TLB.scala:178:18, :328:29]
  wire             hitsVec_3 = _vm_enabled_T_1 & _GEN_10[io_req_bits_vaddr[13:12]] & _sector_hits_T_28 == 25'h0 & ~sectored_entries_0_3_tag_v;	// @[TLB.scala:164:{61,86,105}, :178:18, :324:30, :328:29, :388:45, :432:44, package.scala:155:13]
  wire             hitsVec_4 = _vm_enabled_T_1 & superpage_entries_0_valid_0 & ~superpage_entries_0_tag_v & _GEN_3[17:9] == 9'h0 & (superpage_hits_ignore_1 | _GEN_3[8:0] == 9'h0);	// @[TLB.scala:168:43, :172:28, :173:{40,52,58,79}, :330:30, :388:45, :432:44]
  wire             hitsVec_5 = _vm_enabled_T_1 & superpage_entries_1_valid_0 & ~superpage_entries_1_tag_v & _GEN_4[17:9] == 9'h0 & (superpage_hits_ignore_4 | _GEN_4[8:0] == 9'h0);	// @[TLB.scala:168:43, :172:28, :173:{40,52,58,79}, :330:30, :388:45, :432:44]
  wire             hitsVec_6 = _vm_enabled_T_1 & superpage_entries_2_valid_0 & ~superpage_entries_2_tag_v & _GEN_5[17:9] == 9'h0 & (superpage_hits_ignore_7 | _GEN_5[8:0] == 9'h0);	// @[TLB.scala:168:43, :172:28, :173:{40,52,58,79}, :330:30, :388:45, :432:44]
  wire             hitsVec_7 = _vm_enabled_T_1 & superpage_entries_3_valid_0 & ~superpage_entries_3_tag_v & _GEN_6[17:9] == 9'h0 & (superpage_hits_ignore_10 | _GEN_6[8:0] == 9'h0);	// @[TLB.scala:168:43, :172:28, :173:{40,52,58,79}, :330:30, :388:45, :432:44]
  wire [26:0]      _T_1950 = special_entry_tag_vpn ^ io_req_bits_vaddr[38:12];	// @[TLB.scala:173:52, :324:30, :335:56]
  wire             hitsVec_8 = _vm_enabled_T_1 & special_entry_valid_0 & ~special_entry_tag_v & _T_1950[26:18] == 9'h0 & (mpu_ppn_ignore | _T_1950[17:9] == 9'h0) & (~(special_entry_level[1]) | _T_1950[8:0] == 9'h0);	// @[TLB.scala:168:43, :173:{40,52,58,79}, :187:28, :335:56, :388:45, :432:44]
  wire [8:0]       real_hits = {hitsVec_8, hitsVec_7, hitsVec_6, hitsVec_5, hitsVec_4, hitsVec_3, hitsVec_2, hitsVec_1, hitsVec_0};	// @[Cat.scala:33:92, TLB.scala:432:44]
  wire [3:0][40:0] _GEN_11 = {{sectored_entries_0_0_data_3}, {sectored_entries_0_0_data_2}, {sectored_entries_0_0_data_1}, {sectored_entries_0_0_data_0}};	// @[TLB.scala:160:77, :328:29]
  wire [40:0]      _entries_WIRE_1 = _GEN_11[io_req_bits_vaddr[13:12]];	// @[TLB.scala:160:77, :324:30, package.scala:155:13]
  wire [3:0][40:0] _GEN_12 = {{sectored_entries_0_1_data_3}, {sectored_entries_0_1_data_2}, {sectored_entries_0_1_data_1}, {sectored_entries_0_1_data_0}};	// @[TLB.scala:160:77, :328:29]
  wire [40:0]      _entries_WIRE_3 = _GEN_12[io_req_bits_vaddr[13:12]];	// @[TLB.scala:160:77, :324:30, package.scala:155:13]
  wire [3:0][40:0] _GEN_13 = {{sectored_entries_0_2_data_3}, {sectored_entries_0_2_data_2}, {sectored_entries_0_2_data_1}, {sectored_entries_0_2_data_0}};	// @[TLB.scala:160:77, :328:29]
  wire [40:0]      _entries_WIRE_5 = _GEN_13[io_req_bits_vaddr[13:12]];	// @[TLB.scala:160:77, :324:30, package.scala:155:13]
  wire [3:0][40:0] _GEN_14 = {{sectored_entries_0_3_data_3}, {sectored_entries_0_3_data_2}, {sectored_entries_0_3_data_1}, {sectored_entries_0_3_data_0}};	// @[TLB.scala:160:77, :328:29]
  wire [40:0]      _entries_WIRE_7 = _GEN_14[io_req_bits_vaddr[13:12]];	// @[TLB.scala:160:77, :324:30, package.scala:155:13]
  wire             bad_va = _vm_enabled_T_1 & io_ptw_ptbr_mode[3] & ~(io_req_bits_vaddr[39:38] == 2'h0 | (&(io_req_bits_vaddr[39:38])));	// @[TLB.scala:363:41, :388:45, :550:43, :551:{37,51,59,86}, :559:34]
  wire             tlb_miss = _vm_enabled_T_1 & ~bad_va & real_hits == 9'h0;	// @[Cat.scala:33:92, TLB.scala:173:79, :388:45, :559:34, :602:40, :604:{56,64}]
  reg  [2:0]       state_vec_0;	// @[Replacement.scala:305:17]
  reg  [2:0]       state_reg_1;	// @[Replacement.scala:168:70]
  wire             multipleHits_leftOne_1 = hitsVec_0 | hitsVec_1;	// @[Misc.scala:182:16, TLB.scala:432:44]
  wire             multipleHits_rightOne_2 = hitsVec_2 | hitsVec_3;	// @[Misc.scala:182:16, TLB.scala:432:44]
  wire             multipleHits_leftOne_5 = hitsVec_4 | hitsVec_5;	// @[Misc.scala:182:16, TLB.scala:432:44]
  wire             multipleHits_rightOne_5 = hitsVec_7 | hitsVec_8;	// @[Misc.scala:182:16, TLB.scala:432:44]
  wire             multipleHits_rightOne_6 = hitsVec_6 | multipleHits_rightOne_5;	// @[Misc.scala:182:16, TLB.scala:432:44]
  wire             multipleHits = hitsVec_0 & hitsVec_1 | hitsVec_2 & hitsVec_3 | multipleHits_leftOne_1 & multipleHits_rightOne_2 | hitsVec_4 & hitsVec_5 | hitsVec_7 & hitsVec_8 | hitsVec_6 & multipleHits_rightOne_5 | multipleHits_leftOne_5 & multipleHits_rightOne_6 | (multipleHits_leftOne_1 | multipleHits_rightOne_2) & (multipleHits_leftOne_5 | multipleHits_rightOne_6);	// @[Misc.scala:182:{16,49,61}, TLB.scala:432:44]
  wire [2:0]       _GEN_15 = ~{superpage_entries_2_valid_0, superpage_entries_1_valid_0, superpage_entries_0_valid_0};	// @[Cat.scala:33:92, TLB.scala:330:30, :746:43]
  wire             superpage_hits_1 = superpage_entries_1_valid_0 & ~superpage_entries_1_tag_v & _GEN_4[17:9] == 9'h0 & (superpage_hits_ignore_4 | _GEN_4[8:0] == 9'h0);	// @[TLB.scala:168:43, :172:28, :173:{29,40,52,58,79}, :330:30]
  wire             superpage_hits_2 = superpage_entries_2_valid_0 & ~superpage_entries_2_tag_v & _GEN_5[17:9] == 9'h0 & (superpage_hits_ignore_7 | _GEN_5[8:0] == 9'h0);	// @[TLB.scala:168:43, :172:28, :173:{29,40,52,58,79}, :330:30]
  wire             superpage_hits_3 = superpage_entries_3_valid_0 & ~superpage_entries_3_tag_v & _GEN_6[17:9] == 9'h0 & (superpage_hits_ignore_10 | _GEN_6[8:0] == 9'h0);	// @[TLB.scala:168:43, :172:28, :173:{29,40,52,58,79}, :330:30]
  wire             _T_15 = io_req_valid & _vm_enabled_T_1;	// @[TLB.scala:388:45, :608:22]
  wire [1:0]       hi_3 = {superpage_hits_3, superpage_hits_2};	// @[OneHot.scala:30:18, TLB.scala:173:29]
  wire             _T_30 = superpage_hits_3 | superpage_hits_1;	// @[OneHot.scala:32:28, TLB.scala:173:29]
  wire             invalidate_refill = _T_36 | (&state) | io_sfence_valid;	// @[TLB.scala:341:22, :399:88, package.scala:16:47]
  wire [1:0]       _GEN_16 = mpu_ppn[16:15] ^ 2'h2;	// @[Parameters.scala:137:31, TLB.scala:187:28, :401:20]
  wire [3:0]       _GEN_17 = mpu_ppn[16:13] ^ 4'hA;	// @[Cat.scala:33:92, Parameters.scala:137:31, TLB.scala:401:20]
  wire             newEntry_c = legal_address & ({mpu_ppn[19], mpu_ppn[16], mpu_ppn[14:13], mpu_ppn[8], _GEN_1[1]} == 6'h0 | {mpu_ppn[19], _GEN_16[1], mpu_ppn[14:13], mpu_ppn[8], mpu_ppn[5]} == 6'h0 | _GEN_2 == 2'h0);	// @[Cat.scala:33:92, Parameters.scala:137:{31,45,65}, :615:89, TLB.scala:401:20, :412:67, :415:19]
  wire             newEntry_pr = legal_address & ~deny_access_to_debug & _pmp_io_r;	// @[TLB.scala:405:19, :412:67, :420:50, :421:{44,66}]
  wire [5:0]       _GEN_18 = {mpu_ppn[19], mpu_ppn[16:15], mpu_ppn[8], mpu_ppn[5:4]};	// @[Cat.scala:33:92, Parameters.scala:137:45, TLB.scala:401:20]
  wire [5:0]       _GEN_19 = {mpu_ppn[19], mpu_ppn[16:15], mpu_ppn[13], ~(mpu_ppn[8]), mpu_ppn[5]};	// @[Cat.scala:33:92, Parameters.scala:137:{31,45}, TLB.scala:401:20]
  wire [2:0]       _GEN_20 = {mpu_ppn[19], mpu_ppn[16:15] ^ 2'h1};	// @[Cat.scala:33:92, Parameters.scala:137:{31,45}, TLB.scala:401:20, package.scala:16:47]
  wire [6:0]       _GEN_21 = {mpu_ppn[19], _GEN_16, mpu_ppn[13], mpu_ppn[8], mpu_ppn[5:4]};	// @[Cat.scala:33:92, Parameters.scala:137:{31,45}, TLB.scala:401:20]
  wire             newEntry_pw = legal_address & (_GEN_18 == 6'h0 | _GEN_19 == 6'h0 | _GEN_20 == 3'h0 | _GEN_21 == 7'h0 | _GEN_2 == 2'h0) & ~deny_access_to_debug & _pmp_io_w;	// @[Parameters.scala:137:{45,65}, :615:89, Replacement.scala:168:70, TLB.scala:188:47, :405:19, :412:67, :420:50, :421:44, :422:70]
  wire             newEntry_ppp = legal_address & (_GEN_18 == 6'h0 | _GEN_19 == 6'h0 | _GEN_20 == 3'h0 | _GEN_21 == 7'h0 | _GEN_2 == 2'h0);	// @[Parameters.scala:137:{45,65}, :615:89, Replacement.scala:168:70, TLB.scala:188:47, :412:67, :415:19]
  wire [5:0]       _GEN_22 = {mpu_ppn[19], mpu_ppn[16], mpu_ppn[14], mpu_ppn[8], mpu_ppn[5:4]};	// @[Cat.scala:33:92, Parameters.scala:137:45, TLB.scala:401:20]
  wire [5:0]       _GEN_23 = {mpu_ppn[19], mpu_ppn[16], mpu_ppn[14:13], ~(mpu_ppn[8]), mpu_ppn[5]};	// @[Cat.scala:33:92, Parameters.scala:137:{31,45}, TLB.scala:401:20]
  wire [2:0]       _GEN_24 = {mpu_ppn[19], mpu_ppn[16], ~(mpu_ppn[14])};	// @[Cat.scala:33:92, Parameters.scala:137:{31,45}, TLB.scala:401:20]
  wire [6:0]       _GEN_25 = {mpu_ppn[19], _GEN_17[3], _GEN_17[1:0], mpu_ppn[8], mpu_ppn[5:4]};	// @[Cat.scala:33:92, Parameters.scala:137:{31,45}, TLB.scala:401:20]
  wire             newEntry_pal = legal_address & (_GEN_22 == 6'h0 | _GEN_23 == 6'h0 | _GEN_24 == 3'h0 | _GEN_25 == 7'h0);	// @[Parameters.scala:137:{45,65}, :615:89, Replacement.scala:168:70, TLB.scala:188:47, :412:67, :415:19]
  wire             newEntry_paa = legal_address & (_GEN_22 == 6'h0 | _GEN_23 == 6'h0 | _GEN_24 == 3'h0 | _GEN_25 == 7'h0);	// @[Parameters.scala:137:{45,65}, :615:89, Replacement.scala:168:70, TLB.scala:188:47, :412:67, :415:19]
  wire             newEntry_eff = legal_address & ({mpu_ppn[19], mpu_ppn[16], mpu_ppn[14:13], mpu_ppn[8], mpu_ppn[5:4], mpu_ppn[1]} == 8'h0 | {mpu_ppn[19], mpu_ppn[16], mpu_ppn[14:13], ~(mpu_ppn[8]), mpu_ppn[5], mpu_ppn[1]} == 7'h0 | {mpu_ppn[19], mpu_ppn[16], mpu_ppn[14:13] ^ 2'h1, mpu_ppn[8], mpu_ppn[5:4]} == 7'h0 | _GEN_24 == 3'h0 | {mpu_ppn[19], _GEN_17[3], _GEN_17[1:0], mpu_ppn[8], mpu_ppn[5:4], mpu_ppn[1]} == 8'h0);	// @[Cat.scala:33:92, Parameters.scala:137:{31,45,65}, :615:89, Replacement.scala:168:70, TLB.scala:188:47, :401:20, :402:20, :412:67, :415:19, package.scala:16:47]
  wire             _r_sectored_repl_addr_valids_T = sectored_entries_0_0_valid_0 | sectored_entries_0_0_valid_1;	// @[TLB.scala:328:29, package.scala:73:59]
  wire             sector_hits_0 = (_r_sectored_repl_addr_valids_T | sectored_entries_0_0_valid_2 | sectored_entries_0_0_valid_3) & _sector_hits_T_4 == 25'h0 & ~sectored_entries_0_0_tag_v;	// @[TLB.scala:162:55, :164:{61,86,105}, :328:29, package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_3 = sectored_entries_0_1_valid_0 | sectored_entries_0_1_valid_1;	// @[TLB.scala:328:29, package.scala:73:59]
  wire             sector_hits_1 = (_r_sectored_repl_addr_valids_T_3 | sectored_entries_0_1_valid_2 | sectored_entries_0_1_valid_3) & _sector_hits_T_12 == 25'h0 & ~sectored_entries_0_1_tag_v;	// @[TLB.scala:162:55, :164:{61,86,105}, :328:29, package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_6 = sectored_entries_0_2_valid_0 | sectored_entries_0_2_valid_1;	// @[TLB.scala:328:29, package.scala:73:59]
  wire             sector_hits_2 = (_r_sectored_repl_addr_valids_T_6 | sectored_entries_0_2_valid_2 | sectored_entries_0_2_valid_3) & _sector_hits_T_20 == 25'h0 & ~sectored_entries_0_2_tag_v;	// @[TLB.scala:162:55, :164:{61,86,105}, :328:29, package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_9 = sectored_entries_0_3_valid_0 | sectored_entries_0_3_valid_1;	// @[TLB.scala:328:29, package.scala:73:59]
  wire             sector_hits_3 = (_r_sectored_repl_addr_valids_T_9 | sectored_entries_0_3_valid_2 | sectored_entries_0_3_valid_3) & _sector_hits_T_28 == 25'h0 & ~sectored_entries_0_3_tag_v;	// @[TLB.scala:162:55, :164:{61,86,105}, :328:29, package.scala:73:59]
  wire             refill_v = r_vstage1_en | r_stage2_en;	// @[TLB.scala:348:25, :349:24, :440:33]
  wire             newEntry_g = io_ptw_resp_bits_pte_g & io_ptw_resp_bits_pte_v;	// @[TLB.scala:445:25]
  wire             newEntry_sr = io_ptw_resp_bits_pte_v & (io_ptw_resp_bits_pte_r | io_ptw_resp_bits_pte_x & ~io_ptw_resp_bits_pte_w) & io_ptw_resp_bits_pte_a & io_ptw_resp_bits_pte_r;	// @[PTW.scala:141:{38,44,47}, :149:35]
  wire             newEntry_sw = io_ptw_resp_bits_pte_v & (io_ptw_resp_bits_pte_r | io_ptw_resp_bits_pte_x & ~io_ptw_resp_bits_pte_w) & io_ptw_resp_bits_pte_a & io_ptw_resp_bits_pte_w & io_ptw_resp_bits_pte_d;	// @[PTW.scala:141:{38,44,47}, :151:40]
  wire             newEntry_sx = io_ptw_resp_bits_pte_v & (io_ptw_resp_bits_pte_r | io_ptw_resp_bits_pte_x & ~io_ptw_resp_bits_pte_w) & io_ptw_resp_bits_pte_a & io_ptw_resp_bits_pte_x;	// @[PTW.scala:141:{38,44,47}, :153:35]
  wire             _GEN_26 = io_ptw_resp_valid & ~io_ptw_resp_bits_homogeneous;	// @[TLB.scala:201:18, :335:56, :438:20, :465:{39,70}]
  wire             _GEN_27 = _GEN_26 | special_entry_valid_0;	// @[TLB.scala:201:18, :206:16, :335:56, :438:20, :465:70]
  wire             _GEN_28 = io_ptw_resp_valid & io_ptw_resp_bits_homogeneous & ~(io_ptw_resp_bits_level[1]) & r_superpage_repl_addr == 2'h0;	// @[TLB.scala:330:30, :344:34, :438:20, :465:70, :467:40, :469:82]
  wire             _GEN_29 = _GEN_28 ? ~invalidate_refill : superpage_entries_0_valid_0;	// @[TLB.scala:206:16, :210:46, :330:30, :399:88, :438:20, :465:70, :471:34]
  wire             _GEN_30 = io_ptw_resp_valid & io_ptw_resp_bits_homogeneous & ~(io_ptw_resp_bits_level[1]) & r_superpage_repl_addr == 2'h1;	// @[TLB.scala:330:30, :344:34, :438:20, :465:70, :467:40, :469:82, package.scala:16:47]
  wire             _GEN_31 = _GEN_30 ? ~invalidate_refill : superpage_entries_1_valid_0;	// @[TLB.scala:206:16, :210:46, :330:30, :399:88, :438:20, :465:70, :471:34]
  wire             _GEN_32 = io_ptw_resp_valid & io_ptw_resp_bits_homogeneous & ~(io_ptw_resp_bits_level[1]) & r_superpage_repl_addr == 2'h2;	// @[TLB.scala:187:28, :330:30, :344:34, :438:20, :465:70, :467:40, :469:82]
  wire             _GEN_33 = _GEN_32 ? ~invalidate_refill : superpage_entries_2_valid_0;	// @[TLB.scala:206:16, :210:46, :330:30, :399:88, :438:20, :465:70, :471:34]
  wire             _GEN_34 = io_ptw_resp_valid & io_ptw_resp_bits_homogeneous & ~(io_ptw_resp_bits_level[1]) & (&r_superpage_repl_addr);	// @[TLB.scala:330:30, :344:34, :438:20, :465:70, :467:40, :469:82]
  wire             _GEN_35 = _GEN_34 ? ~invalidate_refill : superpage_entries_3_valid_0;	// @[TLB.scala:206:16, :210:46, :330:30, :399:88, :438:20, :465:70, :471:34]
  wire [1:0]       waddr_1 = r_sectored_hit_valid ? r_sectored_hit_bits : r_sectored_repl_addr;	// @[TLB.scala:345:33, :346:27, :476:22]
  wire             _T_7 = waddr_1 == 2'h0;	// @[TLB.scala:476:22, :477:75]
  wire             _GEN_36 = ~io_ptw_resp_bits_homogeneous | ~(io_ptw_resp_bits_level[1]);	// @[TLB.scala:328:29, :465:{39,70}, :467:{40,58}, :477:84]
  wire             _GEN_37 = ~io_ptw_resp_valid | _GEN_36 | ~_T_7;	// @[TLB.scala:328:29, :438:20, :465:70, :467:58, :477:{75,84}]
  wire             _GEN_38 = r_refill_tag[1:0] == 2'h0;	// @[TLB.scala:206:16, :343:25, package.scala:155:13]
  wire             _GEN_39 = r_refill_tag[1:0] == 2'h1;	// @[TLB.scala:206:16, :343:25, package.scala:16:47, :155:13]
  wire             _GEN_40 = r_refill_tag[1:0] == 2'h2;	// @[TLB.scala:187:28, :206:16, :343:25, package.scala:155:13]
  wire [40:0]      _sectored_entries_0_0_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_ppp, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:207:24, :415:19, :421:66, :422:70, :426:65, :442:18, :445:25]
  wire             _GEN_41 = _GEN_37 ? sectored_entries_0_0_valid_0 : ~invalidate_refill & (_GEN_38 | r_sectored_hit_valid & sectored_entries_0_0_valid_0);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_42 = _GEN_37 ? sectored_entries_0_0_valid_1 : ~invalidate_refill & (_GEN_39 | r_sectored_hit_valid & sectored_entries_0_0_valid_1);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_43 = _GEN_37 ? sectored_entries_0_0_valid_2 : ~invalidate_refill & (_GEN_40 | r_sectored_hit_valid & sectored_entries_0_0_valid_2);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_44 = _GEN_37 ? sectored_entries_0_0_valid_3 : ~invalidate_refill & ((&(r_refill_tag[1:0])) | r_sectored_hit_valid & sectored_entries_0_0_valid_3);	// @[TLB.scala:206:16, :210:46, :328:29, :343:25, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34, package.scala:155:13]
  wire             _T_9 = waddr_1 == 2'h1;	// @[TLB.scala:476:22, :477:75, package.scala:16:47]
  wire             _GEN_45 = ~io_ptw_resp_valid | _GEN_36 | ~_T_9;	// @[TLB.scala:328:29, :438:20, :465:70, :467:58, :477:{75,84}]
  wire             _GEN_46 = r_refill_tag[1:0] == 2'h0;	// @[TLB.scala:206:16, :343:25, package.scala:155:13]
  wire             _GEN_47 = r_refill_tag[1:0] == 2'h1;	// @[TLB.scala:206:16, :343:25, package.scala:16:47, :155:13]
  wire             _GEN_48 = r_refill_tag[1:0] == 2'h2;	// @[TLB.scala:187:28, :206:16, :343:25, package.scala:155:13]
  wire [40:0]      _sectored_entries_0_1_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_ppp, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:207:24, :415:19, :421:66, :422:70, :426:65, :442:18, :445:25]
  wire             _GEN_49 = _GEN_45 ? sectored_entries_0_1_valid_0 : ~invalidate_refill & (_GEN_46 | r_sectored_hit_valid & sectored_entries_0_1_valid_0);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_50 = _GEN_45 ? sectored_entries_0_1_valid_1 : ~invalidate_refill & (_GEN_47 | r_sectored_hit_valid & sectored_entries_0_1_valid_1);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_51 = _GEN_45 ? sectored_entries_0_1_valid_2 : ~invalidate_refill & (_GEN_48 | r_sectored_hit_valid & sectored_entries_0_1_valid_2);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_52 = _GEN_45 ? sectored_entries_0_1_valid_3 : ~invalidate_refill & ((&(r_refill_tag[1:0])) | r_sectored_hit_valid & sectored_entries_0_1_valid_3);	// @[TLB.scala:206:16, :210:46, :328:29, :343:25, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34, package.scala:155:13]
  wire             _T_11 = waddr_1 == 2'h2;	// @[TLB.scala:187:28, :476:22, :477:75]
  wire             _GEN_53 = ~io_ptw_resp_valid | _GEN_36 | ~_T_11;	// @[TLB.scala:328:29, :438:20, :465:70, :467:58, :477:{75,84}]
  wire             _GEN_54 = r_refill_tag[1:0] == 2'h0;	// @[TLB.scala:206:16, :343:25, package.scala:155:13]
  wire             _GEN_55 = r_refill_tag[1:0] == 2'h1;	// @[TLB.scala:206:16, :343:25, package.scala:16:47, :155:13]
  wire             _GEN_56 = r_refill_tag[1:0] == 2'h2;	// @[TLB.scala:187:28, :206:16, :343:25, package.scala:155:13]
  wire [40:0]      _sectored_entries_0_2_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_ppp, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:207:24, :415:19, :421:66, :422:70, :426:65, :442:18, :445:25]
  wire             _GEN_57 = _GEN_53 ? sectored_entries_0_2_valid_0 : ~invalidate_refill & (_GEN_54 | r_sectored_hit_valid & sectored_entries_0_2_valid_0);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_58 = _GEN_53 ? sectored_entries_0_2_valid_1 : ~invalidate_refill & (_GEN_55 | r_sectored_hit_valid & sectored_entries_0_2_valid_1);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_59 = _GEN_53 ? sectored_entries_0_2_valid_2 : ~invalidate_refill & (_GEN_56 | r_sectored_hit_valid & sectored_entries_0_2_valid_2);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_60 = _GEN_53 ? sectored_entries_0_2_valid_3 : ~invalidate_refill & ((&(r_refill_tag[1:0])) | r_sectored_hit_valid & sectored_entries_0_2_valid_3);	// @[TLB.scala:206:16, :210:46, :328:29, :343:25, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34, package.scala:155:13]
  wire             _GEN_61 = ~io_ptw_resp_valid | _GEN_36 | ~(&waddr_1);	// @[TLB.scala:328:29, :438:20, :465:70, :467:58, :476:22, :477:{75,84}]
  wire             _GEN_62 = r_refill_tag[1:0] == 2'h0;	// @[TLB.scala:206:16, :343:25, package.scala:155:13]
  wire             _GEN_63 = r_refill_tag[1:0] == 2'h1;	// @[TLB.scala:206:16, :343:25, package.scala:16:47, :155:13]
  wire             _GEN_64 = r_refill_tag[1:0] == 2'h2;	// @[TLB.scala:187:28, :206:16, :343:25, package.scala:155:13]
  wire [40:0]      _sectored_entries_0_3_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_ppp, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:207:24, :415:19, :421:66, :422:70, :426:65, :442:18, :445:25]
  wire             _GEN_65 = _GEN_61 ? sectored_entries_0_3_valid_0 : ~invalidate_refill & (_GEN_62 | r_sectored_hit_valid & sectored_entries_0_3_valid_0);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_66 = _GEN_61 ? sectored_entries_0_3_valid_1 : ~invalidate_refill & (_GEN_63 | r_sectored_hit_valid & sectored_entries_0_3_valid_1);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_67 = _GEN_61 ? sectored_entries_0_3_valid_2 : ~invalidate_refill & (_GEN_64 | r_sectored_hit_valid & sectored_entries_0_3_valid_2);	// @[TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34]
  wire             _GEN_68 = _GEN_61 ? sectored_entries_0_3_valid_3 : ~invalidate_refill & ((&(r_refill_tag[1:0])) | r_sectored_hit_valid & sectored_entries_0_3_valid_3);	// @[TLB.scala:206:16, :210:46, :328:29, :343:25, :346:27, :399:88, :438:20, :465:70, :471:34, :478:38, :480:34, package.scala:155:13]
  wire             _T_35 = state == 2'h0 & io_req_valid & tlb_miss;	// @[TLB.scala:341:22, :604:64, :622:25, :668:23]
  wire [24:0]      _T_49 = sectored_entries_0_0_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire             _T_52 = _T_49 == 25'h0 & ~sectored_entries_0_0_tag_v;	// @[TLB.scala:164:{61,86,95,105}, :328:29]
  wire             _GEN_69 = _T_52 & ~sectored_entries_0_0_tag_v & ~(|(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_70 = _T_52 & ~sectored_entries_0_0_tag_v & io_req_bits_vaddr[13:12] == 2'h1;	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:16:47, :155:13]
  wire             _GEN_71 = _T_52 & ~sectored_entries_0_0_tag_v & io_req_bits_vaddr[13:12] == 2'h2;	// @[TLB.scala:164:{95,105}, :187:28, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_72 = _T_52 & ~sectored_entries_0_0_tag_v & (&(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _T_159 = _T_49[24:16] == 9'h0;	// @[TLB.scala:164:61, :173:79, :226:{30,65}]
  wire [24:0]      _T_454 = sectored_entries_0_1_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire             _T_457 = _T_454 == 25'h0 & ~sectored_entries_0_1_tag_v;	// @[TLB.scala:164:{61,86,95,105}, :328:29]
  wire             _GEN_73 = _T_457 & ~sectored_entries_0_1_tag_v & ~(|(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_74 = _T_457 & ~sectored_entries_0_1_tag_v & io_req_bits_vaddr[13:12] == 2'h1;	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:16:47, :155:13]
  wire             _GEN_75 = _T_457 & ~sectored_entries_0_1_tag_v & io_req_bits_vaddr[13:12] == 2'h2;	// @[TLB.scala:164:{95,105}, :187:28, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_76 = _T_457 & ~sectored_entries_0_1_tag_v & (&(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _T_564 = _T_454[24:16] == 9'h0;	// @[TLB.scala:164:61, :173:79, :226:{30,65}]
  wire [24:0]      _T_859 = sectored_entries_0_2_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire             _T_862 = _T_859 == 25'h0 & ~sectored_entries_0_2_tag_v;	// @[TLB.scala:164:{61,86,95,105}, :328:29]
  wire             _GEN_77 = _T_862 & ~sectored_entries_0_2_tag_v & ~(|(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_78 = _T_862 & ~sectored_entries_0_2_tag_v & io_req_bits_vaddr[13:12] == 2'h1;	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:16:47, :155:13]
  wire             _GEN_79 = _T_862 & ~sectored_entries_0_2_tag_v & io_req_bits_vaddr[13:12] == 2'h2;	// @[TLB.scala:164:{95,105}, :187:28, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_80 = _T_862 & ~sectored_entries_0_2_tag_v & (&(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _T_969 = _T_859[24:16] == 9'h0;	// @[TLB.scala:164:61, :173:79, :226:{30,65}]
  wire [24:0]      _T_1264 = sectored_entries_0_3_tag_vpn[26:2] ^ io_req_bits_vaddr[38:14];	// @[TLB.scala:164:61, :324:30, :328:29]
  wire             _T_1267 = _T_1264 == 25'h0 & ~sectored_entries_0_3_tag_v;	// @[TLB.scala:164:{61,86,95,105}, :328:29]
  wire             _GEN_81 = _T_1267 & ~sectored_entries_0_3_tag_v & ~(|(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_82 = _T_1267 & ~sectored_entries_0_3_tag_v & io_req_bits_vaddr[13:12] == 2'h1;	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:16:47, :155:13]
  wire             _GEN_83 = _T_1267 & ~sectored_entries_0_3_tag_v & io_req_bits_vaddr[13:12] == 2'h2;	// @[TLB.scala:164:{95,105}, :187:28, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _GEN_84 = _T_1267 & ~sectored_entries_0_3_tag_v & (&(io_req_bits_vaddr[13:12]));	// @[TLB.scala:164:{95,105}, :219:43, :221:{42,62,66}, :324:30, :328:29, :438:20, package.scala:155:13]
  wire             _T_1374 = _T_1264[24:16] == 9'h0;	// @[TLB.scala:164:61, :173:79, :226:{30,65}]
  wire             _T_2492 = multipleHits | reset;	// @[Misc.scala:182:49, TLB.scala:721:24]
  wire             _r_sectored_repl_addr_valids_T_2 = _r_sectored_repl_addr_valids_T | sectored_entries_0_0_valid_2 | sectored_entries_0_0_valid_3;	// @[TLB.scala:328:29, package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_5 = _r_sectored_repl_addr_valids_T_3 | sectored_entries_0_1_valid_2 | sectored_entries_0_1_valid_3;	// @[TLB.scala:328:29, package.scala:73:59]
  wire             _r_sectored_repl_addr_valids_T_8 = _r_sectored_repl_addr_valids_T_6 | sectored_entries_0_2_valid_2 | sectored_entries_0_2_valid_3;	// @[TLB.scala:328:29, package.scala:73:59]
  wire [2:0]       _GEN_85 = ~{_r_sectored_repl_addr_valids_T_8, _r_sectored_repl_addr_valids_T_5, _r_sectored_repl_addr_valids_T_2};	// @[Cat.scala:33:92, TLB.scala:746:43, package.scala:73:59]
  wire [1:0]       hi_1 = {sector_hits_3, sector_hits_2};	// @[OneHot.scala:30:18, TLB.scala:162:55]
  wire             _T_22 = sector_hits_3 | sector_hits_1;	// @[OneHot.scala:32:28, TLB.scala:162:55]
  always @(posedge clock) begin
    if (_GEN_37) begin	// @[TLB.scala:328:29, :438:20, :465:70]
    end
    else begin	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_0_tag_vpn <= r_refill_tag;	// @[TLB.scala:328:29, :343:25]
      sectored_entries_0_0_tag_v <= refill_v;	// @[TLB.scala:328:29, :440:33]
    end
    if (~io_ptw_resp_valid | _GEN_36 | ~(_T_7 & _GEN_38)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_0_data_0 <= _sectored_entries_0_0_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_36 | ~(_T_7 & _GEN_39)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_0_data_1 <= _sectored_entries_0_0_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_36 | ~(_T_7 & _GEN_40)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_0_data_2 <= _sectored_entries_0_0_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_36 | ~(_T_7 & (&(r_refill_tag[1:0])))) begin	// @[TLB.scala:206:16, :207:15, :328:29, :343:25, :438:20, :465:70, :467:58, :477:{75,84}, package.scala:155:13]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_0_data_3 <= _sectored_entries_0_0_data_T;	// @[TLB.scala:207:24, :328:29]
    sectored_entries_0_0_valid_0 <= ~_T_2492 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_159 ? ~(~sectored_entries_0_0_tag_v & sectored_entries_0_0_data_0[0] | _GEN_69) & _GEN_41 : ~_GEN_69 & _GEN_41) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_0_tag_v & ~(sectored_entries_0_0_data_0[19])) & _GEN_41 : sectored_entries_0_0_tag_v & _GEN_41) : _GEN_41);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_0_valid_1 <= ~_T_2492 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_159 ? ~(~sectored_entries_0_0_tag_v & sectored_entries_0_0_data_1[0] | _GEN_70) & _GEN_42 : ~_GEN_70 & _GEN_42) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_0_tag_v & ~(sectored_entries_0_0_data_1[19])) & _GEN_42 : sectored_entries_0_0_tag_v & _GEN_42) : _GEN_42);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_0_valid_2 <= ~_T_2492 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_159 ? ~(~sectored_entries_0_0_tag_v & sectored_entries_0_0_data_2[0] | _GEN_71) & _GEN_43 : ~_GEN_71 & _GEN_43) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_0_tag_v & ~(sectored_entries_0_0_data_2[19])) & _GEN_43 : sectored_entries_0_0_tag_v & _GEN_43) : _GEN_43);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_0_valid_3 <= ~_T_2492 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_159 ? ~(~sectored_entries_0_0_tag_v & sectored_entries_0_0_data_3[0] | _GEN_72) & _GEN_44 : ~_GEN_72 & _GEN_44) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_0_tag_v & ~(sectored_entries_0_0_data_3[19])) & _GEN_44 : sectored_entries_0_0_tag_v & _GEN_44) : _GEN_44);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    if (_GEN_45) begin	// @[TLB.scala:328:29, :438:20, :465:70]
    end
    else begin	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_1_tag_vpn <= r_refill_tag;	// @[TLB.scala:328:29, :343:25]
      sectored_entries_0_1_tag_v <= refill_v;	// @[TLB.scala:328:29, :440:33]
    end
    if (~io_ptw_resp_valid | _GEN_36 | ~(_T_9 & _GEN_46)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_1_data_0 <= _sectored_entries_0_1_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_36 | ~(_T_9 & _GEN_47)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_1_data_1 <= _sectored_entries_0_1_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_36 | ~(_T_9 & _GEN_48)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_1_data_2 <= _sectored_entries_0_1_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_36 | ~(_T_9 & (&(r_refill_tag[1:0])))) begin	// @[TLB.scala:206:16, :207:15, :328:29, :343:25, :438:20, :465:70, :467:58, :477:{75,84}, package.scala:155:13]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_1_data_3 <= _sectored_entries_0_1_data_T;	// @[TLB.scala:207:24, :328:29]
    sectored_entries_0_1_valid_0 <= ~_T_2492 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_564 ? ~(~sectored_entries_0_1_tag_v & sectored_entries_0_1_data_0[0] | _GEN_73) & _GEN_49 : ~_GEN_73 & _GEN_49) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_1_tag_v & ~(sectored_entries_0_1_data_0[19])) & _GEN_49 : sectored_entries_0_1_tag_v & _GEN_49) : _GEN_49);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_1_valid_1 <= ~_T_2492 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_564 ? ~(~sectored_entries_0_1_tag_v & sectored_entries_0_1_data_1[0] | _GEN_74) & _GEN_50 : ~_GEN_74 & _GEN_50) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_1_tag_v & ~(sectored_entries_0_1_data_1[19])) & _GEN_50 : sectored_entries_0_1_tag_v & _GEN_50) : _GEN_50);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_1_valid_2 <= ~_T_2492 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_564 ? ~(~sectored_entries_0_1_tag_v & sectored_entries_0_1_data_2[0] | _GEN_75) & _GEN_51 : ~_GEN_75 & _GEN_51) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_1_tag_v & ~(sectored_entries_0_1_data_2[19])) & _GEN_51 : sectored_entries_0_1_tag_v & _GEN_51) : _GEN_51);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_1_valid_3 <= ~_T_2492 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_564 ? ~(~sectored_entries_0_1_tag_v & sectored_entries_0_1_data_3[0] | _GEN_76) & _GEN_52 : ~_GEN_76 & _GEN_52) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_1_tag_v & ~(sectored_entries_0_1_data_3[19])) & _GEN_52 : sectored_entries_0_1_tag_v & _GEN_52) : _GEN_52);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    if (_GEN_53) begin	// @[TLB.scala:328:29, :438:20, :465:70]
    end
    else begin	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_2_tag_vpn <= r_refill_tag;	// @[TLB.scala:328:29, :343:25]
      sectored_entries_0_2_tag_v <= refill_v;	// @[TLB.scala:328:29, :440:33]
    end
    if (~io_ptw_resp_valid | _GEN_36 | ~(_T_11 & _GEN_54)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_2_data_0 <= _sectored_entries_0_2_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_36 | ~(_T_11 & _GEN_55)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_2_data_1 <= _sectored_entries_0_2_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_36 | ~(_T_11 & _GEN_56)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :438:20, :465:70, :467:58, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_2_data_2 <= _sectored_entries_0_2_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_36 | ~(_T_11 & (&(r_refill_tag[1:0])))) begin	// @[TLB.scala:206:16, :207:15, :328:29, :343:25, :438:20, :465:70, :467:58, :477:{75,84}, package.scala:155:13]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_2_data_3 <= _sectored_entries_0_2_data_T;	// @[TLB.scala:207:24, :328:29]
    sectored_entries_0_2_valid_0 <= ~_T_2492 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_969 ? ~(~sectored_entries_0_2_tag_v & sectored_entries_0_2_data_0[0] | _GEN_77) & _GEN_57 : ~_GEN_77 & _GEN_57) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_2_tag_v & ~(sectored_entries_0_2_data_0[19])) & _GEN_57 : sectored_entries_0_2_tag_v & _GEN_57) : _GEN_57);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_2_valid_1 <= ~_T_2492 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_969 ? ~(~sectored_entries_0_2_tag_v & sectored_entries_0_2_data_1[0] | _GEN_78) & _GEN_58 : ~_GEN_78 & _GEN_58) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_2_tag_v & ~(sectored_entries_0_2_data_1[19])) & _GEN_58 : sectored_entries_0_2_tag_v & _GEN_58) : _GEN_58);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_2_valid_2 <= ~_T_2492 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_969 ? ~(~sectored_entries_0_2_tag_v & sectored_entries_0_2_data_2[0] | _GEN_79) & _GEN_59 : ~_GEN_79 & _GEN_59) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_2_tag_v & ~(sectored_entries_0_2_data_2[19])) & _GEN_59 : sectored_entries_0_2_tag_v & _GEN_59) : _GEN_59);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_2_valid_3 <= ~_T_2492 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_969 ? ~(~sectored_entries_0_2_tag_v & sectored_entries_0_2_data_3[0] | _GEN_80) & _GEN_60 : ~_GEN_80 & _GEN_60) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_2_tag_v & ~(sectored_entries_0_2_data_3[19])) & _GEN_60 : sectored_entries_0_2_tag_v & _GEN_60) : _GEN_60);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    if (_GEN_61) begin	// @[TLB.scala:328:29, :438:20, :465:70]
    end
    else begin	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_3_tag_vpn <= r_refill_tag;	// @[TLB.scala:328:29, :343:25]
      sectored_entries_0_3_tag_v <= refill_v;	// @[TLB.scala:328:29, :440:33]
    end
    if (~io_ptw_resp_valid | _GEN_36 | ~((&waddr_1) & _GEN_62)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :438:20, :465:70, :467:58, :476:22, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_3_data_0 <= _sectored_entries_0_3_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_36 | ~((&waddr_1) & _GEN_63)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :438:20, :465:70, :467:58, :476:22, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_3_data_1 <= _sectored_entries_0_3_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_36 | ~((&waddr_1) & _GEN_64)) begin	// @[TLB.scala:206:16, :207:15, :328:29, :438:20, :465:70, :467:58, :476:22, :477:{75,84}]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_3_data_2 <= _sectored_entries_0_3_data_T;	// @[TLB.scala:207:24, :328:29]
    if (~io_ptw_resp_valid | _GEN_36 | ~((&waddr_1) & (&(r_refill_tag[1:0])))) begin	// @[TLB.scala:206:16, :207:15, :328:29, :343:25, :438:20, :465:70, :467:58, :476:22, :477:{75,84}, package.scala:155:13]
    end
    else	// @[TLB.scala:328:29, :438:20, :465:70]
      sectored_entries_0_3_data_3 <= _sectored_entries_0_3_data_T;	// @[TLB.scala:207:24, :328:29]
    sectored_entries_0_3_valid_0 <= ~_T_2492 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_1374 ? ~(~sectored_entries_0_3_tag_v & sectored_entries_0_3_data_0[0] | _GEN_81) & _GEN_65 : ~_GEN_81 & _GEN_65) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_3_tag_v & ~(sectored_entries_0_3_data_0[19])) & _GEN_65 : sectored_entries_0_3_tag_v & _GEN_65) : _GEN_65);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_3_valid_1 <= ~_T_2492 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_1374 ? ~(~sectored_entries_0_3_tag_v & sectored_entries_0_3_data_1[0] | _GEN_82) & _GEN_66 : ~_GEN_82 & _GEN_66) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_3_tag_v & ~(sectored_entries_0_3_data_1[19])) & _GEN_66 : sectored_entries_0_3_tag_v & _GEN_66) : _GEN_66);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_3_valid_2 <= ~_T_2492 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_1374 ? ~(~sectored_entries_0_3_tag_v & sectored_entries_0_3_data_2[0] | _GEN_83) & _GEN_67 : ~_GEN_83 & _GEN_67) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_3_tag_v & ~(sectored_entries_0_3_data_2[19])) & _GEN_67 : sectored_entries_0_3_tag_v & _GEN_67) : _GEN_67);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    sectored_entries_0_3_valid_3 <= ~_T_2492 & (io_sfence_valid ? (io_sfence_bits_rs1 ? (_T_1374 ? ~(~sectored_entries_0_3_tag_v & sectored_entries_0_3_data_3[0] | _GEN_84) & _GEN_68 : ~_GEN_84 & _GEN_68) : io_sfence_bits_rs2 ? ~(~sectored_entries_0_3_tag_v & ~(sectored_entries_0_3_data_3[19])) & _GEN_68 : sectored_entries_0_3_tag_v & _GEN_68) : _GEN_68);	// @[TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{62,66}, :226:{65,74}, :228:{35,62,66}, :234:{19,31,34,40,44}, :328:29, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    if (_GEN_28) begin	// @[TLB.scala:330:30, :438:20, :465:70]
      superpage_entries_0_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[TLB.scala:203:16, :330:30, package.scala:155:13]
      superpage_entries_0_tag_vpn <= r_refill_tag;	// @[TLB.scala:330:30, :343:25]
      superpage_entries_0_tag_v <= refill_v;	// @[TLB.scala:330:30, :440:33]
      superpage_entries_0_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_ppp, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:207:24, :330:30, :415:19, :421:66, :422:70, :426:65, :442:18, :445:25]
    end
    superpage_entries_0_valid_0 <= ~_T_2492 & (io_sfence_valid ? (io_sfence_bits_rs1 ? ~(superpage_entries_0_valid_0 & ~superpage_entries_0_tag_v & _GEN_3[17:9] == 9'h0 & (superpage_hits_ignore_1 | _GEN_3[8:0] == 9'h0)) & _GEN_29 : io_sfence_bits_rs2 ? ~(~superpage_entries_0_tag_v & ~(superpage_entries_0_data_0[19])) & _GEN_29 : superpage_entries_0_tag_v & _GEN_29) : _GEN_29);	// @[TLB.scala:156:39, :168:43, :172:28, :173:{29,40,52,58,79}, :210:46, :213:{32,36}, :217:32, :234:{19,31,34,40,44}, :330:30, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    if (_GEN_30) begin	// @[TLB.scala:330:30, :438:20, :465:70]
      superpage_entries_1_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[TLB.scala:203:16, :330:30, package.scala:155:13]
      superpage_entries_1_tag_vpn <= r_refill_tag;	// @[TLB.scala:330:30, :343:25]
      superpage_entries_1_tag_v <= refill_v;	// @[TLB.scala:330:30, :440:33]
      superpage_entries_1_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_ppp, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:207:24, :330:30, :415:19, :421:66, :422:70, :426:65, :442:18, :445:25]
    end
    superpage_entries_1_valid_0 <= ~_T_2492 & (io_sfence_valid ? (io_sfence_bits_rs1 ? ~(superpage_entries_1_valid_0 & ~superpage_entries_1_tag_v & _GEN_4[17:9] == 9'h0 & (superpage_hits_ignore_4 | _GEN_4[8:0] == 9'h0)) & _GEN_31 : io_sfence_bits_rs2 ? ~(~superpage_entries_1_tag_v & ~(superpage_entries_1_data_0[19])) & _GEN_31 : superpage_entries_1_tag_v & _GEN_31) : _GEN_31);	// @[TLB.scala:156:39, :168:43, :172:28, :173:{29,40,52,58,79}, :210:46, :213:{32,36}, :217:32, :234:{19,31,34,40,44}, :330:30, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    if (_GEN_32) begin	// @[TLB.scala:330:30, :438:20, :465:70]
      superpage_entries_2_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[TLB.scala:203:16, :330:30, package.scala:155:13]
      superpage_entries_2_tag_vpn <= r_refill_tag;	// @[TLB.scala:330:30, :343:25]
      superpage_entries_2_tag_v <= refill_v;	// @[TLB.scala:330:30, :440:33]
      superpage_entries_2_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_ppp, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:207:24, :330:30, :415:19, :421:66, :422:70, :426:65, :442:18, :445:25]
    end
    superpage_entries_2_valid_0 <= ~_T_2492 & (io_sfence_valid ? (io_sfence_bits_rs1 ? ~(superpage_entries_2_valid_0 & ~superpage_entries_2_tag_v & _GEN_5[17:9] == 9'h0 & (superpage_hits_ignore_7 | _GEN_5[8:0] == 9'h0)) & _GEN_33 : io_sfence_bits_rs2 ? ~(~superpage_entries_2_tag_v & ~(superpage_entries_2_data_0[19])) & _GEN_33 : superpage_entries_2_tag_v & _GEN_33) : _GEN_33);	// @[TLB.scala:156:39, :168:43, :172:28, :173:{29,40,52,58,79}, :210:46, :213:{32,36}, :217:32, :234:{19,31,34,40,44}, :330:30, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    if (_GEN_34) begin	// @[TLB.scala:330:30, :438:20, :465:70]
      superpage_entries_3_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[TLB.scala:203:16, :330:30, package.scala:155:13]
      superpage_entries_3_tag_vpn <= r_refill_tag;	// @[TLB.scala:330:30, :343:25]
      superpage_entries_3_tag_v <= refill_v;	// @[TLB.scala:330:30, :440:33]
      superpage_entries_3_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_ppp, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:207:24, :330:30, :415:19, :421:66, :422:70, :426:65, :442:18, :445:25]
    end
    superpage_entries_3_valid_0 <= ~_T_2492 & (io_sfence_valid ? (io_sfence_bits_rs1 ? ~(superpage_entries_3_valid_0 & ~superpage_entries_3_tag_v & _GEN_6[17:9] == 9'h0 & (superpage_hits_ignore_10 | _GEN_6[8:0] == 9'h0)) & _GEN_35 : io_sfence_bits_rs2 ? ~(~superpage_entries_3_tag_v & ~(superpage_entries_3_data_0[19])) & _GEN_35 : superpage_entries_3_tag_v & _GEN_35) : _GEN_35);	// @[TLB.scala:156:39, :168:43, :172:28, :173:{29,40,52,58,79}, :210:46, :213:{32,36}, :217:32, :234:{19,31,34,40,44}, :330:30, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    if (_GEN_26) begin	// @[TLB.scala:201:18, :335:56, :438:20, :465:70]
      special_entry_level <= io_ptw_resp_bits_level;	// @[TLB.scala:335:56]
      special_entry_tag_vpn <= r_refill_tag;	// @[TLB.scala:335:56, :343:25]
      special_entry_tag_v <= refill_v;	// @[TLB.scala:335:56, :440:33]
      special_entry_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, newEntry_sw, newEntry_sx, newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, newEntry_pw, newEntry_px, newEntry_pr, newEntry_ppp, newEntry_pal, newEntry_paa, newEntry_eff, newEntry_c, 1'h0};	// @[PTW.scala:149:35, :151:40, :153:35, TLB.scala:207:24, :335:56, :415:19, :421:66, :422:70, :426:65, :442:18, :445:25]
    end
    special_entry_valid_0 <= ~_T_2492 & (io_sfence_valid ? (io_sfence_bits_rs1 ? ~(special_entry_valid_0 & ~special_entry_tag_v & _T_1950[26:18] == 9'h0 & (mpu_ppn_ignore | _T_1950[17:9] == 9'h0) & (~(special_entry_level[1]) | _T_1950[8:0] == 9'h0)) & _GEN_27 : io_sfence_bits_rs2 ? ~(~special_entry_tag_v & ~(special_entry_data_0[19])) & _GEN_27 : special_entry_tag_v & _GEN_27) : _GEN_27);	// @[TLB.scala:156:39, :168:43, :173:{29,40,52,58,79}, :187:28, :206:16, :210:46, :213:{32,36}, :217:32, :234:{19,31,34,40,44}, :335:56, :438:20, :465:70, :707:19, :712:42, :713:47, :717:46, :721:{24,41}]
    if (_T_35) begin	// @[TLB.scala:668:23]
      r_refill_tag <= io_req_bits_vaddr[38:12];	// @[TLB.scala:324:30, :343:25]
      if (&{superpage_entries_3_valid_0, superpage_entries_2_valid_0, superpage_entries_1_valid_0, superpage_entries_0_valid_0})	// @[Cat.scala:33:92, TLB.scala:330:30, :746:16]
        r_superpage_repl_addr <= {state_reg_1[2], state_reg_1[2] ? state_reg_1[1] : state_reg_1[0]};	// @[Cat.scala:33:92, Replacement.scala:168:70, :243:38, :245:38, :250:16, TLB.scala:344:34, package.scala:155:13]
      else if (_GEN_15[0])	// @[OneHot.scala:47:45, TLB.scala:746:43]
        r_superpage_repl_addr <= 2'h0;	// @[TLB.scala:344:34]
      else if (_GEN_15[1])	// @[OneHot.scala:47:45, TLB.scala:746:43]
        r_superpage_repl_addr <= 2'h1;	// @[TLB.scala:344:34, package.scala:16:47]
      else	// @[OneHot.scala:47:45]
        r_superpage_repl_addr <= {1'h1, ~(_GEN_15[2])};	// @[Mux.scala:47:70, OneHot.scala:47:45, TLB.scala:344:34, :746:43]
      if (&{_r_sectored_repl_addr_valids_T_9 | sectored_entries_0_3_valid_2 | sectored_entries_0_3_valid_3, _r_sectored_repl_addr_valids_T_8, _r_sectored_repl_addr_valids_T_5, _r_sectored_repl_addr_valids_T_2})	// @[Cat.scala:33:92, TLB.scala:328:29, :746:16, package.scala:73:59]
        r_sectored_repl_addr <= {state_vec_0[2], state_vec_0[2] ? state_vec_0[1] : state_vec_0[0]};	// @[Cat.scala:33:92, Replacement.scala:243:38, :245:38, :250:16, :305:17, TLB.scala:345:33, package.scala:155:13]
      else if (_GEN_85[0])	// @[OneHot.scala:47:45, TLB.scala:746:43]
        r_sectored_repl_addr <= 2'h0;	// @[TLB.scala:345:33]
      else if (_GEN_85[1])	// @[OneHot.scala:47:45, TLB.scala:746:43]
        r_sectored_repl_addr <= 2'h1;	// @[TLB.scala:345:33, package.scala:16:47]
      else	// @[OneHot.scala:47:45]
        r_sectored_repl_addr <= {1'h1, ~(_GEN_85[2])};	// @[Mux.scala:47:70, OneHot.scala:47:45, TLB.scala:345:33, :746:43]
      r_sectored_hit_valid <= sector_hits_0 | sector_hits_1 | sector_hits_2 | sector_hits_3;	// @[TLB.scala:162:55, :346:27, package.scala:73:59]
      r_sectored_hit_bits <= {|{sector_hits_3, sector_hits_2}, sector_hits_3 | sector_hits_1};	// @[Cat.scala:33:92, OneHot.scala:30:18, :32:{14,28}, TLB.scala:162:55, :346:27]
      r_need_gpa <= |real_hits;	// @[Cat.scala:33:92, TLB.scala:350:23, :601:43]
    end
    r_vstage1_en <= ~_T_35 & r_vstage1_en;	// @[TLB.scala:348:25, :668:{23,36}, :672:20]
    r_stage2_en <= ~_T_35 & r_stage2_en;	// @[TLB.scala:348:25, :349:24, :668:{23,36}, :672:20, :673:19]
    if (reset) begin
      state <= 2'h0;	// @[TLB.scala:341:22]
      state_vec_0 <= 3'h0;	// @[Replacement.scala:168:70, :305:17]
      state_reg_1 <= 3'h0;	// @[Replacement.scala:168:70]
    end
    else begin
      if (io_ptw_resp_valid)
        state <= 2'h0;	// @[TLB.scala:341:22]
      else if (state == 2'h2 & io_sfence_valid)	// @[TLB.scala:187:28, :341:22, :698:{17,28}]
        state <= 2'h3;	// @[TLB.scala:341:22, package.scala:16:47]
      else if (_T_36) begin	// @[package.scala:16:47]
        if (io_ptw_req_ready)
          state <= {1'h1, io_sfence_valid};	// @[TLB.scala:341:22, :693:45]
        else if (io_sfence_valid)
          state <= 2'h0;	// @[TLB.scala:341:22]
        else if (_T_35)	// @[TLB.scala:668:23]
          state <= 2'h1;	// @[TLB.scala:341:22, package.scala:16:47]
      end
      else if (_T_35)	// @[TLB.scala:668:23]
        state <= 2'h1;	// @[TLB.scala:341:22, package.scala:16:47]
      if (_T_15 & (sector_hits_0 | sector_hits_1 | sector_hits_2 | sector_hits_3))	// @[Replacement.scala:305:17, :308:20, TLB.scala:162:55, :608:{22,37}, :610:28, package.scala:73:59]
        state_vec_0 <= {~(|hi_1), (|hi_1) ? ~_T_22 : state_vec_0[1], (|hi_1) ? state_vec_0[0] : ~_T_22};	// @[Cat.scala:33:92, OneHot.scala:30:18, :32:{14,28}, Replacement.scala:196:33, :198:38, :203:16, :206:16, :218:7, :305:17, package.scala:155:13]
      if (_T_15 & (superpage_entries_0_valid_0 & ~superpage_entries_0_tag_v & _GEN_3[17:9] == 9'h0 & (superpage_hits_ignore_1 | _GEN_3[8:0] == 9'h0) | superpage_hits_1 | superpage_hits_2 | superpage_hits_3))	// @[Replacement.scala:168:70, :172:15, TLB.scala:168:43, :172:28, :173:{29,40,52,58,79}, :330:30, :608:{22,37}, :611:31, package.scala:73:59]
        state_reg_1 <= {~(|hi_3), (|hi_3) ? ~_T_30 : state_reg_1[1], (|hi_3) ? state_reg_1[0] : ~_T_30};	// @[Cat.scala:33:92, OneHot.scala:30:18, :32:{14,28}, Replacement.scala:168:70, :196:33, :198:38, :203:16, :206:16, :218:7, package.scala:155:13]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// @[TLB.scala:708:13]
      if (io_sfence_valid & ~reset & ~(~io_sfence_bits_rs1 | io_sfence_bits_addr[38:12] == io_req_bits_vaddr[38:12])) begin	// @[TLB.scala:324:30, :708:{13,14,34,58,72}]
        if (`ASSERT_VERBOSE_COND_)	// @[TLB.scala:708:13]
          $error("Assertion failed\n    at TLB.scala:708 assert(!io.sfence.bits.rs1 || (io.sfence.bits.addr >> pgIdxBits) === vpn)\n");	// @[TLB.scala:708:13]
        if (`STOP_COND_)	// @[TLB.scala:708:13]
          $fatal;	// @[TLB.scala:708:13]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        sectored_entries_0_0_tag_vpn = _RANDOM_0[28:2];	// @[TLB.scala:328:29]
        sectored_entries_0_0_tag_v = _RANDOM_0[29];	// @[TLB.scala:328:29]
        sectored_entries_0_0_data_0 = {_RANDOM_0[31:30], _RANDOM_1, _RANDOM_2[6:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_0_data_1 = {_RANDOM_2[31:7], _RANDOM_3[15:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_0_data_2 = {_RANDOM_3[31:16], _RANDOM_4[24:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_0_data_3 = {_RANDOM_4[31:25], _RANDOM_5, _RANDOM_6[1:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_0_valid_0 = _RANDOM_6[2];	// @[TLB.scala:328:29]
        sectored_entries_0_0_valid_1 = _RANDOM_6[3];	// @[TLB.scala:328:29]
        sectored_entries_0_0_valid_2 = _RANDOM_6[4];	// @[TLB.scala:328:29]
        sectored_entries_0_0_valid_3 = _RANDOM_6[5];	// @[TLB.scala:328:29]
        sectored_entries_0_1_tag_vpn = {_RANDOM_6[31:8], _RANDOM_7[2:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_1_tag_v = _RANDOM_7[3];	// @[TLB.scala:328:29]
        sectored_entries_0_1_data_0 = {_RANDOM_7[31:4], _RANDOM_8[12:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_1_data_1 = {_RANDOM_8[31:13], _RANDOM_9[21:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_1_data_2 = {_RANDOM_9[31:22], _RANDOM_10[30:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_1_data_3 = {_RANDOM_10[31], _RANDOM_11, _RANDOM_12[7:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_1_valid_0 = _RANDOM_12[8];	// @[TLB.scala:328:29]
        sectored_entries_0_1_valid_1 = _RANDOM_12[9];	// @[TLB.scala:328:29]
        sectored_entries_0_1_valid_2 = _RANDOM_12[10];	// @[TLB.scala:328:29]
        sectored_entries_0_1_valid_3 = _RANDOM_12[11];	// @[TLB.scala:328:29]
        sectored_entries_0_2_tag_vpn = {_RANDOM_12[31:14], _RANDOM_13[8:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_2_tag_v = _RANDOM_13[9];	// @[TLB.scala:328:29]
        sectored_entries_0_2_data_0 = {_RANDOM_13[31:10], _RANDOM_14[18:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_2_data_1 = {_RANDOM_14[31:19], _RANDOM_15[27:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_2_data_2 = {_RANDOM_15[31:28], _RANDOM_16, _RANDOM_17[4:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_2_data_3 = {_RANDOM_17[31:5], _RANDOM_18[13:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_2_valid_0 = _RANDOM_18[14];	// @[TLB.scala:328:29]
        sectored_entries_0_2_valid_1 = _RANDOM_18[15];	// @[TLB.scala:328:29]
        sectored_entries_0_2_valid_2 = _RANDOM_18[16];	// @[TLB.scala:328:29]
        sectored_entries_0_2_valid_3 = _RANDOM_18[17];	// @[TLB.scala:328:29]
        sectored_entries_0_3_tag_vpn = {_RANDOM_18[31:20], _RANDOM_19[14:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_3_tag_v = _RANDOM_19[15];	// @[TLB.scala:328:29]
        sectored_entries_0_3_data_0 = {_RANDOM_19[31:16], _RANDOM_20[24:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_3_data_1 = {_RANDOM_20[31:25], _RANDOM_21, _RANDOM_22[1:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_3_data_2 = {_RANDOM_22[31:2], _RANDOM_23[10:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_3_data_3 = {_RANDOM_23[31:11], _RANDOM_24[19:0]};	// @[TLB.scala:328:29]
        sectored_entries_0_3_valid_0 = _RANDOM_24[20];	// @[TLB.scala:328:29]
        sectored_entries_0_3_valid_1 = _RANDOM_24[21];	// @[TLB.scala:328:29]
        sectored_entries_0_3_valid_2 = _RANDOM_24[22];	// @[TLB.scala:328:29]
        sectored_entries_0_3_valid_3 = _RANDOM_24[23];	// @[TLB.scala:328:29]
        superpage_entries_0_level = _RANDOM_24[25:24];	// @[TLB.scala:328:29, :330:30]
        superpage_entries_0_tag_vpn = {_RANDOM_24[31:26], _RANDOM_25[20:0]};	// @[TLB.scala:328:29, :330:30]
        superpage_entries_0_tag_v = _RANDOM_25[21];	// @[TLB.scala:330:30]
        superpage_entries_0_data_0 = {_RANDOM_25[31:22], _RANDOM_26[30:0]};	// @[TLB.scala:330:30]
        superpage_entries_0_valid_0 = _RANDOM_26[31];	// @[TLB.scala:330:30]
        superpage_entries_1_level = _RANDOM_27[1:0];	// @[TLB.scala:330:30]
        superpage_entries_1_tag_vpn = _RANDOM_27[28:2];	// @[TLB.scala:330:30]
        superpage_entries_1_tag_v = _RANDOM_27[29];	// @[TLB.scala:330:30]
        superpage_entries_1_data_0 = {_RANDOM_27[31:30], _RANDOM_28, _RANDOM_29[6:0]};	// @[TLB.scala:330:30]
        superpage_entries_1_valid_0 = _RANDOM_29[7];	// @[TLB.scala:330:30]
        superpage_entries_2_level = _RANDOM_29[9:8];	// @[TLB.scala:330:30]
        superpage_entries_2_tag_vpn = {_RANDOM_29[31:10], _RANDOM_30[4:0]};	// @[TLB.scala:330:30]
        superpage_entries_2_tag_v = _RANDOM_30[5];	// @[TLB.scala:330:30]
        superpage_entries_2_data_0 = {_RANDOM_30[31:6], _RANDOM_31[14:0]};	// @[TLB.scala:330:30]
        superpage_entries_2_valid_0 = _RANDOM_31[15];	// @[TLB.scala:330:30]
        superpage_entries_3_level = _RANDOM_31[17:16];	// @[TLB.scala:330:30]
        superpage_entries_3_tag_vpn = {_RANDOM_31[31:18], _RANDOM_32[12:0]};	// @[TLB.scala:330:30]
        superpage_entries_3_tag_v = _RANDOM_32[13];	// @[TLB.scala:330:30]
        superpage_entries_3_data_0 = {_RANDOM_32[31:14], _RANDOM_33[22:0]};	// @[TLB.scala:330:30]
        superpage_entries_3_valid_0 = _RANDOM_33[23];	// @[TLB.scala:330:30]
        special_entry_level = _RANDOM_33[25:24];	// @[TLB.scala:330:30, :335:56]
        special_entry_tag_vpn = {_RANDOM_33[31:26], _RANDOM_34[20:0]};	// @[TLB.scala:330:30, :335:56]
        special_entry_tag_v = _RANDOM_34[21];	// @[TLB.scala:335:56]
        special_entry_data_0 = {_RANDOM_34[31:22], _RANDOM_35[30:0]};	// @[TLB.scala:335:56]
        special_entry_valid_0 = _RANDOM_35[31];	// @[TLB.scala:335:56]
        state = _RANDOM_36[1:0];	// @[TLB.scala:341:22]
        r_refill_tag = _RANDOM_36[28:2];	// @[TLB.scala:341:22, :343:25]
        r_superpage_repl_addr = _RANDOM_36[30:29];	// @[TLB.scala:341:22, :344:34]
        r_sectored_repl_addr = {_RANDOM_36[31], _RANDOM_37[0]};	// @[TLB.scala:341:22, :345:33]
        r_sectored_hit_valid = _RANDOM_37[1];	// @[TLB.scala:345:33, :346:27]
        r_sectored_hit_bits = _RANDOM_37[3:2];	// @[TLB.scala:345:33, :346:27]
        r_vstage1_en = _RANDOM_37[7];	// @[TLB.scala:345:33, :348:25]
        r_stage2_en = _RANDOM_37[8];	// @[TLB.scala:345:33, :349:24]
        r_need_gpa = _RANDOM_37[9];	// @[TLB.scala:345:33, :350:23]
        state_vec_0 = _RANDOM_39[20:18];	// @[Replacement.scala:305:17]
        state_reg_1 = _RANDOM_39[23:21];	// @[Replacement.scala:168:70, :305:17]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  OptimizationBarrier mpu_ppn_barrier (	// @[package.scala:259:25]
    .io_x_ppn      (special_entry_data_0[40:21]),	// @[TLB.scala:160:77, :335:56]
    .io_x_u        (special_entry_data_0[20]),	// @[TLB.scala:160:77, :335:56]
    .io_x_ae_ptw   (special_entry_data_0[18]),	// @[TLB.scala:160:77, :335:56]
    .io_x_ae_final (special_entry_data_0[17]),	// @[TLB.scala:160:77, :335:56]
    .io_x_pf       (special_entry_data_0[16]),	// @[TLB.scala:160:77, :335:56]
    .io_x_gf       (special_entry_data_0[15]),	// @[TLB.scala:160:77, :335:56]
    .io_x_sx       (special_entry_data_0[13]),	// @[TLB.scala:160:77, :335:56]
    .io_x_px       (special_entry_data_0[7]),	// @[TLB.scala:160:77, :335:56]
    .io_y_ppn      (_mpu_ppn_barrier_io_y_ppn),
    .io_y_u        (_mpu_ppn_barrier_io_y_u),
    .io_y_ae_ptw   (_mpu_ppn_barrier_io_y_ae_ptw),
    .io_y_ae_final (_mpu_ppn_barrier_io_y_ae_final),
    .io_y_pf       (_mpu_ppn_barrier_io_y_pf),
    .io_y_gf       (_mpu_ppn_barrier_io_y_gf),
    .io_y_sx       (_mpu_ppn_barrier_io_y_sx),
    .io_y_px       (_mpu_ppn_barrier_io_y_px)
  );
  PMPChecker pmp (	// @[TLB.scala:405:19]
    .io_prv         (mpu_priv[1:0]),	// @[TLB.scala:404:27, :409:14]
    .io_pmp_0_cfg_l (io_ptw_pmp_0_cfg_l),
    .io_pmp_0_cfg_a (io_ptw_pmp_0_cfg_a),
    .io_pmp_0_cfg_x (io_ptw_pmp_0_cfg_x),
    .io_pmp_0_cfg_w (io_ptw_pmp_0_cfg_w),
    .io_pmp_0_cfg_r (io_ptw_pmp_0_cfg_r),
    .io_pmp_0_addr  (io_ptw_pmp_0_addr),
    .io_pmp_0_mask  (io_ptw_pmp_0_mask),
    .io_pmp_1_cfg_l (io_ptw_pmp_1_cfg_l),
    .io_pmp_1_cfg_a (io_ptw_pmp_1_cfg_a),
    .io_pmp_1_cfg_x (io_ptw_pmp_1_cfg_x),
    .io_pmp_1_cfg_w (io_ptw_pmp_1_cfg_w),
    .io_pmp_1_cfg_r (io_ptw_pmp_1_cfg_r),
    .io_pmp_1_addr  (io_ptw_pmp_1_addr),
    .io_pmp_1_mask  (io_ptw_pmp_1_mask),
    .io_pmp_2_cfg_l (io_ptw_pmp_2_cfg_l),
    .io_pmp_2_cfg_a (io_ptw_pmp_2_cfg_a),
    .io_pmp_2_cfg_x (io_ptw_pmp_2_cfg_x),
    .io_pmp_2_cfg_w (io_ptw_pmp_2_cfg_w),
    .io_pmp_2_cfg_r (io_ptw_pmp_2_cfg_r),
    .io_pmp_2_addr  (io_ptw_pmp_2_addr),
    .io_pmp_2_mask  (io_ptw_pmp_2_mask),
    .io_pmp_3_cfg_l (io_ptw_pmp_3_cfg_l),
    .io_pmp_3_cfg_a (io_ptw_pmp_3_cfg_a),
    .io_pmp_3_cfg_x (io_ptw_pmp_3_cfg_x),
    .io_pmp_3_cfg_w (io_ptw_pmp_3_cfg_w),
    .io_pmp_3_cfg_r (io_ptw_pmp_3_cfg_r),
    .io_pmp_3_addr  (io_ptw_pmp_3_addr),
    .io_pmp_3_mask  (io_ptw_pmp_3_mask),
    .io_pmp_4_cfg_l (io_ptw_pmp_4_cfg_l),
    .io_pmp_4_cfg_a (io_ptw_pmp_4_cfg_a),
    .io_pmp_4_cfg_x (io_ptw_pmp_4_cfg_x),
    .io_pmp_4_cfg_w (io_ptw_pmp_4_cfg_w),
    .io_pmp_4_cfg_r (io_ptw_pmp_4_cfg_r),
    .io_pmp_4_addr  (io_ptw_pmp_4_addr),
    .io_pmp_4_mask  (io_ptw_pmp_4_mask),
    .io_pmp_5_cfg_l (io_ptw_pmp_5_cfg_l),
    .io_pmp_5_cfg_a (io_ptw_pmp_5_cfg_a),
    .io_pmp_5_cfg_x (io_ptw_pmp_5_cfg_x),
    .io_pmp_5_cfg_w (io_ptw_pmp_5_cfg_w),
    .io_pmp_5_cfg_r (io_ptw_pmp_5_cfg_r),
    .io_pmp_5_addr  (io_ptw_pmp_5_addr),
    .io_pmp_5_mask  (io_ptw_pmp_5_mask),
    .io_pmp_6_cfg_l (io_ptw_pmp_6_cfg_l),
    .io_pmp_6_cfg_a (io_ptw_pmp_6_cfg_a),
    .io_pmp_6_cfg_x (io_ptw_pmp_6_cfg_x),
    .io_pmp_6_cfg_w (io_ptw_pmp_6_cfg_w),
    .io_pmp_6_cfg_r (io_ptw_pmp_6_cfg_r),
    .io_pmp_6_addr  (io_ptw_pmp_6_addr),
    .io_pmp_6_mask  (io_ptw_pmp_6_mask),
    .io_pmp_7_cfg_l (io_ptw_pmp_7_cfg_l),
    .io_pmp_7_cfg_a (io_ptw_pmp_7_cfg_a),
    .io_pmp_7_cfg_x (io_ptw_pmp_7_cfg_x),
    .io_pmp_7_cfg_w (io_ptw_pmp_7_cfg_w),
    .io_pmp_7_cfg_r (io_ptw_pmp_7_cfg_r),
    .io_pmp_7_addr  (io_ptw_pmp_7_addr),
    .io_pmp_7_mask  (io_ptw_pmp_7_mask),
    .io_addr        ({mpu_ppn[19:0], io_req_bits_vaddr[11:0]}),	// @[TLB.scala:401:20, :403:52, :406:15]
    .io_r           (_pmp_io_r),
    .io_w           (_pmp_io_w),
    .io_x           (_pmp_io_x)
  );
  OptimizationBarrier entries_barrier (	// @[package.scala:259:25]
    .io_x_ppn      (_entries_WIRE_1[40:21]),	// @[TLB.scala:160:77]
    .io_x_u        (_entries_WIRE_1[20]),	// @[TLB.scala:160:77]
    .io_x_ae_ptw   (_entries_WIRE_1[18]),	// @[TLB.scala:160:77]
    .io_x_ae_final (_entries_WIRE_1[17]),	// @[TLB.scala:160:77]
    .io_x_pf       (_entries_WIRE_1[16]),	// @[TLB.scala:160:77]
    .io_x_gf       (_entries_WIRE_1[15]),	// @[TLB.scala:160:77]
    .io_x_sx       (_entries_WIRE_1[13]),	// @[TLB.scala:160:77]
    .io_x_px       (_entries_WIRE_1[7]),	// @[TLB.scala:160:77]
    .io_y_ppn      (_entries_barrier_io_y_ppn),
    .io_y_u        (_entries_barrier_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_io_y_ae_final),
    .io_y_pf       (_entries_barrier_io_y_pf),
    .io_y_gf       (_entries_barrier_io_y_gf),
    .io_y_sx       (_entries_barrier_io_y_sx),
    .io_y_px       (_entries_barrier_io_y_px)
  );
  OptimizationBarrier entries_barrier_1 (	// @[package.scala:259:25]
    .io_x_ppn      (_entries_WIRE_3[40:21]),	// @[TLB.scala:160:77]
    .io_x_u        (_entries_WIRE_3[20]),	// @[TLB.scala:160:77]
    .io_x_ae_ptw   (_entries_WIRE_3[18]),	// @[TLB.scala:160:77]
    .io_x_ae_final (_entries_WIRE_3[17]),	// @[TLB.scala:160:77]
    .io_x_pf       (_entries_WIRE_3[16]),	// @[TLB.scala:160:77]
    .io_x_gf       (_entries_WIRE_3[15]),	// @[TLB.scala:160:77]
    .io_x_sx       (_entries_WIRE_3[13]),	// @[TLB.scala:160:77]
    .io_x_px       (_entries_WIRE_3[7]),	// @[TLB.scala:160:77]
    .io_y_ppn      (_entries_barrier_1_io_y_ppn),
    .io_y_u        (_entries_barrier_1_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_1_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_1_io_y_ae_final),
    .io_y_pf       (_entries_barrier_1_io_y_pf),
    .io_y_gf       (_entries_barrier_1_io_y_gf),
    .io_y_sx       (_entries_barrier_1_io_y_sx),
    .io_y_px       (_entries_barrier_1_io_y_px)
  );
  OptimizationBarrier entries_barrier_2 (	// @[package.scala:259:25]
    .io_x_ppn      (_entries_WIRE_5[40:21]),	// @[TLB.scala:160:77]
    .io_x_u        (_entries_WIRE_5[20]),	// @[TLB.scala:160:77]
    .io_x_ae_ptw   (_entries_WIRE_5[18]),	// @[TLB.scala:160:77]
    .io_x_ae_final (_entries_WIRE_5[17]),	// @[TLB.scala:160:77]
    .io_x_pf       (_entries_WIRE_5[16]),	// @[TLB.scala:160:77]
    .io_x_gf       (_entries_WIRE_5[15]),	// @[TLB.scala:160:77]
    .io_x_sx       (_entries_WIRE_5[13]),	// @[TLB.scala:160:77]
    .io_x_px       (_entries_WIRE_5[7]),	// @[TLB.scala:160:77]
    .io_y_ppn      (_entries_barrier_2_io_y_ppn),
    .io_y_u        (_entries_barrier_2_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_2_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_2_io_y_ae_final),
    .io_y_pf       (_entries_barrier_2_io_y_pf),
    .io_y_gf       (_entries_barrier_2_io_y_gf),
    .io_y_sx       (_entries_barrier_2_io_y_sx),
    .io_y_px       (_entries_barrier_2_io_y_px)
  );
  OptimizationBarrier entries_barrier_3 (	// @[package.scala:259:25]
    .io_x_ppn      (_entries_WIRE_7[40:21]),	// @[TLB.scala:160:77]
    .io_x_u        (_entries_WIRE_7[20]),	// @[TLB.scala:160:77]
    .io_x_ae_ptw   (_entries_WIRE_7[18]),	// @[TLB.scala:160:77]
    .io_x_ae_final (_entries_WIRE_7[17]),	// @[TLB.scala:160:77]
    .io_x_pf       (_entries_WIRE_7[16]),	// @[TLB.scala:160:77]
    .io_x_gf       (_entries_WIRE_7[15]),	// @[TLB.scala:160:77]
    .io_x_sx       (_entries_WIRE_7[13]),	// @[TLB.scala:160:77]
    .io_x_px       (_entries_WIRE_7[7]),	// @[TLB.scala:160:77]
    .io_y_ppn      (_entries_barrier_3_io_y_ppn),
    .io_y_u        (_entries_barrier_3_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_3_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_3_io_y_ae_final),
    .io_y_pf       (_entries_barrier_3_io_y_pf),
    .io_y_gf       (_entries_barrier_3_io_y_gf),
    .io_y_sx       (_entries_barrier_3_io_y_sx),
    .io_y_px       (_entries_barrier_3_io_y_px)
  );
  OptimizationBarrier entries_barrier_4 (	// @[package.scala:259:25]
    .io_x_ppn      (superpage_entries_0_data_0[40:21]),	// @[TLB.scala:160:77, :330:30]
    .io_x_u        (superpage_entries_0_data_0[20]),	// @[TLB.scala:160:77, :330:30]
    .io_x_ae_ptw   (superpage_entries_0_data_0[18]),	// @[TLB.scala:160:77, :330:30]
    .io_x_ae_final (superpage_entries_0_data_0[17]),	// @[TLB.scala:160:77, :330:30]
    .io_x_pf       (superpage_entries_0_data_0[16]),	// @[TLB.scala:160:77, :330:30]
    .io_x_gf       (superpage_entries_0_data_0[15]),	// @[TLB.scala:160:77, :330:30]
    .io_x_sx       (superpage_entries_0_data_0[13]),	// @[TLB.scala:160:77, :330:30]
    .io_x_px       (superpage_entries_0_data_0[7]),	// @[TLB.scala:160:77, :330:30]
    .io_y_ppn      (_entries_barrier_4_io_y_ppn),
    .io_y_u        (_entries_barrier_4_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_4_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_4_io_y_ae_final),
    .io_y_pf       (_entries_barrier_4_io_y_pf),
    .io_y_gf       (_entries_barrier_4_io_y_gf),
    .io_y_sx       (_entries_barrier_4_io_y_sx),
    .io_y_px       (_entries_barrier_4_io_y_px)
  );
  OptimizationBarrier entries_barrier_5 (	// @[package.scala:259:25]
    .io_x_ppn      (superpage_entries_1_data_0[40:21]),	// @[TLB.scala:160:77, :330:30]
    .io_x_u        (superpage_entries_1_data_0[20]),	// @[TLB.scala:160:77, :330:30]
    .io_x_ae_ptw   (superpage_entries_1_data_0[18]),	// @[TLB.scala:160:77, :330:30]
    .io_x_ae_final (superpage_entries_1_data_0[17]),	// @[TLB.scala:160:77, :330:30]
    .io_x_pf       (superpage_entries_1_data_0[16]),	// @[TLB.scala:160:77, :330:30]
    .io_x_gf       (superpage_entries_1_data_0[15]),	// @[TLB.scala:160:77, :330:30]
    .io_x_sx       (superpage_entries_1_data_0[13]),	// @[TLB.scala:160:77, :330:30]
    .io_x_px       (superpage_entries_1_data_0[7]),	// @[TLB.scala:160:77, :330:30]
    .io_y_ppn      (_entries_barrier_5_io_y_ppn),
    .io_y_u        (_entries_barrier_5_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_5_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_5_io_y_ae_final),
    .io_y_pf       (_entries_barrier_5_io_y_pf),
    .io_y_gf       (_entries_barrier_5_io_y_gf),
    .io_y_sx       (_entries_barrier_5_io_y_sx),
    .io_y_px       (_entries_barrier_5_io_y_px)
  );
  OptimizationBarrier entries_barrier_6 (	// @[package.scala:259:25]
    .io_x_ppn      (superpage_entries_2_data_0[40:21]),	// @[TLB.scala:160:77, :330:30]
    .io_x_u        (superpage_entries_2_data_0[20]),	// @[TLB.scala:160:77, :330:30]
    .io_x_ae_ptw   (superpage_entries_2_data_0[18]),	// @[TLB.scala:160:77, :330:30]
    .io_x_ae_final (superpage_entries_2_data_0[17]),	// @[TLB.scala:160:77, :330:30]
    .io_x_pf       (superpage_entries_2_data_0[16]),	// @[TLB.scala:160:77, :330:30]
    .io_x_gf       (superpage_entries_2_data_0[15]),	// @[TLB.scala:160:77, :330:30]
    .io_x_sx       (superpage_entries_2_data_0[13]),	// @[TLB.scala:160:77, :330:30]
    .io_x_px       (superpage_entries_2_data_0[7]),	// @[TLB.scala:160:77, :330:30]
    .io_y_ppn      (_entries_barrier_6_io_y_ppn),
    .io_y_u        (_entries_barrier_6_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_6_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_6_io_y_ae_final),
    .io_y_pf       (_entries_barrier_6_io_y_pf),
    .io_y_gf       (_entries_barrier_6_io_y_gf),
    .io_y_sx       (_entries_barrier_6_io_y_sx),
    .io_y_px       (_entries_barrier_6_io_y_px)
  );
  OptimizationBarrier entries_barrier_7 (	// @[package.scala:259:25]
    .io_x_ppn      (superpage_entries_3_data_0[40:21]),	// @[TLB.scala:160:77, :330:30]
    .io_x_u        (superpage_entries_3_data_0[20]),	// @[TLB.scala:160:77, :330:30]
    .io_x_ae_ptw   (superpage_entries_3_data_0[18]),	// @[TLB.scala:160:77, :330:30]
    .io_x_ae_final (superpage_entries_3_data_0[17]),	// @[TLB.scala:160:77, :330:30]
    .io_x_pf       (superpage_entries_3_data_0[16]),	// @[TLB.scala:160:77, :330:30]
    .io_x_gf       (superpage_entries_3_data_0[15]),	// @[TLB.scala:160:77, :330:30]
    .io_x_sx       (superpage_entries_3_data_0[13]),	// @[TLB.scala:160:77, :330:30]
    .io_x_px       (superpage_entries_3_data_0[7]),	// @[TLB.scala:160:77, :330:30]
    .io_y_ppn      (_entries_barrier_7_io_y_ppn),
    .io_y_u        (_entries_barrier_7_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_7_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_7_io_y_ae_final),
    .io_y_pf       (_entries_barrier_7_io_y_pf),
    .io_y_gf       (_entries_barrier_7_io_y_gf),
    .io_y_sx       (_entries_barrier_7_io_y_sx),
    .io_y_px       (_entries_barrier_7_io_y_px)
  );
  OptimizationBarrier entries_barrier_8 (	// @[package.scala:259:25]
    .io_x_ppn      (special_entry_data_0[40:21]),	// @[TLB.scala:160:77, :335:56]
    .io_x_u        (special_entry_data_0[20]),	// @[TLB.scala:160:77, :335:56]
    .io_x_ae_ptw   (special_entry_data_0[18]),	// @[TLB.scala:160:77, :335:56]
    .io_x_ae_final (special_entry_data_0[17]),	// @[TLB.scala:160:77, :335:56]
    .io_x_pf       (special_entry_data_0[16]),	// @[TLB.scala:160:77, :335:56]
    .io_x_gf       (special_entry_data_0[15]),	// @[TLB.scala:160:77, :335:56]
    .io_x_sx       (special_entry_data_0[13]),	// @[TLB.scala:160:77, :335:56]
    .io_x_px       (special_entry_data_0[7]),	// @[TLB.scala:160:77, :335:56]
    .io_y_ppn      (_entries_barrier_8_io_y_ppn),
    .io_y_u        (_entries_barrier_8_io_y_u),
    .io_y_ae_ptw   (_entries_barrier_8_io_y_ae_ptw),
    .io_y_ae_final (_entries_barrier_8_io_y_ae_final),
    .io_y_pf       (_entries_barrier_8_io_y_pf),
    .io_y_gf       (_entries_barrier_8_io_y_gf),
    .io_y_sx       (_entries_barrier_8_io_y_sx),
    .io_y_px       (_entries_barrier_8_io_y_px)
  );
  assign io_resp_miss = io_ptw_resp_valid | tlb_miss | multipleHits;	// @[Misc.scala:182:49, TLB.scala:604:64, :642:64]
  assign io_resp_paddr = {(hitsVec_0 ? _entries_barrier_io_y_ppn : 20'h0) | (hitsVec_1 ? _entries_barrier_1_io_y_ppn : 20'h0) | (hitsVec_2 ? _entries_barrier_2_io_y_ppn : 20'h0) | (hitsVec_3 ? _entries_barrier_3_io_y_ppn : 20'h0) | (hitsVec_4 ? {_entries_barrier_4_io_y_ppn[19:18], (superpage_hits_ignore_1 ? io_req_bits_vaddr[29:21] : 9'h0) | _entries_barrier_4_io_y_ppn[17:9], io_req_bits_vaddr[20:12] | _entries_barrier_4_io_y_ppn[8:0]} : 20'h0) | (hitsVec_5 ? {_entries_barrier_5_io_y_ppn[19:18], (superpage_hits_ignore_4 ? io_req_bits_vaddr[29:21] : 9'h0) | _entries_barrier_5_io_y_ppn[17:9], io_req_bits_vaddr[20:12] | _entries_barrier_5_io_y_ppn[8:0]} : 20'h0) | (hitsVec_6 ? {_entries_barrier_6_io_y_ppn[19:18], (superpage_hits_ignore_7 ? io_req_bits_vaddr[29:21] : 9'h0) | _entries_barrier_6_io_y_ppn[17:9], io_req_bits_vaddr[20:12] | _entries_barrier_6_io_y_ppn[8:0]} : 20'h0) | (hitsVec_7 ? {_entries_barrier_7_io_y_ppn[19:18], (superpage_hits_ignore_10 ? io_req_bits_vaddr[29:21] : 9'h0) | _entries_barrier_7_io_y_ppn[17:9], io_req_bits_vaddr[20:12] | _entries_barrier_7_io_y_ppn[8:0]} : 20'h0) | (hitsVec_8 ? {_entries_barrier_8_io_y_ppn[19:18], _GEN | _entries_barrier_8_io_y_ppn[17:9], _GEN_0 | _entries_barrier_8_io_y_ppn[8:0]} : 20'h0) | (_vm_enabled_T_1 ? 20'h0 : io_req_bits_vaddr[31:12]), io_req_bits_vaddr[11:0]};	// @[Cat.scala:33:92, Mux.scala:27:73, TLB.scala:172:28, :173:79, :185:26, :188:{28,47}, :324:30, :388:45, :403:52, :432:44, :493:125, package.scala:259:25]
  assign io_resp_pf_inst = bad_va | (|((~((io_req_bits_prv[0] ? ~{_entries_barrier_8_io_y_u, _entries_barrier_7_io_y_u, _entries_barrier_6_io_y_u, _entries_barrier_5_io_y_u, _entries_barrier_4_io_y_u, _entries_barrier_3_io_y_u, _entries_barrier_2_io_y_u, _entries_barrier_1_io_y_u, _entries_barrier_io_y_u} : {_entries_barrier_8_io_y_u, _entries_barrier_7_io_y_u, _entries_barrier_6_io_y_u, _entries_barrier_5_io_y_u, _entries_barrier_4_io_y_u, _entries_barrier_3_io_y_u, _entries_barrier_2_io_y_u, _entries_barrier_1_io_y_u, _entries_barrier_io_y_u}) & {_entries_barrier_8_io_y_sx, _entries_barrier_7_io_y_sx, _entries_barrier_6_io_y_sx, _entries_barrier_5_io_y_sx, _entries_barrier_4_io_y_sx, _entries_barrier_3_io_y_sx, _entries_barrier_2_io_y_sx, _entries_barrier_1_io_y_sx, _entries_barrier_io_y_sx}) & {~_entries_barrier_8_io_y_ae_ptw, ~_entries_barrier_7_io_y_ae_ptw, ~_entries_barrier_6_io_y_ae_ptw, ~_entries_barrier_5_io_y_ae_ptw, ~_entries_barrier_4_io_y_ae_ptw, ~_entries_barrier_3_io_y_ae_ptw, ~_entries_barrier_2_io_y_ae_ptw, ~_entries_barrier_1_io_y_ae_ptw, ~_entries_barrier_io_y_ae_ptw} | {_entries_barrier_8_io_y_pf, _entries_barrier_7_io_y_pf, _entries_barrier_6_io_y_pf, _entries_barrier_5_io_y_pf, _entries_barrier_4_io_y_pf, _entries_barrier_3_io_y_pf, _entries_barrier_2_io_y_pf, _entries_barrier_1_io_y_pf, _entries_barrier_io_y_pf}) & {~_entries_barrier_8_io_y_gf, ~_entries_barrier_7_io_y_gf, ~_entries_barrier_6_io_y_gf, ~_entries_barrier_5_io_y_gf, ~_entries_barrier_4_io_y_gf, ~_entries_barrier_3_io_y_gf, ~_entries_barrier_2_io_y_gf, ~_entries_barrier_1_io_y_gf, ~_entries_barrier_io_y_gf} & {hitsVec_8, hitsVec_7, hitsVec_6, hitsVec_5, hitsVec_4, hitsVec_3, hitsVec_2, hitsVec_1, hitsVec_0}));	// @[Cat.scala:33:92, TLB.scala:359:20, :432:44, :507:{22,31}, :513:40, :559:34, :588:{73,106}, :590:{25,34,51}, :626:{29,47,55}, package.scala:259:25]
  assign io_resp_ae_inst = |(~({{2{newEntry_px}}, _entries_barrier_7_io_y_px, _entries_barrier_6_io_y_px, _entries_barrier_5_io_y_px, _entries_barrier_4_io_y_px, _entries_barrier_3_io_y_px, _entries_barrier_2_io_y_px, _entries_barrier_1_io_y_px, _entries_barrier_io_y_px} & {1'h1, ~(_entries_barrier_8_io_y_ae_ptw | _entries_barrier_8_io_y_ae_final), ~(_entries_barrier_7_io_y_ae_ptw | _entries_barrier_7_io_y_ae_final), ~(_entries_barrier_6_io_y_ae_ptw | _entries_barrier_6_io_y_ae_final), ~(_entries_barrier_5_io_y_ae_ptw | _entries_barrier_5_io_y_ae_final), ~(_entries_barrier_4_io_y_ae_ptw | _entries_barrier_4_io_y_ae_final), ~(_entries_barrier_3_io_y_ae_ptw | _entries_barrier_3_io_y_ae_final), ~(_entries_barrier_2_io_y_ae_ptw | _entries_barrier_2_io_y_ae_final), ~(_entries_barrier_1_io_y_ae_ptw | _entries_barrier_1_io_y_ae_final), ~(_entries_barrier_io_y_ae_ptw | _entries_barrier_io_y_ae_final)}) & {~_vm_enabled_T_1, hitsVec_8, hitsVec_7, hitsVec_6, hitsVec_5, hitsVec_4, hitsVec_3, hitsVec_2, hitsVec_1, hitsVec_0});	// @[Bitwise.scala:77:12, Cat.scala:33:92, TLB.scala:388:45, :426:65, :432:44, :434:18, :520:104, :524:{87,89}, :634:{23,33,41}, package.scala:259:25]
  assign io_ptw_req_valid = _T_36;	// @[package.scala:16:47]
  assign io_ptw_req_bits_bits_addr = r_refill_tag;	// @[TLB.scala:343:25]
  assign io_ptw_req_bits_bits_need_gpa = r_need_gpa;	// @[TLB.scala:350:23]
  assign io_ptw_req_bits_bits_vstage1 = r_vstage1_en;	// @[TLB.scala:348:25]
  assign io_ptw_req_bits_bits_stage2 = r_stage2_en;	// @[TLB.scala:349:24]
endmodule

