![](https://github.com/user-attachments/assets/91a06db5-ce81-46d9-820b-8082041b0dbd)
👋 Hello, I'm Jagan!

🎓 An aspiring VLSI Engineer with a passion for Digital Design, RTL coding, and FPGA development.  
🔧 Currently exploring the silicon world one Verilog module at a time.  
💡 I love building hardware models, designing state machines, and solving real-world problems using digital logic.

## 🔍 Interests
- ✨ VLSI Design 
- 🧠 Digital System Design & Finite State Machines  
- 🧩 RTL Design using Verilog  
- 📟 FPGA Implementation  

## 📚 Recent Highlights
- 🚀 Completed 100 Days of RTL Coding Challenge in Verilog  
- 🛠️ Implemented FSMs, Multipliers, Memory controllers, and more  
- 💻 Worked with Xilinx Vivado, ModelSim, and EDA Playground   
- 👨‍💻 Participated in national-level hackathons & internships

