
STATION_F407VE_SSD1963.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001336c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000eba8  08013500  08013500  00023500  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080220a8  080220a8  00040250  2**0
                  CONTENTS
  4 .ARM          00000008  080220a8  080220a8  000320a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080220b0  080220b0  00040250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080220b0  080220b0  000320b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080220b4  080220b4  000320b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000250  20000000  080220b8  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00040250  2**0
                  CONTENTS
 10 .bss          00001244  20000250  20000250  00040250  2**3
                  ALLOC
 11 ._user_heap_stack 00000c04  20001494  20001494  00040250  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00040250  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001e270  00000000  00000000  00040280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003eeb  00000000  00000000  0005e4f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000019d8  00000000  00000000  000623e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001848  00000000  00000000  00063db8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026939  00000000  00000000  00065600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000206cd  00000000  00000000  0008bf39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dd796  00000000  00000000  000ac606  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00189d9c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000087b0  00000000  00000000  00189dec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000250 	.word	0x20000250
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080134e4 	.word	0x080134e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000254 	.word	0x20000254
 80001cc:	080134e4 	.word	0x080134e4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <AT24XX_Save>:
		return 1;
	else
		return 0;
}

uint8_t AT24XX_Save(uint16_t address, void *data, size_t size_of_data) {
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b088      	sub	sp, #32
 8000ffc:	af04      	add	r7, sp, #16
 8000ffe:	4603      	mov	r3, r0
 8001000:	60b9      	str	r1, [r7, #8]
 8001002:	607a      	str	r2, [r7, #4]
 8001004:	81fb      	strh	r3, [r7, #14]
#if ((AT24XX_SIZE_KBIT == 4) || (AT24XX_SIZE_KBIT == 8) || (AT24XX_SIZE_KBIT == 16))
	if(size_of_data > 16)
		return 0;
#endif
#if ((AT24XX_SIZE_KBIT == 32) || (AT24XX_SIZE_KBIT == 64) || (AT24XX_SIZE_KBIT == 128))
	if(size_of_data > 32)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2b20      	cmp	r3, #32
 800100a:	d901      	bls.n	8001010 <AT24XX_Save+0x18>
		return 0;
 800100c:	2300      	movs	r3, #0
 800100e:	e016      	b.n	800103e <AT24XX_Save+0x46>
#endif

#if ((AT24XX_SIZE_KBIT == 1) || (AT24XX_SIZE_KBIT == 2))
	if(HAL_I2C_Mem_Write(&EEPROM24XX_I2C, AT24XX_ADDRESS<<1, Address, I2C_MEMADD_SIZE_8BIT, (uint8_t*)data, size_of_data, HAL_MAX_DELAY) == HAL_OK)
#else
		if (HAL_I2C_Mem_Write(&AT24XX_I2C, AT24XX_ADDRESS << 1, address, I2C_MEMADD_SIZE_16BIT, (uint8_t *) data, size_of_data, HAL_MAX_DELAY) == HAL_OK)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	b29b      	uxth	r3, r3
 8001014:	89fa      	ldrh	r2, [r7, #14]
 8001016:	f04f 31ff 	mov.w	r1, #4294967295
 800101a:	9102      	str	r1, [sp, #8]
 800101c:	9301      	str	r3, [sp, #4]
 800101e:	68bb      	ldr	r3, [r7, #8]
 8001020:	9300      	str	r3, [sp, #0]
 8001022:	2310      	movs	r3, #16
 8001024:	21ae      	movs	r1, #174	; 0xae
 8001026:	4808      	ldr	r0, [pc, #32]	; (8001048 <AT24XX_Save+0x50>)
 8001028:	f007 fa42 	bl	80084b0 <HAL_I2C_Mem_Write>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d104      	bne.n	800103c <AT24XX_Save+0x44>
#endif
{

			HAL_Delay(5);
 8001032:	2005      	movs	r0, #5
 8001034:	f005 fb30 	bl	8006698 <HAL_Delay>
			return 1;
 8001038:	2301      	movs	r3, #1
 800103a:	e000      	b.n	800103e <AT24XX_Save+0x46>
} else
	return 0;
 800103c:	2300      	movs	r3, #0
}
 800103e:	4618      	mov	r0, r3
 8001040:	3710      	adds	r7, #16
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	20000390 	.word	0x20000390

0800104c <AT24XX_Load>:

uint8_t AT24XX_Load(uint16_t address, void *data, size_t size_of_data) {
 800104c:	b580      	push	{r7, lr}
 800104e:	b088      	sub	sp, #32
 8001050:	af04      	add	r7, sp, #16
 8001052:	4603      	mov	r3, r0
 8001054:	60b9      	str	r1, [r7, #8]
 8001056:	607a      	str	r2, [r7, #4]
 8001058:	81fb      	strh	r3, [r7, #14]
#if ((AT24XX_SIZE_KBIT == 1) || (AT24XX_SIZE_KBIT == 2))
	if(HAL_I2C_Mem_Read(&EEPROM24XX_I2C, AT24XX_ADDRESS<<1, Address, I2C_MEMADD_SIZE_8BIT, (uint8_t*)data, size_of_data, HAL_MAX_DELAY) == HAL_OK)
#else
		if (HAL_I2C_Mem_Read(&AT24XX_I2C, AT24XX_ADDRESS << 1, address, I2C_MEMADD_SIZE_16BIT, (uint8_t *) data, size_of_data, HAL_MAX_DELAY) == HAL_OK)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	b29b      	uxth	r3, r3
 800105e:	89fa      	ldrh	r2, [r7, #14]
 8001060:	f04f 31ff 	mov.w	r1, #4294967295
 8001064:	9102      	str	r1, [sp, #8]
 8001066:	9301      	str	r3, [sp, #4]
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	9300      	str	r3, [sp, #0]
 800106c:	2310      	movs	r3, #16
 800106e:	21ae      	movs	r1, #174	; 0xae
 8001070:	4806      	ldr	r0, [pc, #24]	; (800108c <AT24XX_Load+0x40>)
 8001072:	f007 fb17 	bl	80086a4 <HAL_I2C_Mem_Read>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d101      	bne.n	8001080 <AT24XX_Load+0x34>
#endif
{
	return 1;
 800107c:	2301      	movs	r3, #1
 800107e:	e000      	b.n	8001082 <AT24XX_Load+0x36>
} else
	return 0;
 8001080:	2300      	movs	r3, #0
}
 8001082:	4618      	mov	r0, r3
 8001084:	3710      	adds	r7, #16
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	20000390 	.word	0x20000390

08001090 <AT24XX_Read>:

uint8_t AT24XX_Read(uint16_t address) {
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	4603      	mov	r3, r0
 8001098:	80fb      	strh	r3, [r7, #6]
	uint16_t dt[1] = {0};
 800109a:	2300      	movs	r3, #0
 800109c:	81bb      	strh	r3, [r7, #12]
	AT24XX_Load(address, dt, 1);
 800109e:	f107 010c 	add.w	r1, r7, #12
 80010a2:	88fb      	ldrh	r3, [r7, #6]
 80010a4:	2201      	movs	r2, #1
 80010a6:	4618      	mov	r0, r3
 80010a8:	f7ff ffd0 	bl	800104c <AT24XX_Load>
	return dt[0];
 80010ac:	89bb      	ldrh	r3, [r7, #12]
 80010ae:	b2db      	uxtb	r3, r3
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <AT24XX_Write>:

void AT24XX_Write(uint16_t address, uint8_t val) {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	460a      	mov	r2, r1
 80010c2:	80fb      	strh	r3, [r7, #6]
 80010c4:	4613      	mov	r3, r2
 80010c6:	717b      	strb	r3, [r7, #5]
	uint8_t save[] = {val};
 80010c8:	797b      	ldrb	r3, [r7, #5]
 80010ca:	733b      	strb	r3, [r7, #12]
	AT24XX_Save(address, save, 1);
 80010cc:	f107 010c 	add.w	r1, r7, #12
 80010d0:	88fb      	ldrh	r3, [r7, #6]
 80010d2:	2201      	movs	r2, #1
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff ff8f 	bl	8000ff8 <AT24XX_Save>
}
 80010da:	bf00      	nop
 80010dc:	3710      	adds	r7, #16
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}

080010e2 <AT24XX_Update>:

void AT24XX_Update(uint16_t address, uint8_t val) {
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b082      	sub	sp, #8
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	4603      	mov	r3, r0
 80010ea:	460a      	mov	r2, r1
 80010ec:	80fb      	strh	r3, [r7, #6]
 80010ee:	4613      	mov	r3, r2
 80010f0:	717b      	strb	r3, [r7, #5]
	if (AT24XX_Read(address) != val) AT24XX_Write(address, val);
 80010f2:	88fb      	ldrh	r3, [r7, #6]
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff ffcb 	bl	8001090 <AT24XX_Read>
 80010fa:	4603      	mov	r3, r0
 80010fc:	461a      	mov	r2, r3
 80010fe:	797b      	ldrb	r3, [r7, #5]
 8001100:	4293      	cmp	r3, r2
 8001102:	d005      	beq.n	8001110 <AT24XX_Update+0x2e>
 8001104:	797a      	ldrb	r2, [r7, #5]
 8001106:	88fb      	ldrh	r3, [r7, #6]
 8001108:	4611      	mov	r1, r2
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff ffd4 	bl	80010b8 <AT24XX_Write>
}
 8001110:	bf00      	nop
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}

08001118 <round_eps>:
uint16_t dig_H1, dig_H3;
int16_t dig_H2, dig_H4, dig_H5, dig_H6;
int32_t t_fine;

float round_eps(double v,
                double eps) {                                                                                        // round_eps(1.234, 0.05) = 1.25
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	ed87 0b02 	vstr	d0, [r7, #8]
 8001122:	ed87 1b00 	vstr	d1, [r7]
    return floor(v / eps + 0.5) * eps;                        // round_eps(1.234, 0.01) = 1.23
 8001126:	e9d7 2300 	ldrd	r2, r3, [r7]
 800112a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800112e:	f7ff fb8d 	bl	800084c <__aeabi_ddiv>
 8001132:	4602      	mov	r2, r0
 8001134:	460b      	mov	r3, r1
 8001136:	4610      	mov	r0, r2
 8001138:	4619      	mov	r1, r3
 800113a:	f04f 0200 	mov.w	r2, #0
 800113e:	4b10      	ldr	r3, [pc, #64]	; (8001180 <round_eps+0x68>)
 8001140:	f7ff f8a4 	bl	800028c <__adddf3>
 8001144:	4602      	mov	r2, r0
 8001146:	460b      	mov	r3, r1
 8001148:	ec43 2b17 	vmov	d7, r2, r3
 800114c:	eeb0 0a47 	vmov.f32	s0, s14
 8001150:	eef0 0a67 	vmov.f32	s1, s15
 8001154:	f010 faec 	bl	8011730 <floor>
 8001158:	ec51 0b10 	vmov	r0, r1, d0
 800115c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001160:	f7ff fa4a 	bl	80005f8 <__aeabi_dmul>
 8001164:	4602      	mov	r2, r0
 8001166:	460b      	mov	r3, r1
 8001168:	4610      	mov	r0, r2
 800116a:	4619      	mov	r1, r3
 800116c:	f7ff fd3c 	bl	8000be8 <__aeabi_d2f>
 8001170:	4603      	mov	r3, r0
 8001172:	ee07 3a90 	vmov	s15, r3
}                                                                                        // round_eps(1.235, 0.01) = 1.24
 8001176:	eeb0 0a67 	vmov.f32	s0, s15
 800117a:	3710      	adds	r7, #16
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	3fe00000 	.word	0x3fe00000
 8001184:	00000000 	.word	0x00000000

08001188 <round_nth>:

float round_nth(float v, int8_t n)                    // round_nth(1.235, 1) = 0.
{                                                                                        // round_nth(1.235, 0) = 1.
 8001188:	b5b0      	push	{r4, r5, r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001192:	4603      	mov	r3, r0
 8001194:	70fb      	strb	r3, [r7, #3]
    return round_eps(v, pow(10., n));                    // round_nth(1.235, -1) = 1.2
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f7ff f9d6 	bl	8000548 <__aeabi_f2d>
 800119c:	4604      	mov	r4, r0
 800119e:	460d      	mov	r5, r1
 80011a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7ff f9bd 	bl	8000524 <__aeabi_i2d>
 80011aa:	4602      	mov	r2, r0
 80011ac:	460b      	mov	r3, r1
 80011ae:	ec43 2b11 	vmov	d1, r2, r3
 80011b2:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 80011e0 <round_nth+0x58>
 80011b6:	f010 fb93 	bl	80118e0 <pow>
 80011ba:	eeb0 7a40 	vmov.f32	s14, s0
 80011be:	eef0 7a60 	vmov.f32	s15, s1
 80011c2:	eeb0 1a47 	vmov.f32	s2, s14
 80011c6:	eef0 1a67 	vmov.f32	s3, s15
 80011ca:	ec45 4b10 	vmov	d0, r4, r5
 80011ce:	f7ff ffa3 	bl	8001118 <round_eps>
 80011d2:	eef0 7a40 	vmov.f32	s15, s0
}                                                                                        // round_nth(1.235, -2) = 1.24
 80011d6:	eeb0 0a67 	vmov.f32	s0, s15
 80011da:	3708      	adds	r7, #8
 80011dc:	46bd      	mov	sp, r7
 80011de:	bdb0      	pop	{r4, r5, r7, pc}
 80011e0:	00000000 	.word	0x00000000
 80011e4:	40240000 	.word	0x40240000

080011e8 <BME280_getTemperature>:

float BME280_getTemperature(int8_t n) {
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b088      	sub	sp, #32
 80011ec:	af02      	add	r7, sp, #8
 80011ee:	4603      	mov	r3, r0
 80011f0:	71fb      	strb	r3, [r7, #7]
    uint32_t temp_raw;
    float tempf;
    uint8_t cmd[4];

    cmd[0] = 0xFA; // temp_msb
 80011f2:	23fa      	movs	r3, #250	; 0xfa
 80011f4:	723b      	strb	r3, [r7, #8]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, HAL_MAX_DELAY);
 80011f6:	f107 0208 	add.w	r2, r7, #8
 80011fa:	f04f 33ff 	mov.w	r3, #4294967295
 80011fe:	9300      	str	r3, [sp, #0]
 8001200:	2301      	movs	r3, #1
 8001202:	21ec      	movs	r1, #236	; 0xec
 8001204:	482e      	ldr	r0, [pc, #184]	; (80012c0 <BME280_getTemperature+0xd8>)
 8001206:	f006 fe2f 	bl	8007e68 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, &cmd[1], 3, HAL_MAX_DELAY);
 800120a:	f107 0308 	add.w	r3, r7, #8
 800120e:	1c5a      	adds	r2, r3, #1
 8001210:	f04f 33ff 	mov.w	r3, #4294967295
 8001214:	9300      	str	r3, [sp, #0]
 8001216:	2303      	movs	r3, #3
 8001218:	21ec      	movs	r1, #236	; 0xec
 800121a:	4829      	ldr	r0, [pc, #164]	; (80012c0 <BME280_getTemperature+0xd8>)
 800121c:	f006 ff22 	bl	8008064 <HAL_I2C_Master_Receive>

    temp_raw = (cmd[1] << 12) | (cmd[2] << 4) | (cmd[3] >> 4);
 8001220:	7a7b      	ldrb	r3, [r7, #9]
 8001222:	031a      	lsls	r2, r3, #12
 8001224:	7abb      	ldrb	r3, [r7, #10]
 8001226:	011b      	lsls	r3, r3, #4
 8001228:	4313      	orrs	r3, r2
 800122a:	7afa      	ldrb	r2, [r7, #11]
 800122c:	0912      	lsrs	r2, r2, #4
 800122e:	b2d2      	uxtb	r2, r2
 8001230:	4313      	orrs	r3, r2
 8001232:	617b      	str	r3, [r7, #20]

    int32_t temp;

    temp =
            (((((temp_raw >> 3) - (dig_T1 << 1))) * dig_T2) >> 11) +
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	08db      	lsrs	r3, r3, #3
 8001238:	4a22      	ldr	r2, [pc, #136]	; (80012c4 <BME280_getTemperature+0xdc>)
 800123a:	8812      	ldrh	r2, [r2, #0]
 800123c:	0052      	lsls	r2, r2, #1
 800123e:	1a9b      	subs	r3, r3, r2
 8001240:	4a21      	ldr	r2, [pc, #132]	; (80012c8 <BME280_getTemperature+0xe0>)
 8001242:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001246:	fb02 f303 	mul.w	r3, r2, r3
 800124a:	0ada      	lsrs	r2, r3, #11
            ((((((temp_raw >> 4) - dig_T1) * ((temp_raw >> 4) - dig_T1)) >> 12) * dig_T3) >> 14);
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	091b      	lsrs	r3, r3, #4
 8001250:	491c      	ldr	r1, [pc, #112]	; (80012c4 <BME280_getTemperature+0xdc>)
 8001252:	8809      	ldrh	r1, [r1, #0]
 8001254:	1a5b      	subs	r3, r3, r1
 8001256:	6979      	ldr	r1, [r7, #20]
 8001258:	0909      	lsrs	r1, r1, #4
 800125a:	481a      	ldr	r0, [pc, #104]	; (80012c4 <BME280_getTemperature+0xdc>)
 800125c:	8800      	ldrh	r0, [r0, #0]
 800125e:	1a09      	subs	r1, r1, r0
 8001260:	fb01 f303 	mul.w	r3, r1, r3
 8001264:	0b1b      	lsrs	r3, r3, #12
 8001266:	4919      	ldr	r1, [pc, #100]	; (80012cc <BME280_getTemperature+0xe4>)
 8001268:	f9b1 1000 	ldrsh.w	r1, [r1]
 800126c:	fb01 f303 	mul.w	r3, r1, r3
 8001270:	0b9b      	lsrs	r3, r3, #14
            (((((temp_raw >> 3) - (dig_T1 << 1))) * dig_T2) >> 11) +
 8001272:	4413      	add	r3, r2
    temp =
 8001274:	613b      	str	r3, [r7, #16]

    t_fine = temp;
 8001276:	4a16      	ldr	r2, [pc, #88]	; (80012d0 <BME280_getTemperature+0xe8>)
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	6013      	str	r3, [r2, #0]
    temp = (temp * 5 + 128) >> 8;
 800127c:	693a      	ldr	r2, [r7, #16]
 800127e:	4613      	mov	r3, r2
 8001280:	009b      	lsls	r3, r3, #2
 8001282:	4413      	add	r3, r2
 8001284:	3380      	adds	r3, #128	; 0x80
 8001286:	121b      	asrs	r3, r3, #8
 8001288:	613b      	str	r3, [r7, #16]
    tempf = (float) temp;
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	ee07 3a90 	vmov	s15, r3
 8001290:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001294:	edc7 7a03 	vstr	s15, [r7, #12]

    return round_nth((tempf / 100.0f), n);
 8001298:	edd7 7a03 	vldr	s15, [r7, #12]
 800129c:	eddf 6a0d 	vldr	s13, [pc, #52]	; 80012d4 <BME280_getTemperature+0xec>
 80012a0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80012a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a8:	4618      	mov	r0, r3
 80012aa:	eeb0 0a47 	vmov.f32	s0, s14
 80012ae:	f7ff ff6b 	bl	8001188 <round_nth>
 80012b2:	eef0 7a40 	vmov.f32	s15, s0
}
 80012b6:	eeb0 0a67 	vmov.f32	s0, s15
 80012ba:	3718      	adds	r7, #24
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	20000390 	.word	0x20000390
 80012c4:	2000026c 	.word	0x2000026c
 80012c8:	2000026e 	.word	0x2000026e
 80012cc:	20000270 	.word	0x20000270
 80012d0:	20000290 	.word	0x20000290
 80012d4:	42c80000 	.word	0x42c80000

080012d8 <BME280_getHumidity>:

float BME280_getHumidity(int8_t n) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	b088      	sub	sp, #32
 80012dc:	af02      	add	r7, sp, #8
 80012de:	4603      	mov	r3, r0
 80012e0:	71fb      	strb	r3, [r7, #7]
    uint32_t hum_raw;
    float humf;
    uint8_t cmd[4];

    cmd[0] = 0xFD; // hum_msb
 80012e2:	23fd      	movs	r3, #253	; 0xfd
 80012e4:	723b      	strb	r3, [r7, #8]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, HAL_MAX_DELAY);
 80012e6:	f107 0208 	add.w	r2, r7, #8
 80012ea:	f04f 33ff 	mov.w	r3, #4294967295
 80012ee:	9300      	str	r3, [sp, #0]
 80012f0:	2301      	movs	r3, #1
 80012f2:	21ec      	movs	r1, #236	; 0xec
 80012f4:	4840      	ldr	r0, [pc, #256]	; (80013f8 <BME280_getHumidity+0x120>)
 80012f6:	f006 fdb7 	bl	8007e68 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, &cmd[1], 2, HAL_MAX_DELAY);
 80012fa:	f107 0308 	add.w	r3, r7, #8
 80012fe:	1c5a      	adds	r2, r3, #1
 8001300:	f04f 33ff 	mov.w	r3, #4294967295
 8001304:	9300      	str	r3, [sp, #0]
 8001306:	2302      	movs	r3, #2
 8001308:	21ec      	movs	r1, #236	; 0xec
 800130a:	483b      	ldr	r0, [pc, #236]	; (80013f8 <BME280_getHumidity+0x120>)
 800130c:	f006 feaa 	bl	8008064 <HAL_I2C_Master_Receive>

    hum_raw = (cmd[1] << 8) | cmd[2];
 8001310:	7a7b      	ldrb	r3, [r7, #9]
 8001312:	021b      	lsls	r3, r3, #8
 8001314:	7aba      	ldrb	r2, [r7, #10]
 8001316:	4313      	orrs	r3, r2
 8001318:	617b      	str	r3, [r7, #20]

    int32_t v_x1;

    v_x1 = t_fine - 76800;
 800131a:	4b38      	ldr	r3, [pc, #224]	; (80013fc <BME280_getHumidity+0x124>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 8001322:	613b      	str	r3, [r7, #16]
    v_x1 = (((((hum_raw << 14) - (((int32_t) dig_H4) << 20) - (((int32_t) dig_H5) * v_x1)) +
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	039b      	lsls	r3, r3, #14
 8001328:	4a35      	ldr	r2, [pc, #212]	; (8001400 <BME280_getHumidity+0x128>)
 800132a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800132e:	0512      	lsls	r2, r2, #20
 8001330:	1a9b      	subs	r3, r3, r2
 8001332:	4a34      	ldr	r2, [pc, #208]	; (8001404 <BME280_getHumidity+0x12c>)
 8001334:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001338:	4611      	mov	r1, r2
 800133a:	693a      	ldr	r2, [r7, #16]
 800133c:	fb01 f202 	mul.w	r2, r1, r2
 8001340:	1a9b      	subs	r3, r3, r2
 8001342:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
              ((int32_t) 16384)) >> 15) * (((((((v_x1 * (int32_t) dig_H6) >> 10) *
 8001346:	0bdb      	lsrs	r3, r3, #15
 8001348:	4a2f      	ldr	r2, [pc, #188]	; (8001408 <BME280_getHumidity+0x130>)
 800134a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800134e:	4611      	mov	r1, r2
 8001350:	693a      	ldr	r2, [r7, #16]
 8001352:	fb01 f202 	mul.w	r2, r1, r2
 8001356:	1292      	asrs	r2, r2, #10
                                               (((v_x1 * ((int32_t) dig_H3)) >> 11) + 32768)) >> 10) + 2097152) *
 8001358:	492c      	ldr	r1, [pc, #176]	; (800140c <BME280_getHumidity+0x134>)
 800135a:	8809      	ldrh	r1, [r1, #0]
 800135c:	4608      	mov	r0, r1
 800135e:	6939      	ldr	r1, [r7, #16]
 8001360:	fb00 f101 	mul.w	r1, r0, r1
 8001364:	12c9      	asrs	r1, r1, #11
 8001366:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
              ((int32_t) 16384)) >> 15) * (((((((v_x1 * (int32_t) dig_H6) >> 10) *
 800136a:	fb01 f202 	mul.w	r2, r1, r2
                                               (((v_x1 * ((int32_t) dig_H3)) >> 11) + 32768)) >> 10) + 2097152) *
 800136e:	1292      	asrs	r2, r2, #10
 8001370:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
                                            (int32_t) dig_H2 + 8192) >> 14));
 8001374:	4926      	ldr	r1, [pc, #152]	; (8001410 <BME280_getHumidity+0x138>)
 8001376:	f9b1 1000 	ldrsh.w	r1, [r1]
                                               (((v_x1 * ((int32_t) dig_H3)) >> 11) + 32768)) >> 10) + 2097152) *
 800137a:	fb01 f202 	mul.w	r2, r1, r2
                                            (int32_t) dig_H2 + 8192) >> 14));
 800137e:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8001382:	1392      	asrs	r2, r2, #14
              ((int32_t) 16384)) >> 15) * (((((((v_x1 * (int32_t) dig_H6) >> 10) *
 8001384:	fb02 f303 	mul.w	r3, r2, r3
    v_x1 = (((((hum_raw << 14) - (((int32_t) dig_H4) << 20) - (((int32_t) dig_H5) * v_x1)) +
 8001388:	613b      	str	r3, [r7, #16]
    v_x1 = (v_x1 - (((((v_x1 >> 15) * (v_x1 >> 15)) >> 7) * (int32_t) dig_H1) >> 4));
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	13db      	asrs	r3, r3, #15
 800138e:	693a      	ldr	r2, [r7, #16]
 8001390:	13d2      	asrs	r2, r2, #15
 8001392:	fb02 f303 	mul.w	r3, r2, r3
 8001396:	11db      	asrs	r3, r3, #7
 8001398:	4a1e      	ldr	r2, [pc, #120]	; (8001414 <BME280_getHumidity+0x13c>)
 800139a:	8812      	ldrh	r2, [r2, #0]
 800139c:	fb02 f303 	mul.w	r3, r2, r3
 80013a0:	111b      	asrs	r3, r3, #4
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	1ad3      	subs	r3, r2, r3
 80013a6:	613b      	str	r3, [r7, #16]
    v_x1 = (v_x1 < 0 ? 0 : v_x1);
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80013ae:	613b      	str	r3, [r7, #16]
    v_x1 = (v_x1 > 419430400 ? 419430400 : v_x1);
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 80013b6:	bfa8      	it	ge
 80013b8:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 80013bc:	613b      	str	r3, [r7, #16]

    humf = (float) (v_x1 >> 12);
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	131b      	asrs	r3, r3, #12
 80013c2:	ee07 3a90 	vmov	s15, r3
 80013c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013ca:	edc7 7a03 	vstr	s15, [r7, #12]

    return round_nth((humf / 1024.0f), n);
 80013ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80013d2:	eddf 6a11 	vldr	s13, [pc, #68]	; 8001418 <BME280_getHumidity+0x140>
 80013d6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80013da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013de:	4618      	mov	r0, r3
 80013e0:	eeb0 0a47 	vmov.f32	s0, s14
 80013e4:	f7ff fed0 	bl	8001188 <round_nth>
 80013e8:	eef0 7a40 	vmov.f32	s15, s0
}
 80013ec:	eeb0 0a67 	vmov.f32	s0, s15
 80013f0:	3718      	adds	r7, #24
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20000390 	.word	0x20000390
 80013fc:	20000290 	.word	0x20000290
 8001400:	2000028a 	.word	0x2000028a
 8001404:	2000028c 	.word	0x2000028c
 8001408:	2000028e 	.word	0x2000028e
 800140c:	20000286 	.word	0x20000286
 8001410:	20000288 	.word	0x20000288
 8001414:	20000284 	.word	0x20000284
 8001418:	44800000 	.word	0x44800000

0800141c <BME280_getPressure>:

float BME280_getPressure(void) {
 800141c:	b580      	push	{r7, lr}
 800141e:	b088      	sub	sp, #32
 8001420:	af02      	add	r7, sp, #8
    uint32_t press_raw;
    float pressf;
    uint8_t cmd[4];

    cmd[0] = 0xF7; // press_msb
 8001422:	23f7      	movs	r3, #247	; 0xf7
 8001424:	703b      	strb	r3, [r7, #0]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, HAL_MAX_DELAY);
 8001426:	463a      	mov	r2, r7
 8001428:	f04f 33ff 	mov.w	r3, #4294967295
 800142c:	9300      	str	r3, [sp, #0]
 800142e:	2301      	movs	r3, #1
 8001430:	21ec      	movs	r1, #236	; 0xec
 8001432:	485d      	ldr	r0, [pc, #372]	; (80015a8 <BME280_getPressure+0x18c>)
 8001434:	f006 fd18 	bl	8007e68 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, &cmd[1], 3, HAL_MAX_DELAY);
 8001438:	463b      	mov	r3, r7
 800143a:	1c5a      	adds	r2, r3, #1
 800143c:	f04f 33ff 	mov.w	r3, #4294967295
 8001440:	9300      	str	r3, [sp, #0]
 8001442:	2303      	movs	r3, #3
 8001444:	21ec      	movs	r1, #236	; 0xec
 8001446:	4858      	ldr	r0, [pc, #352]	; (80015a8 <BME280_getPressure+0x18c>)
 8001448:	f006 fe0c 	bl	8008064 <HAL_I2C_Master_Receive>

    press_raw = (cmd[1] << 12) | (cmd[2] << 4) | (cmd[3] >> 4);
 800144c:	787b      	ldrb	r3, [r7, #1]
 800144e:	031a      	lsls	r2, r3, #12
 8001450:	78bb      	ldrb	r3, [r7, #2]
 8001452:	011b      	lsls	r3, r3, #4
 8001454:	4313      	orrs	r3, r2
 8001456:	78fa      	ldrb	r2, [r7, #3]
 8001458:	0912      	lsrs	r2, r2, #4
 800145a:	b2d2      	uxtb	r2, r2
 800145c:	4313      	orrs	r3, r2
 800145e:	613b      	str	r3, [r7, #16]

    int32_t var1, var2;
    uint32_t press;

    var1 = (t_fine >> 1) - 64000;
 8001460:	4b52      	ldr	r3, [pc, #328]	; (80015ac <BME280_getPressure+0x190>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	105b      	asrs	r3, r3, #1
 8001466:	f5a3 437a 	sub.w	r3, r3, #64000	; 0xfa00
 800146a:	60fb      	str	r3, [r7, #12]
    var2 = (((var1 >> 2) * (var1 >> 2)) >> 11) * dig_P6;
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	109b      	asrs	r3, r3, #2
 8001470:	68fa      	ldr	r2, [r7, #12]
 8001472:	1092      	asrs	r2, r2, #2
 8001474:	fb02 f303 	mul.w	r3, r2, r3
 8001478:	12db      	asrs	r3, r3, #11
 800147a:	4a4d      	ldr	r2, [pc, #308]	; (80015b0 <BME280_getPressure+0x194>)
 800147c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001480:	fb02 f303 	mul.w	r3, r2, r3
 8001484:	60bb      	str	r3, [r7, #8]
    var2 = var2 + ((var1 * dig_P5) << 1);
 8001486:	4b4b      	ldr	r3, [pc, #300]	; (80015b4 <BME280_getPressure+0x198>)
 8001488:	f9b3 3000 	ldrsh.w	r3, [r3]
 800148c:	461a      	mov	r2, r3
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	fb02 f303 	mul.w	r3, r2, r3
 8001494:	005b      	lsls	r3, r3, #1
 8001496:	68ba      	ldr	r2, [r7, #8]
 8001498:	4413      	add	r3, r2
 800149a:	60bb      	str	r3, [r7, #8]
    var2 = (var2 >> 2) + (dig_P4 << 16);
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	109a      	asrs	r2, r3, #2
 80014a0:	4b45      	ldr	r3, [pc, #276]	; (80015b8 <BME280_getPressure+0x19c>)
 80014a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014a6:	041b      	lsls	r3, r3, #16
 80014a8:	4413      	add	r3, r2
 80014aa:	60bb      	str	r3, [r7, #8]
    var1 = (((dig_P3 * (((var1 >> 2) * (var1 >> 2)) >> 13)) >> 3) + ((dig_P2 * var1) >> 1)) >> 18;
 80014ac:	4b43      	ldr	r3, [pc, #268]	; (80015bc <BME280_getPressure+0x1a0>)
 80014ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014b2:	4619      	mov	r1, r3
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	109b      	asrs	r3, r3, #2
 80014b8:	68fa      	ldr	r2, [r7, #12]
 80014ba:	1092      	asrs	r2, r2, #2
 80014bc:	fb02 f303 	mul.w	r3, r2, r3
 80014c0:	135b      	asrs	r3, r3, #13
 80014c2:	fb01 f303 	mul.w	r3, r1, r3
 80014c6:	10da      	asrs	r2, r3, #3
 80014c8:	4b3d      	ldr	r3, [pc, #244]	; (80015c0 <BME280_getPressure+0x1a4>)
 80014ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014ce:	4619      	mov	r1, r3
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	fb01 f303 	mul.w	r3, r1, r3
 80014d6:	105b      	asrs	r3, r3, #1
 80014d8:	4413      	add	r3, r2
 80014da:	149b      	asrs	r3, r3, #18
 80014dc:	60fb      	str	r3, [r7, #12]
    var1 = ((32768 + var1) * dig_P1) >> 15;
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80014e4:	4a37      	ldr	r2, [pc, #220]	; (80015c4 <BME280_getPressure+0x1a8>)
 80014e6:	8812      	ldrh	r2, [r2, #0]
 80014e8:	fb02 f303 	mul.w	r3, r2, r3
 80014ec:	13db      	asrs	r3, r3, #15
 80014ee:	60fb      	str	r3, [r7, #12]
    if (var1 == 0) {
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d102      	bne.n	80014fc <BME280_getPressure+0xe0>
        return 0;
 80014f6:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80015c8 <BME280_getPressure+0x1ac>
 80014fa:	e04e      	b.n	800159a <BME280_getPressure+0x17e>
    }
    press = (((1048576 - press_raw) - (var2 >> 12))) * 3125;
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	131b      	asrs	r3, r3, #12
 8001500:	461a      	mov	r2, r3
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	4413      	add	r3, r2
 8001506:	4a31      	ldr	r2, [pc, #196]	; (80015cc <BME280_getPressure+0x1b0>)
 8001508:	fb02 f303 	mul.w	r3, r2, r3
 800150c:	f103 4343 	add.w	r3, r3, #3271557120	; 0xc3000000
 8001510:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
 8001514:	617b      	str	r3, [r7, #20]
    if (press < 0x80000000) {
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	2b00      	cmp	r3, #0
 800151a:	db06      	blt.n	800152a <BME280_getPressure+0x10e>
        press = (press << 1) / var1;
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	005a      	lsls	r2, r3, #1
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	fbb2 f3f3 	udiv	r3, r2, r3
 8001526:	617b      	str	r3, [r7, #20]
 8001528:	e005      	b.n	8001536 <BME280_getPressure+0x11a>
    } else {
        press = (press / var1) * 2;
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	697a      	ldr	r2, [r7, #20]
 800152e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	617b      	str	r3, [r7, #20]
    }
    var1 = ((int32_t) dig_P9 * ((int32_t)(((press >> 3) * (press >> 3)) >> 13))) >> 12;
 8001536:	4b26      	ldr	r3, [pc, #152]	; (80015d0 <BME280_getPressure+0x1b4>)
 8001538:	f9b3 3000 	ldrsh.w	r3, [r3]
 800153c:	4619      	mov	r1, r3
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	08db      	lsrs	r3, r3, #3
 8001542:	697a      	ldr	r2, [r7, #20]
 8001544:	08d2      	lsrs	r2, r2, #3
 8001546:	fb02 f303 	mul.w	r3, r2, r3
 800154a:	0b5b      	lsrs	r3, r3, #13
 800154c:	fb01 f303 	mul.w	r3, r1, r3
 8001550:	131b      	asrs	r3, r3, #12
 8001552:	60fb      	str	r3, [r7, #12]
    var2 = (((int32_t)(press >> 2)) * (int32_t) dig_P8) >> 13;
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	089b      	lsrs	r3, r3, #2
 8001558:	461a      	mov	r2, r3
 800155a:	4b1e      	ldr	r3, [pc, #120]	; (80015d4 <BME280_getPressure+0x1b8>)
 800155c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001560:	fb02 f303 	mul.w	r3, r2, r3
 8001564:	135b      	asrs	r3, r3, #13
 8001566:	60bb      	str	r3, [r7, #8]
    press = (press + ((var1 + var2 + dig_P7) >> 4));
 8001568:	68fa      	ldr	r2, [r7, #12]
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	4413      	add	r3, r2
 800156e:	4a1a      	ldr	r2, [pc, #104]	; (80015d8 <BME280_getPressure+0x1bc>)
 8001570:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001574:	4413      	add	r3, r2
 8001576:	111b      	asrs	r3, r3, #4
 8001578:	461a      	mov	r2, r3
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	4413      	add	r3, r2
 800157e:	617b      	str	r3, [r7, #20]

    pressf = (float) press;
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	ee07 3a90 	vmov	s15, r3
 8001586:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800158a:	edc7 7a01 	vstr	s15, [r7, #4]
    return (pressf / 100.0f);
 800158e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001592:	eddf 6a12 	vldr	s13, [pc, #72]	; 80015dc <BME280_getPressure+0x1c0>
 8001596:	ee87 7aa6 	vdiv.f32	s14, s15, s13
}
 800159a:	eef0 7a47 	vmov.f32	s15, s14
 800159e:	eeb0 0a67 	vmov.f32	s0, s15
 80015a2:	3718      	adds	r7, #24
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	20000390 	.word	0x20000390
 80015ac:	20000290 	.word	0x20000290
 80015b0:	2000027c 	.word	0x2000027c
 80015b4:	2000027a 	.word	0x2000027a
 80015b8:	20000278 	.word	0x20000278
 80015bc:	20000276 	.word	0x20000276
 80015c0:	20000274 	.word	0x20000274
 80015c4:	20000272 	.word	0x20000272
 80015c8:	00000000 	.word	0x00000000
 80015cc:	fffff3cb 	.word	0xfffff3cb
 80015d0:	20000282 	.word	0x20000282
 80015d4:	20000280 	.word	0x20000280
 80015d8:	2000027e 	.word	0x2000027e
 80015dc:	42c80000 	.word	0x42c80000

080015e0 <BME280_Init>:

void BME280_Init(void) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b088      	sub	sp, #32
 80015e4:	af02      	add	r7, sp, #8
    uint8_t cmd[18];

    cmd[0] = 0xF2; // ctrl_hum
 80015e6:	23f2      	movs	r3, #242	; 0xf2
 80015e8:	713b      	strb	r3, [r7, #4]
    cmd[1] = 0x05; // Humidity oversampling x16
 80015ea:	2305      	movs	r3, #5
 80015ec:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 2, HAL_MAX_DELAY);
 80015ee:	1d3a      	adds	r2, r7, #4
 80015f0:	f04f 33ff 	mov.w	r3, #4294967295
 80015f4:	9300      	str	r3, [sp, #0]
 80015f6:	2302      	movs	r3, #2
 80015f8:	21ec      	movs	r1, #236	; 0xec
 80015fa:	4888      	ldr	r0, [pc, #544]	; (800181c <BME280_Init+0x23c>)
 80015fc:	f006 fc34 	bl	8007e68 <HAL_I2C_Master_Transmit>

    cmd[0] = 0xF4; // ctrl_meas
 8001600:	23f4      	movs	r3, #244	; 0xf4
 8001602:	713b      	strb	r3, [r7, #4]
    cmd[1] = 0xB7; // Temparature oversampling x16, Pressure oversampling x16, Normal mode
 8001604:	23b7      	movs	r3, #183	; 0xb7
 8001606:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 2, HAL_MAX_DELAY);
 8001608:	1d3a      	adds	r2, r7, #4
 800160a:	f04f 33ff 	mov.w	r3, #4294967295
 800160e:	9300      	str	r3, [sp, #0]
 8001610:	2302      	movs	r3, #2
 8001612:	21ec      	movs	r1, #236	; 0xec
 8001614:	4881      	ldr	r0, [pc, #516]	; (800181c <BME280_Init+0x23c>)
 8001616:	f006 fc27 	bl	8007e68 <HAL_I2C_Master_Transmit>

    cmd[0] = 0xF5; // config
 800161a:	23f5      	movs	r3, #245	; 0xf5
 800161c:	713b      	strb	r3, [r7, #4]
    cmd[1] = 0xa0; // Standby HAL_MAX_DELAYms, Filter off
 800161e:	23a0      	movs	r3, #160	; 0xa0
 8001620:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 2, HAL_MAX_DELAY);
 8001622:	1d3a      	adds	r2, r7, #4
 8001624:	f04f 33ff 	mov.w	r3, #4294967295
 8001628:	9300      	str	r3, [sp, #0]
 800162a:	2302      	movs	r3, #2
 800162c:	21ec      	movs	r1, #236	; 0xec
 800162e:	487b      	ldr	r0, [pc, #492]	; (800181c <BME280_Init+0x23c>)
 8001630:	f006 fc1a 	bl	8007e68 <HAL_I2C_Master_Transmit>

    cmd[0] = 0x88; // read dig_T regs
 8001634:	2388      	movs	r3, #136	; 0x88
 8001636:	713b      	strb	r3, [r7, #4]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, HAL_MAX_DELAY);
 8001638:	1d3a      	adds	r2, r7, #4
 800163a:	f04f 33ff 	mov.w	r3, #4294967295
 800163e:	9300      	str	r3, [sp, #0]
 8001640:	2301      	movs	r3, #1
 8001642:	21ec      	movs	r1, #236	; 0xec
 8001644:	4875      	ldr	r0, [pc, #468]	; (800181c <BME280_Init+0x23c>)
 8001646:	f006 fc0f 	bl	8007e68 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, cmd, 6, HAL_MAX_DELAY);
 800164a:	1d3a      	adds	r2, r7, #4
 800164c:	f04f 33ff 	mov.w	r3, #4294967295
 8001650:	9300      	str	r3, [sp, #0]
 8001652:	2306      	movs	r3, #6
 8001654:	21ec      	movs	r1, #236	; 0xec
 8001656:	4871      	ldr	r0, [pc, #452]	; (800181c <BME280_Init+0x23c>)
 8001658:	f006 fd04 	bl	8008064 <HAL_I2C_Master_Receive>

    dig_T1 = (cmd[1] << 8) | cmd[0];
 800165c:	797b      	ldrb	r3, [r7, #5]
 800165e:	021b      	lsls	r3, r3, #8
 8001660:	b21a      	sxth	r2, r3
 8001662:	793b      	ldrb	r3, [r7, #4]
 8001664:	b21b      	sxth	r3, r3
 8001666:	4313      	orrs	r3, r2
 8001668:	b21b      	sxth	r3, r3
 800166a:	b29a      	uxth	r2, r3
 800166c:	4b6c      	ldr	r3, [pc, #432]	; (8001820 <BME280_Init+0x240>)
 800166e:	801a      	strh	r2, [r3, #0]
    dig_T2 = (cmd[3] << 8) | cmd[2];
 8001670:	79fb      	ldrb	r3, [r7, #7]
 8001672:	021b      	lsls	r3, r3, #8
 8001674:	b21a      	sxth	r2, r3
 8001676:	79bb      	ldrb	r3, [r7, #6]
 8001678:	b21b      	sxth	r3, r3
 800167a:	4313      	orrs	r3, r2
 800167c:	b21a      	sxth	r2, r3
 800167e:	4b69      	ldr	r3, [pc, #420]	; (8001824 <BME280_Init+0x244>)
 8001680:	801a      	strh	r2, [r3, #0]
    dig_T3 = (cmd[5] << 8) | cmd[4];
 8001682:	7a7b      	ldrb	r3, [r7, #9]
 8001684:	021b      	lsls	r3, r3, #8
 8001686:	b21a      	sxth	r2, r3
 8001688:	7a3b      	ldrb	r3, [r7, #8]
 800168a:	b21b      	sxth	r3, r3
 800168c:	4313      	orrs	r3, r2
 800168e:	b21a      	sxth	r2, r3
 8001690:	4b65      	ldr	r3, [pc, #404]	; (8001828 <BME280_Init+0x248>)
 8001692:	801a      	strh	r2, [r3, #0]

    cmd[0] = 0x8E; // read dig_P regs
 8001694:	238e      	movs	r3, #142	; 0x8e
 8001696:	713b      	strb	r3, [r7, #4]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, HAL_MAX_DELAY);
 8001698:	1d3a      	adds	r2, r7, #4
 800169a:	f04f 33ff 	mov.w	r3, #4294967295
 800169e:	9300      	str	r3, [sp, #0]
 80016a0:	2301      	movs	r3, #1
 80016a2:	21ec      	movs	r1, #236	; 0xec
 80016a4:	485d      	ldr	r0, [pc, #372]	; (800181c <BME280_Init+0x23c>)
 80016a6:	f006 fbdf 	bl	8007e68 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, cmd, 18, HAL_MAX_DELAY);
 80016aa:	1d3a      	adds	r2, r7, #4
 80016ac:	f04f 33ff 	mov.w	r3, #4294967295
 80016b0:	9300      	str	r3, [sp, #0]
 80016b2:	2312      	movs	r3, #18
 80016b4:	21ec      	movs	r1, #236	; 0xec
 80016b6:	4859      	ldr	r0, [pc, #356]	; (800181c <BME280_Init+0x23c>)
 80016b8:	f006 fcd4 	bl	8008064 <HAL_I2C_Master_Receive>

    dig_P1 = (cmd[1] << 8) | cmd[0];
 80016bc:	797b      	ldrb	r3, [r7, #5]
 80016be:	021b      	lsls	r3, r3, #8
 80016c0:	b21a      	sxth	r2, r3
 80016c2:	793b      	ldrb	r3, [r7, #4]
 80016c4:	b21b      	sxth	r3, r3
 80016c6:	4313      	orrs	r3, r2
 80016c8:	b21b      	sxth	r3, r3
 80016ca:	b29a      	uxth	r2, r3
 80016cc:	4b57      	ldr	r3, [pc, #348]	; (800182c <BME280_Init+0x24c>)
 80016ce:	801a      	strh	r2, [r3, #0]
    dig_P2 = (cmd[3] << 8) | cmd[2];
 80016d0:	79fb      	ldrb	r3, [r7, #7]
 80016d2:	021b      	lsls	r3, r3, #8
 80016d4:	b21a      	sxth	r2, r3
 80016d6:	79bb      	ldrb	r3, [r7, #6]
 80016d8:	b21b      	sxth	r3, r3
 80016da:	4313      	orrs	r3, r2
 80016dc:	b21a      	sxth	r2, r3
 80016de:	4b54      	ldr	r3, [pc, #336]	; (8001830 <BME280_Init+0x250>)
 80016e0:	801a      	strh	r2, [r3, #0]
    dig_P3 = (cmd[5] << 8) | cmd[4];
 80016e2:	7a7b      	ldrb	r3, [r7, #9]
 80016e4:	021b      	lsls	r3, r3, #8
 80016e6:	b21a      	sxth	r2, r3
 80016e8:	7a3b      	ldrb	r3, [r7, #8]
 80016ea:	b21b      	sxth	r3, r3
 80016ec:	4313      	orrs	r3, r2
 80016ee:	b21a      	sxth	r2, r3
 80016f0:	4b50      	ldr	r3, [pc, #320]	; (8001834 <BME280_Init+0x254>)
 80016f2:	801a      	strh	r2, [r3, #0]
    dig_P4 = (cmd[7] << 8) | cmd[6];
 80016f4:	7afb      	ldrb	r3, [r7, #11]
 80016f6:	021b      	lsls	r3, r3, #8
 80016f8:	b21a      	sxth	r2, r3
 80016fa:	7abb      	ldrb	r3, [r7, #10]
 80016fc:	b21b      	sxth	r3, r3
 80016fe:	4313      	orrs	r3, r2
 8001700:	b21a      	sxth	r2, r3
 8001702:	4b4d      	ldr	r3, [pc, #308]	; (8001838 <BME280_Init+0x258>)
 8001704:	801a      	strh	r2, [r3, #0]
    dig_P5 = (cmd[9] << 8) | cmd[8];
 8001706:	7b7b      	ldrb	r3, [r7, #13]
 8001708:	021b      	lsls	r3, r3, #8
 800170a:	b21a      	sxth	r2, r3
 800170c:	7b3b      	ldrb	r3, [r7, #12]
 800170e:	b21b      	sxth	r3, r3
 8001710:	4313      	orrs	r3, r2
 8001712:	b21a      	sxth	r2, r3
 8001714:	4b49      	ldr	r3, [pc, #292]	; (800183c <BME280_Init+0x25c>)
 8001716:	801a      	strh	r2, [r3, #0]
    dig_P6 = (cmd[11] << 8) | cmd[10];
 8001718:	7bfb      	ldrb	r3, [r7, #15]
 800171a:	021b      	lsls	r3, r3, #8
 800171c:	b21a      	sxth	r2, r3
 800171e:	7bbb      	ldrb	r3, [r7, #14]
 8001720:	b21b      	sxth	r3, r3
 8001722:	4313      	orrs	r3, r2
 8001724:	b21a      	sxth	r2, r3
 8001726:	4b46      	ldr	r3, [pc, #280]	; (8001840 <BME280_Init+0x260>)
 8001728:	801a      	strh	r2, [r3, #0]
    dig_P7 = (cmd[13] << 8) | cmd[12];
 800172a:	7c7b      	ldrb	r3, [r7, #17]
 800172c:	021b      	lsls	r3, r3, #8
 800172e:	b21a      	sxth	r2, r3
 8001730:	7c3b      	ldrb	r3, [r7, #16]
 8001732:	b21b      	sxth	r3, r3
 8001734:	4313      	orrs	r3, r2
 8001736:	b21a      	sxth	r2, r3
 8001738:	4b42      	ldr	r3, [pc, #264]	; (8001844 <BME280_Init+0x264>)
 800173a:	801a      	strh	r2, [r3, #0]
    dig_P8 = (cmd[15] << 8) | cmd[14];
 800173c:	7cfb      	ldrb	r3, [r7, #19]
 800173e:	021b      	lsls	r3, r3, #8
 8001740:	b21a      	sxth	r2, r3
 8001742:	7cbb      	ldrb	r3, [r7, #18]
 8001744:	b21b      	sxth	r3, r3
 8001746:	4313      	orrs	r3, r2
 8001748:	b21a      	sxth	r2, r3
 800174a:	4b3f      	ldr	r3, [pc, #252]	; (8001848 <BME280_Init+0x268>)
 800174c:	801a      	strh	r2, [r3, #0]
    dig_P9 = (cmd[17] << 8) | cmd[16];
 800174e:	7d7b      	ldrb	r3, [r7, #21]
 8001750:	021b      	lsls	r3, r3, #8
 8001752:	b21a      	sxth	r2, r3
 8001754:	7d3b      	ldrb	r3, [r7, #20]
 8001756:	b21b      	sxth	r3, r3
 8001758:	4313      	orrs	r3, r2
 800175a:	b21a      	sxth	r2, r3
 800175c:	4b3b      	ldr	r3, [pc, #236]	; (800184c <BME280_Init+0x26c>)
 800175e:	801a      	strh	r2, [r3, #0]

    cmd[0] = 0xA1; // read dig_H regs
 8001760:	23a1      	movs	r3, #161	; 0xa1
 8001762:	713b      	strb	r3, [r7, #4]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, HAL_MAX_DELAY);
 8001764:	1d3a      	adds	r2, r7, #4
 8001766:	f04f 33ff 	mov.w	r3, #4294967295
 800176a:	9300      	str	r3, [sp, #0]
 800176c:	2301      	movs	r3, #1
 800176e:	21ec      	movs	r1, #236	; 0xec
 8001770:	482a      	ldr	r0, [pc, #168]	; (800181c <BME280_Init+0x23c>)
 8001772:	f006 fb79 	bl	8007e68 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, cmd, 1, HAL_MAX_DELAY);
 8001776:	1d3a      	adds	r2, r7, #4
 8001778:	f04f 33ff 	mov.w	r3, #4294967295
 800177c:	9300      	str	r3, [sp, #0]
 800177e:	2301      	movs	r3, #1
 8001780:	21ec      	movs	r1, #236	; 0xec
 8001782:	4826      	ldr	r0, [pc, #152]	; (800181c <BME280_Init+0x23c>)
 8001784:	f006 fc6e 	bl	8008064 <HAL_I2C_Master_Receive>

    cmd[1] = 0xE1; // read dig_H regs
 8001788:	23e1      	movs	r3, #225	; 0xe1
 800178a:	717b      	strb	r3, [r7, #5]

    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, &cmd[1], 1, HAL_MAX_DELAY);
 800178c:	1d3b      	adds	r3, r7, #4
 800178e:	1c5a      	adds	r2, r3, #1
 8001790:	f04f 33ff 	mov.w	r3, #4294967295
 8001794:	9300      	str	r3, [sp, #0]
 8001796:	2301      	movs	r3, #1
 8001798:	21ec      	movs	r1, #236	; 0xec
 800179a:	4820      	ldr	r0, [pc, #128]	; (800181c <BME280_Init+0x23c>)
 800179c:	f006 fb64 	bl	8007e68 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, &cmd[1], 7, HAL_MAX_DELAY);
 80017a0:	1d3b      	adds	r3, r7, #4
 80017a2:	1c5a      	adds	r2, r3, #1
 80017a4:	f04f 33ff 	mov.w	r3, #4294967295
 80017a8:	9300      	str	r3, [sp, #0]
 80017aa:	2307      	movs	r3, #7
 80017ac:	21ec      	movs	r1, #236	; 0xec
 80017ae:	481b      	ldr	r0, [pc, #108]	; (800181c <BME280_Init+0x23c>)
 80017b0:	f006 fc58 	bl	8008064 <HAL_I2C_Master_Receive>

    dig_H1 = cmd[0];
 80017b4:	793b      	ldrb	r3, [r7, #4]
 80017b6:	b29a      	uxth	r2, r3
 80017b8:	4b25      	ldr	r3, [pc, #148]	; (8001850 <BME280_Init+0x270>)
 80017ba:	801a      	strh	r2, [r3, #0]
    dig_H2 = (cmd[2] << 8) | cmd[1];
 80017bc:	79bb      	ldrb	r3, [r7, #6]
 80017be:	021b      	lsls	r3, r3, #8
 80017c0:	b21a      	sxth	r2, r3
 80017c2:	797b      	ldrb	r3, [r7, #5]
 80017c4:	b21b      	sxth	r3, r3
 80017c6:	4313      	orrs	r3, r2
 80017c8:	b21a      	sxth	r2, r3
 80017ca:	4b22      	ldr	r3, [pc, #136]	; (8001854 <BME280_Init+0x274>)
 80017cc:	801a      	strh	r2, [r3, #0]
    dig_H3 = cmd[3];
 80017ce:	79fb      	ldrb	r3, [r7, #7]
 80017d0:	b29a      	uxth	r2, r3
 80017d2:	4b21      	ldr	r3, [pc, #132]	; (8001858 <BME280_Init+0x278>)
 80017d4:	801a      	strh	r2, [r3, #0]
    dig_H4 = (cmd[4] << 4) | (cmd[5] & 0x0f);
 80017d6:	7a3b      	ldrb	r3, [r7, #8]
 80017d8:	011b      	lsls	r3, r3, #4
 80017da:	b21a      	sxth	r2, r3
 80017dc:	7a7b      	ldrb	r3, [r7, #9]
 80017de:	b21b      	sxth	r3, r3
 80017e0:	f003 030f 	and.w	r3, r3, #15
 80017e4:	b21b      	sxth	r3, r3
 80017e6:	4313      	orrs	r3, r2
 80017e8:	b21a      	sxth	r2, r3
 80017ea:	4b1c      	ldr	r3, [pc, #112]	; (800185c <BME280_Init+0x27c>)
 80017ec:	801a      	strh	r2, [r3, #0]
    dig_H5 = (cmd[6] << 4) | ((cmd[5] >> 4) & 0x0f);
 80017ee:	7abb      	ldrb	r3, [r7, #10]
 80017f0:	011b      	lsls	r3, r3, #4
 80017f2:	b21a      	sxth	r2, r3
 80017f4:	7a7b      	ldrb	r3, [r7, #9]
 80017f6:	091b      	lsrs	r3, r3, #4
 80017f8:	b2db      	uxtb	r3, r3
 80017fa:	b21b      	sxth	r3, r3
 80017fc:	f003 030f 	and.w	r3, r3, #15
 8001800:	b21b      	sxth	r3, r3
 8001802:	4313      	orrs	r3, r2
 8001804:	b21a      	sxth	r2, r3
 8001806:	4b16      	ldr	r3, [pc, #88]	; (8001860 <BME280_Init+0x280>)
 8001808:	801a      	strh	r2, [r3, #0]
    dig_H6 = cmd[7];
 800180a:	7afb      	ldrb	r3, [r7, #11]
 800180c:	b21a      	sxth	r2, r3
 800180e:	4b15      	ldr	r3, [pc, #84]	; (8001864 <BME280_Init+0x284>)
 8001810:	801a      	strh	r2, [r3, #0]
}
 8001812:	bf00      	nop
 8001814:	3718      	adds	r7, #24
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	20000390 	.word	0x20000390
 8001820:	2000026c 	.word	0x2000026c
 8001824:	2000026e 	.word	0x2000026e
 8001828:	20000270 	.word	0x20000270
 800182c:	20000272 	.word	0x20000272
 8001830:	20000274 	.word	0x20000274
 8001834:	20000276 	.word	0x20000276
 8001838:	20000278 	.word	0x20000278
 800183c:	2000027a 	.word	0x2000027a
 8001840:	2000027c 	.word	0x2000027c
 8001844:	2000027e 	.word	0x2000027e
 8001848:	20000280 	.word	0x20000280
 800184c:	20000282 	.word	0x20000282
 8001850:	20000284 	.word	0x20000284
 8001854:	20000288 	.word	0x20000288
 8001858:	20000286 	.word	0x20000286
 800185c:	2000028a 	.word	0x2000028a
 8001860:	2000028c 	.word	0x2000028c
 8001864:	2000028e 	.word	0x2000028e

08001868 <decToBcd>:

extern I2C_HandleTypeDef DS3231_I2C;

uint8_t rtcBuffer[19], rtcBufferSet[17];

uint8_t decToBcd(uint8_t val) {
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	4603      	mov	r3, r0
 8001870:	71fb      	strb	r3, [r7, #7]
    return ((val / 10 * 16) + (val % 10));
 8001872:	79fb      	ldrb	r3, [r7, #7]
 8001874:	4a0c      	ldr	r2, [pc, #48]	; (80018a8 <decToBcd+0x40>)
 8001876:	fba2 2303 	umull	r2, r3, r2, r3
 800187a:	08db      	lsrs	r3, r3, #3
 800187c:	b2db      	uxtb	r3, r3
 800187e:	011b      	lsls	r3, r3, #4
 8001880:	b2d8      	uxtb	r0, r3
 8001882:	79fa      	ldrb	r2, [r7, #7]
 8001884:	4b08      	ldr	r3, [pc, #32]	; (80018a8 <decToBcd+0x40>)
 8001886:	fba3 1302 	umull	r1, r3, r3, r2
 800188a:	08d9      	lsrs	r1, r3, #3
 800188c:	460b      	mov	r3, r1
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	440b      	add	r3, r1
 8001892:	005b      	lsls	r3, r3, #1
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	b2db      	uxtb	r3, r3
 8001898:	4403      	add	r3, r0
 800189a:	b2db      	uxtb	r3, r3
}
 800189c:	4618      	mov	r0, r3
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	cccccccd 	.word	0xcccccccd

080018ac <bcdToDec>:

uint8_t bcdToDec(uint8_t val) {
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	4603      	mov	r3, r0
 80018b4:	71fb      	strb	r3, [r7, #7]
    return ((val / 16 * 10) + (val % 16));
 80018b6:	79fb      	ldrb	r3, [r7, #7]
 80018b8:	091b      	lsrs	r3, r3, #4
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	461a      	mov	r2, r3
 80018be:	0092      	lsls	r2, r2, #2
 80018c0:	4413      	add	r3, r2
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	b2da      	uxtb	r2, r3
 80018c6:	79fb      	ldrb	r3, [r7, #7]
 80018c8:	f003 030f 	and.w	r3, r3, #15
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	4413      	add	r3, r2
 80018d0:	b2db      	uxtb	r3, r3
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
	...

080018e0 <DS3231_Update>:

void DS3231_Update(void) {
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b084      	sub	sp, #16
 80018e4:	af02      	add	r7, sp, #8
    uint8_t cmd = 0;
 80018e6:	2300      	movs	r3, #0
 80018e8:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, &cmd, 1, HAL_MAX_DELAY);
 80018ea:	1dba      	adds	r2, r7, #6
 80018ec:	f04f 33ff 	mov.w	r3, #4294967295
 80018f0:	9300      	str	r3, [sp, #0]
 80018f2:	2301      	movs	r3, #1
 80018f4:	21d0      	movs	r1, #208	; 0xd0
 80018f6:	4810      	ldr	r0, [pc, #64]	; (8001938 <DS3231_Update+0x58>)
 80018f8:	f006 fab6 	bl	8007e68 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&DS3231_I2C, DS3231_ADDRESS, rtcBuffer, 19, HAL_MAX_DELAY);
 80018fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001900:	9300      	str	r3, [sp, #0]
 8001902:	2313      	movs	r3, #19
 8001904:	4a0d      	ldr	r2, [pc, #52]	; (800193c <DS3231_Update+0x5c>)
 8001906:	21d0      	movs	r1, #208	; 0xd0
 8001908:	480b      	ldr	r0, [pc, #44]	; (8001938 <DS3231_Update+0x58>)
 800190a:	f006 fbab 	bl	8008064 <HAL_I2C_Master_Receive>
    for (uint8_t i = 0; i < 16; i++) rtcBufferSet[i+1] = rtcBuffer[i];
 800190e:	2300      	movs	r3, #0
 8001910:	71fb      	strb	r3, [r7, #7]
 8001912:	e009      	b.n	8001928 <DS3231_Update+0x48>
 8001914:	79fa      	ldrb	r2, [r7, #7]
 8001916:	79fb      	ldrb	r3, [r7, #7]
 8001918:	3301      	adds	r3, #1
 800191a:	4908      	ldr	r1, [pc, #32]	; (800193c <DS3231_Update+0x5c>)
 800191c:	5c89      	ldrb	r1, [r1, r2]
 800191e:	4a08      	ldr	r2, [pc, #32]	; (8001940 <DS3231_Update+0x60>)
 8001920:	54d1      	strb	r1, [r2, r3]
 8001922:	79fb      	ldrb	r3, [r7, #7]
 8001924:	3301      	adds	r3, #1
 8001926:	71fb      	strb	r3, [r7, #7]
 8001928:	79fb      	ldrb	r3, [r7, #7]
 800192a:	2b0f      	cmp	r3, #15
 800192c:	d9f2      	bls.n	8001914 <DS3231_Update+0x34>
}
 800192e:	bf00      	nop
 8001930:	bf00      	nop
 8001932:	3708      	adds	r7, #8
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	20000390 	.word	0x20000390
 800193c:	20000294 	.word	0x20000294
 8001940:	200002a8 	.word	0x200002a8

08001944 <DS3231_getSec>:

uint8_t DS3231_getSec(void) {
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
    return bcdToDec(rtcBuffer[0]);
 8001948:	4b03      	ldr	r3, [pc, #12]	; (8001958 <DS3231_getSec+0x14>)
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	4618      	mov	r0, r3
 800194e:	f7ff ffad 	bl	80018ac <bcdToDec>
 8001952:	4603      	mov	r3, r0
}
 8001954:	4618      	mov	r0, r3
 8001956:	bd80      	pop	{r7, pc}
 8001958:	20000294 	.word	0x20000294

0800195c <DS3231_getMin>:

uint8_t DS3231_getMin(void) {
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
    return bcdToDec(rtcBuffer[1]);
 8001960:	4b03      	ldr	r3, [pc, #12]	; (8001970 <DS3231_getMin+0x14>)
 8001962:	785b      	ldrb	r3, [r3, #1]
 8001964:	4618      	mov	r0, r3
 8001966:	f7ff ffa1 	bl	80018ac <bcdToDec>
 800196a:	4603      	mov	r3, r0
}
 800196c:	4618      	mov	r0, r3
 800196e:	bd80      	pop	{r7, pc}
 8001970:	20000294 	.word	0x20000294

08001974 <DS3231_getHrs>:

uint8_t DS3231_getHrs(void) {
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
    return bcdToDec(rtcBuffer[2]);
 8001978:	4b03      	ldr	r3, [pc, #12]	; (8001988 <DS3231_getHrs+0x14>)
 800197a:	789b      	ldrb	r3, [r3, #2]
 800197c:	4618      	mov	r0, r3
 800197e:	f7ff ff95 	bl	80018ac <bcdToDec>
 8001982:	4603      	mov	r3, r0
}
 8001984:	4618      	mov	r0, r3
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20000294 	.word	0x20000294

0800198c <DS3231_getWeekDay>:

uint8_t DS3231_getWeekDay(void) {
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
    return bcdToDec(rtcBuffer[3]);
 8001990:	4b03      	ldr	r3, [pc, #12]	; (80019a0 <DS3231_getWeekDay+0x14>)
 8001992:	78db      	ldrb	r3, [r3, #3]
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff ff89 	bl	80018ac <bcdToDec>
 800199a:	4603      	mov	r3, r0
}
 800199c:	4618      	mov	r0, r3
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	20000294 	.word	0x20000294

080019a4 <DS3231_getDate>:

uint8_t DS3231_getDate(void) {
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
    return bcdToDec(rtcBuffer[4]);
 80019a8:	4b03      	ldr	r3, [pc, #12]	; (80019b8 <DS3231_getDate+0x14>)
 80019aa:	791b      	ldrb	r3, [r3, #4]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff ff7d 	bl	80018ac <bcdToDec>
 80019b2:	4603      	mov	r3, r0
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	20000294 	.word	0x20000294

080019bc <DS3231_getMonth>:

uint8_t DS3231_getMonth(void) {
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
    return bcdToDec(rtcBuffer[5]);
 80019c0:	4b03      	ldr	r3, [pc, #12]	; (80019d0 <DS3231_getMonth+0x14>)
 80019c2:	795b      	ldrb	r3, [r3, #5]
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7ff ff71 	bl	80018ac <bcdToDec>
 80019ca:	4603      	mov	r3, r0
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	20000294 	.word	0x20000294

080019d4 <DS3231_getYear>:

uint8_t DS3231_getYear(void) {
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
    return bcdToDec(rtcBuffer[6]);
 80019d8:	4b03      	ldr	r3, [pc, #12]	; (80019e8 <DS3231_getYear+0x14>)
 80019da:	799b      	ldrb	r3, [r3, #6]
 80019dc:	4618      	mov	r0, r3
 80019de:	f7ff ff65 	bl	80018ac <bcdToDec>
 80019e2:	4603      	mov	r3, r0
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	20000294 	.word	0x20000294

080019ec <DS3231_setSec>:
    t *= 0.25;
    t += tempMSB;
    return t;
}

void DS3231_setSec(uint8_t value) {
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af02      	add	r7, sp, #8
 80019f2:	4603      	mov	r3, r0
 80019f4:	71fb      	strb	r3, [r7, #7]
    rtcBufferSet[1] = decToBcd(value);
 80019f6:	79fb      	ldrb	r3, [r7, #7]
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7ff ff35 	bl	8001868 <decToBcd>
 80019fe:	4603      	mov	r3, r0
 8001a00:	461a      	mov	r2, r3
 8001a02:	4b07      	ldr	r3, [pc, #28]	; (8001a20 <DS3231_setSec+0x34>)
 8001a04:	705a      	strb	r2, [r3, #1]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, HAL_MAX_DELAY);
 8001a06:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0a:	9300      	str	r3, [sp, #0]
 8001a0c:	2311      	movs	r3, #17
 8001a0e:	4a04      	ldr	r2, [pc, #16]	; (8001a20 <DS3231_setSec+0x34>)
 8001a10:	21d0      	movs	r1, #208	; 0xd0
 8001a12:	4804      	ldr	r0, [pc, #16]	; (8001a24 <DS3231_setSec+0x38>)
 8001a14:	f006 fa28 	bl	8007e68 <HAL_I2C_Master_Transmit>
}
 8001a18:	bf00      	nop
 8001a1a:	3708      	adds	r7, #8
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	200002a8 	.word	0x200002a8
 8001a24:	20000390 	.word	0x20000390

08001a28 <DS3231_setMin>:

void DS3231_setMin(uint8_t value) {
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af02      	add	r7, sp, #8
 8001a2e:	4603      	mov	r3, r0
 8001a30:	71fb      	strb	r3, [r7, #7]
    rtcBufferSet[2] = decToBcd(value);
 8001a32:	79fb      	ldrb	r3, [r7, #7]
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7ff ff17 	bl	8001868 <decToBcd>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	4b07      	ldr	r3, [pc, #28]	; (8001a5c <DS3231_setMin+0x34>)
 8001a40:	709a      	strb	r2, [r3, #2]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, HAL_MAX_DELAY);
 8001a42:	f04f 33ff 	mov.w	r3, #4294967295
 8001a46:	9300      	str	r3, [sp, #0]
 8001a48:	2311      	movs	r3, #17
 8001a4a:	4a04      	ldr	r2, [pc, #16]	; (8001a5c <DS3231_setMin+0x34>)
 8001a4c:	21d0      	movs	r1, #208	; 0xd0
 8001a4e:	4804      	ldr	r0, [pc, #16]	; (8001a60 <DS3231_setMin+0x38>)
 8001a50:	f006 fa0a 	bl	8007e68 <HAL_I2C_Master_Transmit>
}
 8001a54:	bf00      	nop
 8001a56:	3708      	adds	r7, #8
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	200002a8 	.word	0x200002a8
 8001a60:	20000390 	.word	0x20000390

08001a64 <DS3231_setHrs>:

void DS3231_setHrs(uint8_t value) {
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b084      	sub	sp, #16
 8001a68:	af02      	add	r7, sp, #8
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	71fb      	strb	r3, [r7, #7]
    rtcBufferSet[3] = decToBcd(value);
 8001a6e:	79fb      	ldrb	r3, [r7, #7]
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7ff fef9 	bl	8001868 <decToBcd>
 8001a76:	4603      	mov	r3, r0
 8001a78:	461a      	mov	r2, r3
 8001a7a:	4b07      	ldr	r3, [pc, #28]	; (8001a98 <DS3231_setHrs+0x34>)
 8001a7c:	70da      	strb	r2, [r3, #3]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, HAL_MAX_DELAY);
 8001a7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a82:	9300      	str	r3, [sp, #0]
 8001a84:	2311      	movs	r3, #17
 8001a86:	4a04      	ldr	r2, [pc, #16]	; (8001a98 <DS3231_setHrs+0x34>)
 8001a88:	21d0      	movs	r1, #208	; 0xd0
 8001a8a:	4804      	ldr	r0, [pc, #16]	; (8001a9c <DS3231_setHrs+0x38>)
 8001a8c:	f006 f9ec 	bl	8007e68 <HAL_I2C_Master_Transmit>
}
 8001a90:	bf00      	nop
 8001a92:	3708      	adds	r7, #8
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	200002a8 	.word	0x200002a8
 8001a9c:	20000390 	.word	0x20000390

08001aa0 <DS3231_setWeekDay>:

void DS3231_setWeekDay(uint8_t value) {
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af02      	add	r7, sp, #8
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	71fb      	strb	r3, [r7, #7]
    rtcBufferSet[4] = decToBcd(value);
 8001aaa:	79fb      	ldrb	r3, [r7, #7]
 8001aac:	4618      	mov	r0, r3
 8001aae:	f7ff fedb 	bl	8001868 <decToBcd>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	4b07      	ldr	r3, [pc, #28]	; (8001ad4 <DS3231_setWeekDay+0x34>)
 8001ab8:	711a      	strb	r2, [r3, #4]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, HAL_MAX_DELAY);
 8001aba:	f04f 33ff 	mov.w	r3, #4294967295
 8001abe:	9300      	str	r3, [sp, #0]
 8001ac0:	2311      	movs	r3, #17
 8001ac2:	4a04      	ldr	r2, [pc, #16]	; (8001ad4 <DS3231_setWeekDay+0x34>)
 8001ac4:	21d0      	movs	r1, #208	; 0xd0
 8001ac6:	4804      	ldr	r0, [pc, #16]	; (8001ad8 <DS3231_setWeekDay+0x38>)
 8001ac8:	f006 f9ce 	bl	8007e68 <HAL_I2C_Master_Transmit>
}
 8001acc:	bf00      	nop
 8001ace:	3708      	adds	r7, #8
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	200002a8 	.word	0x200002a8
 8001ad8:	20000390 	.word	0x20000390

08001adc <DS3231_setDate>:

void DS3231_setDate(uint8_t value) {
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af02      	add	r7, sp, #8
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	71fb      	strb	r3, [r7, #7]
    rtcBufferSet[5] = decToBcd(value);
 8001ae6:	79fb      	ldrb	r3, [r7, #7]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff febd 	bl	8001868 <decToBcd>
 8001aee:	4603      	mov	r3, r0
 8001af0:	461a      	mov	r2, r3
 8001af2:	4b07      	ldr	r3, [pc, #28]	; (8001b10 <DS3231_setDate+0x34>)
 8001af4:	715a      	strb	r2, [r3, #5]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, HAL_MAX_DELAY);
 8001af6:	f04f 33ff 	mov.w	r3, #4294967295
 8001afa:	9300      	str	r3, [sp, #0]
 8001afc:	2311      	movs	r3, #17
 8001afe:	4a04      	ldr	r2, [pc, #16]	; (8001b10 <DS3231_setDate+0x34>)
 8001b00:	21d0      	movs	r1, #208	; 0xd0
 8001b02:	4804      	ldr	r0, [pc, #16]	; (8001b14 <DS3231_setDate+0x38>)
 8001b04:	f006 f9b0 	bl	8007e68 <HAL_I2C_Master_Transmit>
}
 8001b08:	bf00      	nop
 8001b0a:	3708      	adds	r7, #8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	200002a8 	.word	0x200002a8
 8001b14:	20000390 	.word	0x20000390

08001b18 <DS3231_setMonth>:

void DS3231_setMonth(uint8_t value) {
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af02      	add	r7, sp, #8
 8001b1e:	4603      	mov	r3, r0
 8001b20:	71fb      	strb	r3, [r7, #7]
    rtcBufferSet[6] = decToBcd(value);
 8001b22:	79fb      	ldrb	r3, [r7, #7]
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7ff fe9f 	bl	8001868 <decToBcd>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	461a      	mov	r2, r3
 8001b2e:	4b07      	ldr	r3, [pc, #28]	; (8001b4c <DS3231_setMonth+0x34>)
 8001b30:	719a      	strb	r2, [r3, #6]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, HAL_MAX_DELAY);
 8001b32:	f04f 33ff 	mov.w	r3, #4294967295
 8001b36:	9300      	str	r3, [sp, #0]
 8001b38:	2311      	movs	r3, #17
 8001b3a:	4a04      	ldr	r2, [pc, #16]	; (8001b4c <DS3231_setMonth+0x34>)
 8001b3c:	21d0      	movs	r1, #208	; 0xd0
 8001b3e:	4804      	ldr	r0, [pc, #16]	; (8001b50 <DS3231_setMonth+0x38>)
 8001b40:	f006 f992 	bl	8007e68 <HAL_I2C_Master_Transmit>
}
 8001b44:	bf00      	nop
 8001b46:	3708      	adds	r7, #8
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	200002a8 	.word	0x200002a8
 8001b50:	20000390 	.word	0x20000390

08001b54 <DS3231_setYear>:

void DS3231_setYear(uint8_t value) {
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af02      	add	r7, sp, #8
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	71fb      	strb	r3, [r7, #7]
    rtcBufferSet[7] = decToBcd(value);
 8001b5e:	79fb      	ldrb	r3, [r7, #7]
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7ff fe81 	bl	8001868 <decToBcd>
 8001b66:	4603      	mov	r3, r0
 8001b68:	461a      	mov	r2, r3
 8001b6a:	4b07      	ldr	r3, [pc, #28]	; (8001b88 <DS3231_setYear+0x34>)
 8001b6c:	71da      	strb	r2, [r3, #7]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, HAL_MAX_DELAY);
 8001b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b72:	9300      	str	r3, [sp, #0]
 8001b74:	2311      	movs	r3, #17
 8001b76:	4a04      	ldr	r2, [pc, #16]	; (8001b88 <DS3231_setYear+0x34>)
 8001b78:	21d0      	movs	r1, #208	; 0xd0
 8001b7a:	4804      	ldr	r0, [pc, #16]	; (8001b8c <DS3231_setYear+0x38>)
 8001b7c:	f006 f974 	bl	8007e68 <HAL_I2C_Master_Transmit>
}
 8001b80:	bf00      	nop
 8001b82:	3708      	adds	r7, #8
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	200002a8 	.word	0x200002a8
 8001b8c:	20000390 	.word	0x20000390

08001b90 <I2C_Scan_Bus>:

#if (INIT_DEBUG == 1)
extern UART_HandleTypeDef &DEBUG_UART_I2C;
#endif

void I2C_Scan_Bus(I2C_HandleTypeDef *hi2c) {
 8001b90:	b5b0      	push	{r4, r5, r7, lr}
 8001b92:	b09a      	sub	sp, #104	; 0x68
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
    char info[] = "SCANNING I2C BUS... \r\n";
 8001b98:	4b2c      	ldr	r3, [pc, #176]	; (8001c4c <I2C_Scan_Bus+0xbc>)
 8001b9a:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8001b9e:	461d      	mov	r5, r3
 8001ba0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ba2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ba4:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001ba8:	6020      	str	r0, [r4, #0]
 8001baa:	3404      	adds	r4, #4
 8001bac:	8021      	strh	r1, [r4, #0]
 8001bae:	3402      	adds	r4, #2
 8001bb0:	0c0b      	lsrs	r3, r1, #16
 8001bb2:	7023      	strb	r3, [r4, #0]
    HAL_UART_Transmit(&DEBUG_UART_I2C, (uint8_t*)info, strlen(info), 1000);
 8001bb4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7fe fb09 	bl	80001d0 <strlen>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	b29a      	uxth	r2, r3
 8001bc2:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8001bc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bca:	4821      	ldr	r0, [pc, #132]	; (8001c50 <I2C_Scan_Bus+0xc0>)
 8001bcc:	f009 ffc3 	bl	800bb56 <HAL_UART_Transmit>

    for(uint16_t i = 0; i < 128; i++) {
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8001bd6:	e02f      	b.n	8001c38 <I2C_Scan_Bus+0xa8>
        if(HAL_I2C_IsDeviceReady(hi2c, i << 1, 1, 100) == HAL_OK)
 8001bd8:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001bdc:	005b      	lsls	r3, r3, #1
 8001bde:	b299      	uxth	r1, r3
 8001be0:	2364      	movs	r3, #100	; 0x64
 8001be2:	2201      	movs	r2, #1
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f006 ff83 	bl	8008af0 <HAL_I2C_IsDeviceReady>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d11e      	bne.n	8001c2e <I2C_Scan_Bus+0x9e>
        {
        	char msg[64] = {0,};
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	60fb      	str	r3, [r7, #12]
 8001bf4:	f107 0310 	add.w	r3, r7, #16
 8001bf8:	223c      	movs	r2, #60	; 0x3c
 8001bfa:	2100      	movs	r1, #0
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f00b f8ed 	bl	800cddc <memset>
            snprintf(msg, 64, "I2C DEVICE: 0x%02X \r\n", i);
 8001c02:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001c06:	f107 000c 	add.w	r0, r7, #12
 8001c0a:	4a12      	ldr	r2, [pc, #72]	; (8001c54 <I2C_Scan_Bus+0xc4>)
 8001c0c:	2140      	movs	r1, #64	; 0x40
 8001c0e:	f00b ff6d 	bl	800daec <sniprintf>
            HAL_UART_Transmit(&DEBUG_UART_I2C, (uint8_t*)msg, strlen(msg), 1000);
 8001c12:	f107 030c 	add.w	r3, r7, #12
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7fe fada 	bl	80001d0 <strlen>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	b29a      	uxth	r2, r3
 8001c20:	f107 010c 	add.w	r1, r7, #12
 8001c24:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c28:	4809      	ldr	r0, [pc, #36]	; (8001c50 <I2C_Scan_Bus+0xc0>)
 8001c2a:	f009 ff94 	bl	800bb56 <HAL_UART_Transmit>
    for(uint16_t i = 0; i < 128; i++) {
 8001c2e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001c32:	3301      	adds	r3, #1
 8001c34:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8001c38:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001c3c:	2b7f      	cmp	r3, #127	; 0x7f
 8001c3e:	d9cb      	bls.n	8001bd8 <I2C_Scan_Bus+0x48>
        }
    }
}
 8001c40:	bf00      	nop
 8001c42:	bf00      	nop
 8001c44:	3768      	adds	r7, #104	; 0x68
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bdb0      	pop	{r4, r5, r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	08013518 	.word	0x08013518
 8001c50:	200005a8 	.word	0x200005a8
 8001c54:	08013500 	.word	0x08013500

08001c58 <wait_for_gpio_state_timeout>:
	}

	while(1){};
}

static uint8_t wait_for_gpio_state_timeout(GPIO_TypeDef *port, uint16_t pin, GPIO_PinState state, uint32_t timeout) {
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b086      	sub	sp, #24
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	60f8      	str	r0, [r7, #12]
 8001c60:	607b      	str	r3, [r7, #4]
 8001c62:	460b      	mov	r3, r1
 8001c64:	817b      	strh	r3, [r7, #10]
 8001c66:	4613      	mov	r3, r2
 8001c68:	727b      	strb	r3, [r7, #9]
    uint32_t Tickstart = HAL_GetTick();
 8001c6a:	f004 fd09 	bl	8006680 <HAL_GetTick>
 8001c6e:	6138      	str	r0, [r7, #16]
    uint8_t ret = 1;
 8001c70:	2301      	movs	r3, #1
 8001c72:	75fb      	strb	r3, [r7, #23]

    for(;(state != HAL_GPIO_ReadPin(port, pin)) && (1 == ret);) {
 8001c74:	e011      	b.n	8001c9a <wait_for_gpio_state_timeout+0x42>
        if(timeout != HAL_MAX_DELAY) {
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c7c:	d00c      	beq.n	8001c98 <wait_for_gpio_state_timeout+0x40>
            if((timeout == 0U) || ((HAL_GetTick() - Tickstart) > timeout)) ret = 0;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d007      	beq.n	8001c94 <wait_for_gpio_state_timeout+0x3c>
 8001c84:	f004 fcfc 	bl	8006680 <HAL_GetTick>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d201      	bcs.n	8001c98 <wait_for_gpio_state_timeout+0x40>
 8001c94:	2300      	movs	r3, #0
 8001c96:	75fb      	strb	r3, [r7, #23]
        }
        asm("nop");
 8001c98:	bf00      	nop
    for(;(state != HAL_GPIO_ReadPin(port, pin)) && (1 == ret);) {
 8001c9a:	897b      	ldrh	r3, [r7, #10]
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	68f8      	ldr	r0, [r7, #12]
 8001ca0:	f005 ff3c 	bl	8007b1c <HAL_GPIO_ReadPin>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	7a7b      	ldrb	r3, [r7, #9]
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d002      	beq.n	8001cb4 <wait_for_gpio_state_timeout+0x5c>
 8001cae:	7dfb      	ldrb	r3, [r7, #23]
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d0e0      	beq.n	8001c76 <wait_for_gpio_state_timeout+0x1e>
    }
    return ret;
 8001cb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3718      	adds	r7, #24
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
	...

08001cc0 <I2C_Init>:

void I2C_Init(I2C_HandleTypeDef *hi2c) {
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b088      	sub	sp, #32
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]

    GPIO_InitTypeDef GPIO_InitStructure = {0};
 8001cc8:	f107 030c 	add.w	r3, r7, #12
 8001ccc:	2200      	movs	r2, #0
 8001cce:	601a      	str	r2, [r3, #0]
 8001cd0:	605a      	str	r2, [r3, #4]
 8001cd2:	609a      	str	r2, [r3, #8]
 8001cd4:	60da      	str	r2, [r3, #12]
 8001cd6:	611a      	str	r2, [r3, #16]

    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_PE);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f022 0201 	bic.w	r2, r2, #1
 8001ce6:	601a      	str	r2, [r3, #0]

    HAL_I2C_DeInit(hi2c);
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f006 f88d 	bl	8007e08 <HAL_I2C_DeInit>

    GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_OD;
 8001cee:	2311      	movs	r3, #17
 8001cf0:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull = GPIO_NOPULL;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	617b      	str	r3, [r7, #20]

    GPIO_InitStructure.Pin = SCL_PIN;
 8001cf6:	2340      	movs	r3, #64	; 0x40
 8001cf8:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(SCL_PORT, &GPIO_InitStructure);
 8001cfa:	f107 030c 	add.w	r3, r7, #12
 8001cfe:	4619      	mov	r1, r3
 8001d00:	4843      	ldr	r0, [pc, #268]	; (8001e10 <I2C_Init+0x150>)
 8001d02:	f005 fc73 	bl	80075ec <HAL_GPIO_Init>

    GPIO_InitStructure.Pin = SDA_PIN;
 8001d06:	2380      	movs	r3, #128	; 0x80
 8001d08:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(SDA_PORT, &GPIO_InitStructure);
 8001d0a:	f107 030c 	add.w	r3, r7, #12
 8001d0e:	4619      	mov	r1, r3
 8001d10:	483f      	ldr	r0, [pc, #252]	; (8001e10 <I2C_Init+0x150>)
 8001d12:	f005 fc6b 	bl	80075ec <HAL_GPIO_Init>

    HAL_GPIO_WritePin(SDA_PORT, SDA_PIN, GPIO_PIN_SET);
 8001d16:	2201      	movs	r2, #1
 8001d18:	2180      	movs	r1, #128	; 0x80
 8001d1a:	483d      	ldr	r0, [pc, #244]	; (8001e10 <I2C_Init+0x150>)
 8001d1c:	f005 ff16 	bl	8007b4c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SCL_PORT, SCL_PIN, GPIO_PIN_SET);
 8001d20:	2201      	movs	r2, #1
 8001d22:	2140      	movs	r1, #64	; 0x40
 8001d24:	483a      	ldr	r0, [pc, #232]	; (8001e10 <I2C_Init+0x150>)
 8001d26:	f005 ff11 	bl	8007b4c <HAL_GPIO_WritePin>

    wait_for_gpio_state_timeout(SCL_PORT, SCL_PIN, GPIO_PIN_SET, 1000);
 8001d2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d2e:	2201      	movs	r2, #1
 8001d30:	2140      	movs	r1, #64	; 0x40
 8001d32:	4837      	ldr	r0, [pc, #220]	; (8001e10 <I2C_Init+0x150>)
 8001d34:	f7ff ff90 	bl	8001c58 <wait_for_gpio_state_timeout>
    wait_for_gpio_state_timeout(SDA_PORT, SDA_PIN, GPIO_PIN_SET, 1000);
 8001d38:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	2180      	movs	r1, #128	; 0x80
 8001d40:	4833      	ldr	r0, [pc, #204]	; (8001e10 <I2C_Init+0x150>)
 8001d42:	f7ff ff89 	bl	8001c58 <wait_for_gpio_state_timeout>

    HAL_GPIO_WritePin(SDA_PORT, SDA_PIN, GPIO_PIN_RESET);
 8001d46:	2200      	movs	r2, #0
 8001d48:	2180      	movs	r1, #128	; 0x80
 8001d4a:	4831      	ldr	r0, [pc, #196]	; (8001e10 <I2C_Init+0x150>)
 8001d4c:	f005 fefe 	bl	8007b4c <HAL_GPIO_WritePin>

    wait_for_gpio_state_timeout(SDA_PORT, SDA_PIN, GPIO_PIN_RESET, 1000);
 8001d50:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d54:	2200      	movs	r2, #0
 8001d56:	2180      	movs	r1, #128	; 0x80
 8001d58:	482d      	ldr	r0, [pc, #180]	; (8001e10 <I2C_Init+0x150>)
 8001d5a:	f7ff ff7d 	bl	8001c58 <wait_for_gpio_state_timeout>

    HAL_GPIO_WritePin(SCL_PORT, SCL_PIN, GPIO_PIN_RESET);
 8001d5e:	2200      	movs	r2, #0
 8001d60:	2140      	movs	r1, #64	; 0x40
 8001d62:	482b      	ldr	r0, [pc, #172]	; (8001e10 <I2C_Init+0x150>)
 8001d64:	f005 fef2 	bl	8007b4c <HAL_GPIO_WritePin>

    wait_for_gpio_state_timeout(SCL_PORT, SCL_PIN, GPIO_PIN_RESET, 1000);
 8001d68:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	2140      	movs	r1, #64	; 0x40
 8001d70:	4827      	ldr	r0, [pc, #156]	; (8001e10 <I2C_Init+0x150>)
 8001d72:	f7ff ff71 	bl	8001c58 <wait_for_gpio_state_timeout>

    HAL_GPIO_WritePin(SCL_PORT, SCL_PIN, GPIO_PIN_SET);
 8001d76:	2201      	movs	r2, #1
 8001d78:	2140      	movs	r1, #64	; 0x40
 8001d7a:	4825      	ldr	r0, [pc, #148]	; (8001e10 <I2C_Init+0x150>)
 8001d7c:	f005 fee6 	bl	8007b4c <HAL_GPIO_WritePin>

    wait_for_gpio_state_timeout(SCL_PORT, SCL_PIN, GPIO_PIN_SET, 1000);
 8001d80:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d84:	2201      	movs	r2, #1
 8001d86:	2140      	movs	r1, #64	; 0x40
 8001d88:	4821      	ldr	r0, [pc, #132]	; (8001e10 <I2C_Init+0x150>)
 8001d8a:	f7ff ff65 	bl	8001c58 <wait_for_gpio_state_timeout>

    HAL_GPIO_WritePin(SDA_PORT, SDA_PIN, GPIO_PIN_SET);
 8001d8e:	2201      	movs	r2, #1
 8001d90:	2180      	movs	r1, #128	; 0x80
 8001d92:	481f      	ldr	r0, [pc, #124]	; (8001e10 <I2C_Init+0x150>)
 8001d94:	f005 feda 	bl	8007b4c <HAL_GPIO_WritePin>

    wait_for_gpio_state_timeout(SDA_PORT, SDA_PIN, GPIO_PIN_SET, 1000);
 8001d98:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	2180      	movs	r1, #128	; 0x80
 8001da0:	481b      	ldr	r0, [pc, #108]	; (8001e10 <I2C_Init+0x150>)
 8001da2:	f7ff ff59 	bl	8001c58 <wait_for_gpio_state_timeout>

    GPIO_InitStructure.Mode = GPIO_MODE_AF_OD;
 8001da6:	2312      	movs	r3, #18
 8001da8:	613b      	str	r3, [r7, #16]

    GPIO_InitStructure.Pin = SCL_PIN;
 8001daa:	2340      	movs	r3, #64	; 0x40
 8001dac:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(SCL_PORT, &GPIO_InitStructure);
 8001dae:	f107 030c 	add.w	r3, r7, #12
 8001db2:	4619      	mov	r1, r3
 8001db4:	4816      	ldr	r0, [pc, #88]	; (8001e10 <I2C_Init+0x150>)
 8001db6:	f005 fc19 	bl	80075ec <HAL_GPIO_Init>

    GPIO_InitStructure.Pin = SDA_PIN;
 8001dba:	2380      	movs	r3, #128	; 0x80
 8001dbc:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(SDA_PORT, &GPIO_InitStructure);
 8001dbe:	f107 030c 	add.w	r3, r7, #12
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4812      	ldr	r0, [pc, #72]	; (8001e10 <I2C_Init+0x150>)
 8001dc6:	f005 fc11 	bl	80075ec <HAL_GPIO_Init>

    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001dd8:	601a      	str	r2, [r3, #0]
    asm("nop");
 8001dda:	bf00      	nop

    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001dea:	601a      	str	r2, [r3, #0]
    asm("nop");
 8001dec:	bf00      	nop

    SET_BIT(hi2c->Instance->CR1, I2C_CR1_PE);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f042 0201 	orr.w	r2, r2, #1
 8001dfc:	601a      	str	r2, [r3, #0]
    asm("nop");
 8001dfe:	bf00      	nop

    HAL_I2C_Init(hi2c);
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f005 febd 	bl	8007b80 <HAL_I2C_Init>
}
 8001e06:	bf00      	nop
 8001e08:	3720      	adds	r7, #32
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40020400 	.word	0x40020400

08001e14 <map>:
#define WAIT_REMOTE_SENSOR_SEC 100
/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
double map(uint16_t x, uint16_t in_min, uint16_t in_max, uint16_t out_min, uint16_t out_max) {
 8001e14:	b590      	push	{r4, r7, lr}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	4604      	mov	r4, r0
 8001e1c:	4608      	mov	r0, r1
 8001e1e:	4611      	mov	r1, r2
 8001e20:	461a      	mov	r2, r3
 8001e22:	4623      	mov	r3, r4
 8001e24:	80fb      	strh	r3, [r7, #6]
 8001e26:	4603      	mov	r3, r0
 8001e28:	80bb      	strh	r3, [r7, #4]
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	807b      	strh	r3, [r7, #2]
 8001e2e:	4613      	mov	r3, r2
 8001e30:	803b      	strh	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001e32:	88fa      	ldrh	r2, [r7, #6]
 8001e34:	88bb      	ldrh	r3, [r7, #4]
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	8b39      	ldrh	r1, [r7, #24]
 8001e3a:	883a      	ldrh	r2, [r7, #0]
 8001e3c:	1a8a      	subs	r2, r1, r2
 8001e3e:	fb03 f202 	mul.w	r2, r3, r2
 8001e42:	8879      	ldrh	r1, [r7, #2]
 8001e44:	88bb      	ldrh	r3, [r7, #4]
 8001e46:	1acb      	subs	r3, r1, r3
 8001e48:	fb92 f2f3 	sdiv	r2, r2, r3
 8001e4c:	883b      	ldrh	r3, [r7, #0]
 8001e4e:	4413      	add	r3, r2
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7fe fb67 	bl	8000524 <__aeabi_i2d>
 8001e56:	4602      	mov	r2, r0
 8001e58:	460b      	mov	r3, r1
 8001e5a:	ec43 2b17 	vmov	d7, r2, r3
}
 8001e5e:	eeb0 0a47 	vmov.f32	s0, s14
 8001e62:	eef0 0a67 	vmov.f32	s1, s15
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd90      	pop	{r4, r7, pc}

08001e6c <byteL>:

uint8_t byteL(uint16_t val) {
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	4603      	mov	r3, r0
 8001e74:	80fb      	strh	r3, [r7, #6]
	return (val & 0xFF);
 8001e76:	88fb      	ldrh	r3, [r7, #6]
 8001e78:	b2db      	uxtb	r3, r3
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr

08001e86 <byteH>:

uint8_t byteH(uint16_t val) {
 8001e86:	b480      	push	{r7}
 8001e88:	b083      	sub	sp, #12
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	80fb      	strh	r3, [r7, #6]
	return ((val >> 8) & 0xFF);
 8001e90:	88fb      	ldrh	r3, [r7, #6]
 8001e92:	0a1b      	lsrs	r3, r3, #8
 8001e94:	b29b      	uxth	r3, r3
 8001e96:	b2db      	uxtb	r3, r3
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	370c      	adds	r7, #12
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr

08001ea4 <byteS>:

uint16_t byteS(uint8_t byteL, uint8_t byteH) {
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	4603      	mov	r3, r0
 8001eac:	460a      	mov	r2, r1
 8001eae:	71fb      	strb	r3, [r7, #7]
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	71bb      	strb	r3, [r7, #6]
	return (byteH << 8) | byteL;
 8001eb4:	79bb      	ldrb	r3, [r7, #6]
 8001eb6:	021b      	lsls	r3, r3, #8
 8001eb8:	b21a      	sxth	r2, r3
 8001eba:	79fb      	ldrb	r3, [r7, #7]
 8001ebc:	b21b      	sxth	r3, r3
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	b21b      	sxth	r3, r3
 8001ec2:	b29b      	uxth	r3, r3
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr

08001ed0 <get_sineval>:

uint32_t sine_val[100];

#define PI 3.1415926

void get_sineval () {
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
	for (int i = 0; i<100; i++) sine_val[i] = ((sin(i*2*PI/100) + 1)* (4096/2));
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	607b      	str	r3, [r7, #4]
 8001eda:	e03a      	b.n	8001f52 <get_sineval+0x82>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	005b      	lsls	r3, r3, #1
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7fe fb1f 	bl	8000524 <__aeabi_i2d>
 8001ee6:	a324      	add	r3, pc, #144	; (adr r3, 8001f78 <get_sineval+0xa8>)
 8001ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eec:	f7fe fb84 	bl	80005f8 <__aeabi_dmul>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	460b      	mov	r3, r1
 8001ef4:	4610      	mov	r0, r2
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	f04f 0200 	mov.w	r2, #0
 8001efc:	4b1a      	ldr	r3, [pc, #104]	; (8001f68 <get_sineval+0x98>)
 8001efe:	f7fe fca5 	bl	800084c <__aeabi_ddiv>
 8001f02:	4602      	mov	r2, r0
 8001f04:	460b      	mov	r3, r1
 8001f06:	ec43 2b17 	vmov	d7, r2, r3
 8001f0a:	eeb0 0a47 	vmov.f32	s0, s14
 8001f0e:	eef0 0a67 	vmov.f32	s1, s15
 8001f12:	f00f fc8d 	bl	8011830 <sin>
 8001f16:	ec51 0b10 	vmov	r0, r1, d0
 8001f1a:	f04f 0200 	mov.w	r2, #0
 8001f1e:	4b13      	ldr	r3, [pc, #76]	; (8001f6c <get_sineval+0x9c>)
 8001f20:	f7fe f9b4 	bl	800028c <__adddf3>
 8001f24:	4602      	mov	r2, r0
 8001f26:	460b      	mov	r3, r1
 8001f28:	4610      	mov	r0, r2
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	f04f 0200 	mov.w	r2, #0
 8001f30:	4b0f      	ldr	r3, [pc, #60]	; (8001f70 <get_sineval+0xa0>)
 8001f32:	f7fe fb61 	bl	80005f8 <__aeabi_dmul>
 8001f36:	4602      	mov	r2, r0
 8001f38:	460b      	mov	r3, r1
 8001f3a:	4610      	mov	r0, r2
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	f7fe fe33 	bl	8000ba8 <__aeabi_d2uiz>
 8001f42:	4602      	mov	r2, r0
 8001f44:	490b      	ldr	r1, [pc, #44]	; (8001f74 <get_sineval+0xa4>)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	3301      	adds	r3, #1
 8001f50:	607b      	str	r3, [r7, #4]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2b63      	cmp	r3, #99	; 0x63
 8001f56:	ddc1      	ble.n	8001edc <get_sineval+0xc>
}
 8001f58:	bf00      	nop
 8001f5a:	bf00      	nop
 8001f5c:	3708      	adds	r7, #8
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	f3af 8000 	nop.w
 8001f68:	40590000 	.word	0x40590000
 8001f6c:	3ff00000 	.word	0x3ff00000
 8001f70:	40a00000 	.word	0x40a00000
 8001f74:	20001270 	.word	0x20001270
 8001f78:	4d12d84a 	.word	0x4d12d84a
 8001f7c:	400921fb 	.word	0x400921fb

08001f80 <HAL_UART_RxCpltCallback>:

uint8_t rx_buffer[UART_RX_BUFFER_SIZE];
uint8_t rx_index = 0;
uint8_t rx_data;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a0b      	ldr	r2, [pc, #44]	; (8001fbc <HAL_UART_RxCpltCallback+0x3c>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d10f      	bne.n	8001fb2 <HAL_UART_RxCpltCallback+0x32>
		rx_buffer[rx_index++] = rx_data;
 8001f92:	4b0b      	ldr	r3, [pc, #44]	; (8001fc0 <HAL_UART_RxCpltCallback+0x40>)
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	1c5a      	adds	r2, r3, #1
 8001f98:	b2d1      	uxtb	r1, r2
 8001f9a:	4a09      	ldr	r2, [pc, #36]	; (8001fc0 <HAL_UART_RxCpltCallback+0x40>)
 8001f9c:	7011      	strb	r1, [r2, #0]
 8001f9e:	461a      	mov	r2, r3
 8001fa0:	4b08      	ldr	r3, [pc, #32]	; (8001fc4 <HAL_UART_RxCpltCallback+0x44>)
 8001fa2:	7819      	ldrb	r1, [r3, #0]
 8001fa4:	4b08      	ldr	r3, [pc, #32]	; (8001fc8 <HAL_UART_RxCpltCallback+0x48>)
 8001fa6:	5499      	strb	r1, [r3, r2]
		HAL_UART_Receive_IT(&huart1, &rx_data, 1);
 8001fa8:	2201      	movs	r2, #1
 8001faa:	4906      	ldr	r1, [pc, #24]	; (8001fc4 <HAL_UART_RxCpltCallback+0x44>)
 8001fac:	4807      	ldr	r0, [pc, #28]	; (8001fcc <HAL_UART_RxCpltCallback+0x4c>)
 8001fae:	f009 fe64 	bl	800bc7a <HAL_UART_Receive_IT>
		//		HAL_UART_Receive_DMA(&huart1, &rx_data, 1);
	}
}
 8001fb2:	bf00      	nop
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	40011000 	.word	0x40011000
 8001fc0:	20001410 	.word	0x20001410
 8001fc4:	20001411 	.word	0x20001411
 8001fc8:	20001400 	.word	0x20001400
 8001fcc:	200005a8 	.word	0x200005a8

08001fd0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fd4:	b0b9      	sub	sp, #228	; 0xe4
 8001fd6:	af06      	add	r7, sp, #24
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001fd8:	f004 faec 	bl	80065b4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001fdc:	f002 fa16 	bl	800440c <SystemClock_Config>
	//	__HAL_RCC_I2C1_RELEASE_RESET();
	//	HAL_Delay(100);
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001fe0:	f002 fcb6 	bl	8004950 <MX_GPIO_Init>
	MX_DMA_Init();
 8001fe4:	f002 fc8c 	bl	8004900 <MX_DMA_Init>
	MX_FSMC_Init();
 8001fe8:	f002 fd8c 	bl	8004b04 <MX_FSMC_Init>
	MX_USART1_UART_Init();
 8001fec:	f002 fc5e 	bl	80048ac <MX_USART1_UART_Init>
	MX_SPI3_Init();
 8001ff0:	f002 fbbe 	bl	8004770 <MX_SPI3_Init>
	MX_SPI2_Init();
 8001ff4:	f002 fb86 	bl	8004704 <MX_SPI2_Init>
	MX_DAC_Init();
 8001ff8:	f002 fa76 	bl	80044e8 <MX_DAC_Init>
	MX_SPI1_Init();
 8001ffc:	f002 fb4c 	bl	8004698 <MX_SPI1_Init>
	MX_I2C1_Init();
 8002000:	f002 faa8 	bl	8004554 <MX_I2C1_Init>
	MX_IWDG_Init();
 8002004:	f002 fad4 	bl	80045b0 <MX_IWDG_Init>
	MX_DMA_Init();
 8002008:	f002 fc7a 	bl	8004900 <MX_DMA_Init>
	MX_RTC_Init();
 800200c:	f002 faea 	bl	80045e4 <MX_RTC_Init>
	MX_TIM6_Init();
 8002010:	f002 fbe4 	bl	80047dc <MX_TIM6_Init>
	MX_TIM7_Init();
 8002014:	f002 fc16 	bl	8004844 <MX_TIM7_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim6);
 8002018:	48bf      	ldr	r0, [pc, #764]	; (8002318 <main+0x348>)
 800201a:	f009 fa7d 	bl	800b518 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim7);
 800201e:	48bf      	ldr	r0, [pc, #764]	; (800231c <main+0x34c>)
 8002020:	f009 fa7a 	bl	800b518 <HAL_TIM_Base_Start>
	get_sineval();
 8002024:	f7ff ff54 	bl	8001ed0 <get_sineval>
	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, sine_val, 100, DAC_ALIGN_12B_R);
 8002028:	2300      	movs	r3, #0
 800202a:	9300      	str	r3, [sp, #0]
 800202c:	2364      	movs	r3, #100	; 0x64
 800202e:	4abc      	ldr	r2, [pc, #752]	; (8002320 <main+0x350>)
 8002030:	2100      	movs	r1, #0
 8002032:	48bc      	ldr	r0, [pc, #752]	; (8002324 <main+0x354>)
 8002034:	f004 fca4 	bl	8006980 <HAL_DAC_Start_DMA>
	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_2, sine_val, 100, DAC_ALIGN_12B_R);
 8002038:	2300      	movs	r3, #0
 800203a:	9300      	str	r3, [sp, #0]
 800203c:	2364      	movs	r3, #100	; 0x64
 800203e:	4ab8      	ldr	r2, [pc, #736]	; (8002320 <main+0x350>)
 8002040:	2110      	movs	r1, #16
 8002042:	48b8      	ldr	r0, [pc, #736]	; (8002324 <main+0x354>)
 8002044:	f004 fc9c 	bl	8006980 <HAL_DAC_Start_DMA>
	HAL_Delay(500);
 8002048:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800204c:	f004 fb24 	bl	8006698 <HAL_Delay>
	HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
 8002050:	2100      	movs	r1, #0
 8002052:	48b4      	ldr	r0, [pc, #720]	; (8002324 <main+0x354>)
 8002054:	f004 fc77 	bl	8006946 <HAL_DAC_Stop>
	HAL_DAC_Stop(&hdac, DAC_CHANNEL_2);
 8002058:	2110      	movs	r1, #16
 800205a:	48b2      	ldr	r0, [pc, #712]	; (8002324 <main+0x354>)
 800205c:	f004 fc73 	bl	8006946 <HAL_DAC_Stop>

	HAL_RTC_Init(&hrtc);
 8002060:	48b1      	ldr	r0, [pc, #708]	; (8002328 <main+0x358>)
 8002062:	f008 f8eb 	bl	800a23c <HAL_RTC_Init>
	uint8_t uart_tx_new[] = "\r\n";
 8002066:	4ab1      	ldr	r2, [pc, #708]	; (800232c <main+0x35c>)
 8002068:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800206c:	6812      	ldr	r2, [r2, #0]
 800206e:	4611      	mov	r1, r2
 8002070:	8019      	strh	r1, [r3, #0]
 8002072:	3302      	adds	r3, #2
 8002074:	0c12      	lsrs	r2, r2, #16
 8002076:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, uart_tx_new, sizeof(uart_tx_new), 100);
 8002078:	f107 0198 	add.w	r1, r7, #152	; 0x98
 800207c:	2364      	movs	r3, #100	; 0x64
 800207e:	2203      	movs	r2, #3
 8002080:	48ab      	ldr	r0, [pc, #684]	; (8002330 <main+0x360>)
 8002082:	f009 fd68 	bl	800bb56 <HAL_UART_Transmit>
	I2C_Init(&hi2c1);
 8002086:	48ab      	ldr	r0, [pc, #684]	; (8002334 <main+0x364>)
 8002088:	f7ff fe1a 	bl	8001cc0 <I2C_Init>
	I2C_Scan_Bus(&hi2c1);
 800208c:	48a9      	ldr	r0, [pc, #676]	; (8002334 <main+0x364>)
 800208e:	f7ff fd7f 	bl	8001b90 <I2C_Scan_Bus>
	HAL_UART_Transmit(&huart1, uart_tx_new, sizeof(uart_tx_new), 100);
 8002092:	f107 0198 	add.w	r1, r7, #152	; 0x98
 8002096:	2364      	movs	r3, #100	; 0x64
 8002098:	2203      	movs	r2, #3
 800209a:	48a5      	ldr	r0, [pc, #660]	; (8002330 <main+0x360>)
 800209c:	f009 fd5b 	bl	800bb56 <HAL_UART_Transmit>
	W25Q_Init();
 80020a0:	f003 ff20 	bl	8005ee4 <W25Q_Init>
	HAL_UART_Transmit(&huart1, uart_tx_new, sizeof(uart_tx_new), 100);
 80020a4:	f107 0198 	add.w	r1, r7, #152	; 0x98
 80020a8:	2364      	movs	r3, #100	; 0x64
 80020aa:	2203      	movs	r2, #3
 80020ac:	48a0      	ldr	r0, [pc, #640]	; (8002330 <main+0x360>)
 80020ae:	f009 fd52 	bl	800bb56 <HAL_UART_Transmit>
	BME280_Init();
 80020b2:	f7ff fa95 	bl	80015e0 <BME280_Init>
	LCD_Init();
 80020b6:	f003 f9a8 	bl	800540a <LCD_Init>
	XPT2046_Init();
 80020ba:	f004 f95b 	bl	8006374 <XPT2046_Init>

	DS3231_Update(); rtcSec = DS3231_getSec(); rtcMin = DS3231_getMin(); rtcHrs = DS3231_getHrs();
 80020be:	f7ff fc0f 	bl	80018e0 <DS3231_Update>
 80020c2:	f7ff fc3f 	bl	8001944 <DS3231_getSec>
 80020c6:	4603      	mov	r3, r0
 80020c8:	461a      	mov	r2, r3
 80020ca:	4b9b      	ldr	r3, [pc, #620]	; (8002338 <main+0x368>)
 80020cc:	701a      	strb	r2, [r3, #0]
 80020ce:	f7ff fc45 	bl	800195c <DS3231_getMin>
 80020d2:	4603      	mov	r3, r0
 80020d4:	461a      	mov	r2, r3
 80020d6:	4b99      	ldr	r3, [pc, #612]	; (800233c <main+0x36c>)
 80020d8:	701a      	strb	r2, [r3, #0]
 80020da:	f7ff fc4b 	bl	8001974 <DS3231_getHrs>
 80020de:	4603      	mov	r3, r0
 80020e0:	461a      	mov	r2, r3
 80020e2:	4b97      	ldr	r3, [pc, #604]	; (8002340 <main+0x370>)
 80020e4:	701a      	strb	r2, [r3, #0]
	rtcDate = DS3231_getDate(); rtcMonth = DS3231_getMonth(); rtcYear = DS3231_getYear(); rtcWeekD = DS3231_getWeekDay();
 80020e6:	f7ff fc5d 	bl	80019a4 <DS3231_getDate>
 80020ea:	4603      	mov	r3, r0
 80020ec:	461a      	mov	r2, r3
 80020ee:	4b95      	ldr	r3, [pc, #596]	; (8002344 <main+0x374>)
 80020f0:	701a      	strb	r2, [r3, #0]
 80020f2:	f7ff fc63 	bl	80019bc <DS3231_getMonth>
 80020f6:	4603      	mov	r3, r0
 80020f8:	461a      	mov	r2, r3
 80020fa:	4b93      	ldr	r3, [pc, #588]	; (8002348 <main+0x378>)
 80020fc:	701a      	strb	r2, [r3, #0]
 80020fe:	f7ff fc69 	bl	80019d4 <DS3231_getYear>
 8002102:	4603      	mov	r3, r0
 8002104:	461a      	mov	r2, r3
 8002106:	4b91      	ldr	r3, [pc, #580]	; (800234c <main+0x37c>)
 8002108:	701a      	strb	r2, [r3, #0]
 800210a:	f7ff fc3f 	bl	800198c <DS3231_getWeekDay>
 800210e:	4603      	mov	r3, r0
 8002110:	461a      	mov	r2, r3
 8002112:	4b8f      	ldr	r3, [pc, #572]	; (8002350 <main+0x380>)
 8002114:	701a      	strb	r2, [r3, #0]

	HAL_RTC_GetTime(&hrtc, &clockTime, RTC_FORMAT_BIN);
 8002116:	2200      	movs	r2, #0
 8002118:	498e      	ldr	r1, [pc, #568]	; (8002354 <main+0x384>)
 800211a:	4883      	ldr	r0, [pc, #524]	; (8002328 <main+0x358>)
 800211c:	f008 f9dc 	bl	800a4d8 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &clockDate, RTC_FORMAT_BIN);
 8002120:	2200      	movs	r2, #0
 8002122:	498d      	ldr	r1, [pc, #564]	; (8002358 <main+0x388>)
 8002124:	4880      	ldr	r0, [pc, #512]	; (8002328 <main+0x358>)
 8002126:	f008 fadc 	bl	800a6e2 <HAL_RTC_GetDate>

	if (!clockDate.Year) {
 800212a:	4b8b      	ldr	r3, [pc, #556]	; (8002358 <main+0x388>)
 800212c:	78db      	ldrb	r3, [r3, #3]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d127      	bne.n	8002182 <main+0x1b2>
		clockTime.Hours = rtcHrs;
 8002132:	4b83      	ldr	r3, [pc, #524]	; (8002340 <main+0x370>)
 8002134:	781a      	ldrb	r2, [r3, #0]
 8002136:	4b87      	ldr	r3, [pc, #540]	; (8002354 <main+0x384>)
 8002138:	701a      	strb	r2, [r3, #0]
		clockTime.Minutes = rtcMin;
 800213a:	4b80      	ldr	r3, [pc, #512]	; (800233c <main+0x36c>)
 800213c:	781a      	ldrb	r2, [r3, #0]
 800213e:	4b85      	ldr	r3, [pc, #532]	; (8002354 <main+0x384>)
 8002140:	705a      	strb	r2, [r3, #1]
		clockTime.Seconds = rtcSec +1;
 8002142:	4b7d      	ldr	r3, [pc, #500]	; (8002338 <main+0x368>)
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	3301      	adds	r3, #1
 8002148:	b2da      	uxtb	r2, r3
 800214a:	4b82      	ldr	r3, [pc, #520]	; (8002354 <main+0x384>)
 800214c:	709a      	strb	r2, [r3, #2]
		HAL_RTC_SetTime(&hrtc, &clockTime, RTC_FORMAT_BIN);
 800214e:	2200      	movs	r2, #0
 8002150:	4980      	ldr	r1, [pc, #512]	; (8002354 <main+0x384>)
 8002152:	4875      	ldr	r0, [pc, #468]	; (8002328 <main+0x358>)
 8002154:	f008 f903 	bl	800a35e <HAL_RTC_SetTime>
		clockDate.Date = rtcDate;
 8002158:	4b7a      	ldr	r3, [pc, #488]	; (8002344 <main+0x374>)
 800215a:	781a      	ldrb	r2, [r3, #0]
 800215c:	4b7e      	ldr	r3, [pc, #504]	; (8002358 <main+0x388>)
 800215e:	709a      	strb	r2, [r3, #2]
		clockDate.Month = rtcMonth;
 8002160:	4b79      	ldr	r3, [pc, #484]	; (8002348 <main+0x378>)
 8002162:	781a      	ldrb	r2, [r3, #0]
 8002164:	4b7c      	ldr	r3, [pc, #496]	; (8002358 <main+0x388>)
 8002166:	705a      	strb	r2, [r3, #1]
		clockDate.Year = rtcYear;
 8002168:	4b78      	ldr	r3, [pc, #480]	; (800234c <main+0x37c>)
 800216a:	781a      	ldrb	r2, [r3, #0]
 800216c:	4b7a      	ldr	r3, [pc, #488]	; (8002358 <main+0x388>)
 800216e:	70da      	strb	r2, [r3, #3]
		clockDate.WeekDay = rtcWeekD;
 8002170:	4b77      	ldr	r3, [pc, #476]	; (8002350 <main+0x380>)
 8002172:	781a      	ldrb	r2, [r3, #0]
 8002174:	4b78      	ldr	r3, [pc, #480]	; (8002358 <main+0x388>)
 8002176:	701a      	strb	r2, [r3, #0]
		HAL_RTC_SetDate(&hrtc, &clockDate, RTC_FORMAT_BIN);
 8002178:	2200      	movs	r2, #0
 800217a:	4977      	ldr	r1, [pc, #476]	; (8002358 <main+0x388>)
 800217c:	486a      	ldr	r0, [pc, #424]	; (8002328 <main+0x358>)
 800217e:	f008 fa09 	bl	800a594 <HAL_RTC_SetDate>
	}

	char uart_tx[45];
	static const char* weekdays[7] = { "MO", "TU", "WE", "TH", "FR", "SA", "SU" };
	HAL_RTC_GetTime(&hrtc, &clockTime, RTC_FORMAT_BIN);
 8002182:	2200      	movs	r2, #0
 8002184:	4973      	ldr	r1, [pc, #460]	; (8002354 <main+0x384>)
 8002186:	4868      	ldr	r0, [pc, #416]	; (8002328 <main+0x358>)
 8002188:	f008 f9a6 	bl	800a4d8 <HAL_RTC_GetTime>
	snprintf(uart_tx, 45, "INTRTC Time: %02d:%02d:%02d ", clockTime.Hours, clockTime.Minutes, clockTime.Seconds);
 800218c:	4b71      	ldr	r3, [pc, #452]	; (8002354 <main+0x384>)
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	4619      	mov	r1, r3
 8002192:	4b70      	ldr	r3, [pc, #448]	; (8002354 <main+0x384>)
 8002194:	785b      	ldrb	r3, [r3, #1]
 8002196:	461a      	mov	r2, r3
 8002198:	4b6e      	ldr	r3, [pc, #440]	; (8002354 <main+0x384>)
 800219a:	789b      	ldrb	r3, [r3, #2]
 800219c:	f107 0068 	add.w	r0, r7, #104	; 0x68
 80021a0:	9301      	str	r3, [sp, #4]
 80021a2:	9200      	str	r2, [sp, #0]
 80021a4:	460b      	mov	r3, r1
 80021a6:	4a6d      	ldr	r2, [pc, #436]	; (800235c <main+0x38c>)
 80021a8:	212d      	movs	r1, #45	; 0x2d
 80021aa:	f00b fc9f 	bl	800daec <sniprintf>
	HAL_RTC_GetDate(&hrtc, &clockDate, RTC_FORMAT_BIN);
 80021ae:	2200      	movs	r2, #0
 80021b0:	4969      	ldr	r1, [pc, #420]	; (8002358 <main+0x388>)
 80021b2:	485d      	ldr	r0, [pc, #372]	; (8002328 <main+0x358>)
 80021b4:	f008 fa95 	bl	800a6e2 <HAL_RTC_GetDate>
	HAL_UART_Transmit(&huart1, (uint8_t*)uart_tx, strlen(uart_tx), 100);
 80021b8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80021bc:	4618      	mov	r0, r3
 80021be:	f7fe f807 	bl	80001d0 <strlen>
 80021c2:	4603      	mov	r3, r0
 80021c4:	b29a      	uxth	r2, r3
 80021c6:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80021ca:	2364      	movs	r3, #100	; 0x64
 80021cc:	4858      	ldr	r0, [pc, #352]	; (8002330 <main+0x360>)
 80021ce:	f009 fcc2 	bl	800bb56 <HAL_UART_Transmit>
	snprintf(uart_tx, 45, "Date: %02d.%02d.20%02d ", clockDate.Date, clockDate.Month, clockDate.Year);
 80021d2:	4b61      	ldr	r3, [pc, #388]	; (8002358 <main+0x388>)
 80021d4:	789b      	ldrb	r3, [r3, #2]
 80021d6:	4619      	mov	r1, r3
 80021d8:	4b5f      	ldr	r3, [pc, #380]	; (8002358 <main+0x388>)
 80021da:	785b      	ldrb	r3, [r3, #1]
 80021dc:	461a      	mov	r2, r3
 80021de:	4b5e      	ldr	r3, [pc, #376]	; (8002358 <main+0x388>)
 80021e0:	78db      	ldrb	r3, [r3, #3]
 80021e2:	f107 0068 	add.w	r0, r7, #104	; 0x68
 80021e6:	9301      	str	r3, [sp, #4]
 80021e8:	9200      	str	r2, [sp, #0]
 80021ea:	460b      	mov	r3, r1
 80021ec:	4a5c      	ldr	r2, [pc, #368]	; (8002360 <main+0x390>)
 80021ee:	212d      	movs	r1, #45	; 0x2d
 80021f0:	f00b fc7c 	bl	800daec <sniprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)uart_tx, strlen(uart_tx), 100);
 80021f4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80021f8:	4618      	mov	r0, r3
 80021fa:	f7fd ffe9 	bl	80001d0 <strlen>
 80021fe:	4603      	mov	r3, r0
 8002200:	b29a      	uxth	r2, r3
 8002202:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8002206:	2364      	movs	r3, #100	; 0x64
 8002208:	4849      	ldr	r0, [pc, #292]	; (8002330 <main+0x360>)
 800220a:	f009 fca4 	bl	800bb56 <HAL_UART_Transmit>
	snprintf(uart_tx, 45, "%s \r\n", weekdays[(7 + clockDate.WeekDay - 1) % 7]);
 800220e:	4b52      	ldr	r3, [pc, #328]	; (8002358 <main+0x388>)
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	1d9a      	adds	r2, r3, #6
 8002214:	4b53      	ldr	r3, [pc, #332]	; (8002364 <main+0x394>)
 8002216:	fb83 1302 	smull	r1, r3, r3, r2
 800221a:	4413      	add	r3, r2
 800221c:	1099      	asrs	r1, r3, #2
 800221e:	17d3      	asrs	r3, r2, #31
 8002220:	1ac9      	subs	r1, r1, r3
 8002222:	460b      	mov	r3, r1
 8002224:	00db      	lsls	r3, r3, #3
 8002226:	1a5b      	subs	r3, r3, r1
 8002228:	1ad1      	subs	r1, r2, r3
 800222a:	4b4f      	ldr	r3, [pc, #316]	; (8002368 <main+0x398>)
 800222c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002230:	f107 0068 	add.w	r0, r7, #104	; 0x68
 8002234:	4a4d      	ldr	r2, [pc, #308]	; (800236c <main+0x39c>)
 8002236:	212d      	movs	r1, #45	; 0x2d
 8002238:	f00b fc58 	bl	800daec <sniprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)uart_tx, strlen(uart_tx), 100);
 800223c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002240:	4618      	mov	r0, r3
 8002242:	f7fd ffc5 	bl	80001d0 <strlen>
 8002246:	4603      	mov	r3, r0
 8002248:	b29a      	uxth	r2, r3
 800224a:	f107 0168 	add.w	r1, r7, #104	; 0x68
 800224e:	2364      	movs	r3, #100	; 0x64
 8002250:	4837      	ldr	r0, [pc, #220]	; (8002330 <main+0x360>)
 8002252:	f009 fc80 	bl	800bb56 <HAL_UART_Transmit>

	if (!rtcYear) {
 8002256:	4b3d      	ldr	r3, [pc, #244]	; (800234c <main+0x37c>)
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d124      	bne.n	80022a8 <main+0x2d8>
		DS3231_Update();
 800225e:	f7ff fb3f 	bl	80018e0 <DS3231_Update>
		DS3231_setHrs(clockTime.Hours);
 8002262:	4b3c      	ldr	r3, [pc, #240]	; (8002354 <main+0x384>)
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	4618      	mov	r0, r3
 8002268:	f7ff fbfc 	bl	8001a64 <DS3231_setHrs>
		DS3231_setMin(clockTime.Minutes);
 800226c:	4b39      	ldr	r3, [pc, #228]	; (8002354 <main+0x384>)
 800226e:	785b      	ldrb	r3, [r3, #1]
 8002270:	4618      	mov	r0, r3
 8002272:	f7ff fbd9 	bl	8001a28 <DS3231_setMin>
		DS3231_setSec(clockTime.Seconds);
 8002276:	4b37      	ldr	r3, [pc, #220]	; (8002354 <main+0x384>)
 8002278:	789b      	ldrb	r3, [r3, #2]
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff fbb6 	bl	80019ec <DS3231_setSec>
		DS3231_setDate(clockDate.Date);
 8002280:	4b35      	ldr	r3, [pc, #212]	; (8002358 <main+0x388>)
 8002282:	789b      	ldrb	r3, [r3, #2]
 8002284:	4618      	mov	r0, r3
 8002286:	f7ff fc29 	bl	8001adc <DS3231_setDate>
		DS3231_setMonth(clockDate.Month);
 800228a:	4b33      	ldr	r3, [pc, #204]	; (8002358 <main+0x388>)
 800228c:	785b      	ldrb	r3, [r3, #1]
 800228e:	4618      	mov	r0, r3
 8002290:	f7ff fc42 	bl	8001b18 <DS3231_setMonth>
		DS3231_setYear(clockDate.Year);
 8002294:	4b30      	ldr	r3, [pc, #192]	; (8002358 <main+0x388>)
 8002296:	78db      	ldrb	r3, [r3, #3]
 8002298:	4618      	mov	r0, r3
 800229a:	f7ff fc5b 	bl	8001b54 <DS3231_setYear>
		DS3231_setWeekDay(clockDate.WeekDay);
 800229e:	4b2e      	ldr	r3, [pc, #184]	; (8002358 <main+0x388>)
 80022a0:	781b      	ldrb	r3, [r3, #0]
 80022a2:	4618      	mov	r0, r3
 80022a4:	f7ff fbfc 	bl	8001aa0 <DS3231_setWeekDay>
	}

	DS3231_Update(); rtcSec = DS3231_getSec(); rtcMin = DS3231_getMin(); rtcHrs = DS3231_getHrs();
 80022a8:	f7ff fb1a 	bl	80018e0 <DS3231_Update>
 80022ac:	f7ff fb4a 	bl	8001944 <DS3231_getSec>
 80022b0:	4603      	mov	r3, r0
 80022b2:	461a      	mov	r2, r3
 80022b4:	4b20      	ldr	r3, [pc, #128]	; (8002338 <main+0x368>)
 80022b6:	701a      	strb	r2, [r3, #0]
 80022b8:	f7ff fb50 	bl	800195c <DS3231_getMin>
 80022bc:	4603      	mov	r3, r0
 80022be:	461a      	mov	r2, r3
 80022c0:	4b1e      	ldr	r3, [pc, #120]	; (800233c <main+0x36c>)
 80022c2:	701a      	strb	r2, [r3, #0]
 80022c4:	f7ff fb56 	bl	8001974 <DS3231_getHrs>
 80022c8:	4603      	mov	r3, r0
 80022ca:	461a      	mov	r2, r3
 80022cc:	4b1c      	ldr	r3, [pc, #112]	; (8002340 <main+0x370>)
 80022ce:	701a      	strb	r2, [r3, #0]
	rtcDate = DS3231_getDate(); rtcMonth = DS3231_getMonth(); rtcYear = DS3231_getYear(); rtcWeekD = DS3231_getWeekDay();
 80022d0:	f7ff fb68 	bl	80019a4 <DS3231_getDate>
 80022d4:	4603      	mov	r3, r0
 80022d6:	461a      	mov	r2, r3
 80022d8:	4b1a      	ldr	r3, [pc, #104]	; (8002344 <main+0x374>)
 80022da:	701a      	strb	r2, [r3, #0]
 80022dc:	f7ff fb6e 	bl	80019bc <DS3231_getMonth>
 80022e0:	4603      	mov	r3, r0
 80022e2:	461a      	mov	r2, r3
 80022e4:	4b18      	ldr	r3, [pc, #96]	; (8002348 <main+0x378>)
 80022e6:	701a      	strb	r2, [r3, #0]
 80022e8:	f7ff fb74 	bl	80019d4 <DS3231_getYear>
 80022ec:	4603      	mov	r3, r0
 80022ee:	461a      	mov	r2, r3
 80022f0:	4b16      	ldr	r3, [pc, #88]	; (800234c <main+0x37c>)
 80022f2:	701a      	strb	r2, [r3, #0]
 80022f4:	f7ff fb4a 	bl	800198c <DS3231_getWeekDay>
 80022f8:	4603      	mov	r3, r0
 80022fa:	461a      	mov	r2, r3
 80022fc:	4b14      	ldr	r3, [pc, #80]	; (8002350 <main+0x380>)
 80022fe:	701a      	strb	r2, [r3, #0]

	snprintf(uart_tx, 45, "DS3231 Time: %02d:%02d:%02d ", rtcHrs, rtcMin, rtcSec);
 8002300:	4b0f      	ldr	r3, [pc, #60]	; (8002340 <main+0x370>)
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	4619      	mov	r1, r3
 8002306:	4b0d      	ldr	r3, [pc, #52]	; (800233c <main+0x36c>)
 8002308:	781b      	ldrb	r3, [r3, #0]
 800230a:	461a      	mov	r2, r3
 800230c:	4b0a      	ldr	r3, [pc, #40]	; (8002338 <main+0x368>)
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	f107 0068 	add.w	r0, r7, #104	; 0x68
 8002314:	9301      	str	r3, [sp, #4]
 8002316:	e02b      	b.n	8002370 <main+0x3a0>
 8002318:	20000518 	.word	0x20000518
 800231c:	20000560 	.word	0x20000560
 8002320:	20001270 	.word	0x20001270
 8002324:	200002bc 	.word	0x200002bc
 8002328:	200003f0 	.word	0x200003f0
 800232c:	0801370c 	.word	0x0801370c
 8002330:	200005a8 	.word	0x200005a8
 8002334:	20000390 	.word	0x20000390
 8002338:	20000655 	.word	0x20000655
 800233c:	20000656 	.word	0x20000656
 8002340:	20000657 	.word	0x20000657
 8002344:	20000658 	.word	0x20000658
 8002348:	20000659 	.word	0x20000659
 800234c:	2000065b 	.word	0x2000065b
 8002350:	2000065a 	.word	0x2000065a
 8002354:	2000063c 	.word	0x2000063c
 8002358:	20000650 	.word	0x20000650
 800235c:	08013614 	.word	0x08013614
 8002360:	08013634 	.word	0x08013634
 8002364:	92492493 	.word	0x92492493
 8002368:	20000008 	.word	0x20000008
 800236c:	0801364c 	.word	0x0801364c
 8002370:	9200      	str	r2, [sp, #0]
 8002372:	460b      	mov	r3, r1
 8002374:	4a91      	ldr	r2, [pc, #580]	; (80025bc <main+0x5ec>)
 8002376:	212d      	movs	r1, #45	; 0x2d
 8002378:	f00b fbb8 	bl	800daec <sniprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)uart_tx, strlen(uart_tx), 100);
 800237c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002380:	4618      	mov	r0, r3
 8002382:	f7fd ff25 	bl	80001d0 <strlen>
 8002386:	4603      	mov	r3, r0
 8002388:	b29a      	uxth	r2, r3
 800238a:	f107 0168 	add.w	r1, r7, #104	; 0x68
 800238e:	2364      	movs	r3, #100	; 0x64
 8002390:	488b      	ldr	r0, [pc, #556]	; (80025c0 <main+0x5f0>)
 8002392:	f009 fbe0 	bl	800bb56 <HAL_UART_Transmit>
	snprintf(uart_tx, 45, "Date: %02d.%02d.20%02d ", rtcDate, rtcMonth, rtcYear);
 8002396:	4b8b      	ldr	r3, [pc, #556]	; (80025c4 <main+0x5f4>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	4619      	mov	r1, r3
 800239c:	4b8a      	ldr	r3, [pc, #552]	; (80025c8 <main+0x5f8>)
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	461a      	mov	r2, r3
 80023a2:	4b8a      	ldr	r3, [pc, #552]	; (80025cc <main+0x5fc>)
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	f107 0068 	add.w	r0, r7, #104	; 0x68
 80023aa:	9301      	str	r3, [sp, #4]
 80023ac:	9200      	str	r2, [sp, #0]
 80023ae:	460b      	mov	r3, r1
 80023b0:	4a87      	ldr	r2, [pc, #540]	; (80025d0 <main+0x600>)
 80023b2:	212d      	movs	r1, #45	; 0x2d
 80023b4:	f00b fb9a 	bl	800daec <sniprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)uart_tx, strlen(uart_tx), 100);
 80023b8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80023bc:	4618      	mov	r0, r3
 80023be:	f7fd ff07 	bl	80001d0 <strlen>
 80023c2:	4603      	mov	r3, r0
 80023c4:	b29a      	uxth	r2, r3
 80023c6:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80023ca:	2364      	movs	r3, #100	; 0x64
 80023cc:	487c      	ldr	r0, [pc, #496]	; (80025c0 <main+0x5f0>)
 80023ce:	f009 fbc2 	bl	800bb56 <HAL_UART_Transmit>
	snprintf(uart_tx, 45, "%s \r\n", weekdays[(7 + rtcWeekD - 1) % 7]);
 80023d2:	4b80      	ldr	r3, [pc, #512]	; (80025d4 <main+0x604>)
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	1d9a      	adds	r2, r3, #6
 80023d8:	4b7f      	ldr	r3, [pc, #508]	; (80025d8 <main+0x608>)
 80023da:	fb83 1302 	smull	r1, r3, r3, r2
 80023de:	4413      	add	r3, r2
 80023e0:	1099      	asrs	r1, r3, #2
 80023e2:	17d3      	asrs	r3, r2, #31
 80023e4:	1ac9      	subs	r1, r1, r3
 80023e6:	460b      	mov	r3, r1
 80023e8:	00db      	lsls	r3, r3, #3
 80023ea:	1a5b      	subs	r3, r3, r1
 80023ec:	1ad1      	subs	r1, r2, r3
 80023ee:	4b7b      	ldr	r3, [pc, #492]	; (80025dc <main+0x60c>)
 80023f0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80023f4:	f107 0068 	add.w	r0, r7, #104	; 0x68
 80023f8:	4a79      	ldr	r2, [pc, #484]	; (80025e0 <main+0x610>)
 80023fa:	212d      	movs	r1, #45	; 0x2d
 80023fc:	f00b fb76 	bl	800daec <sniprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)uart_tx, strlen(uart_tx), 100);
 8002400:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002404:	4618      	mov	r0, r3
 8002406:	f7fd fee3 	bl	80001d0 <strlen>
 800240a:	4603      	mov	r3, r0
 800240c:	b29a      	uxth	r2, r3
 800240e:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8002412:	2364      	movs	r3, #100	; 0x64
 8002414:	486a      	ldr	r0, [pc, #424]	; (80025c0 <main+0x5f0>)
 8002416:	f009 fb9e 	bl	800bb56 <HAL_UART_Transmit>

	temperature = BME280_getTemperature(-1);
 800241a:	f04f 30ff 	mov.w	r0, #4294967295
 800241e:	f7fe fee3 	bl	80011e8 <BME280_getTemperature>
 8002422:	ee10 3a10 	vmov	r3, s0
 8002426:	4618      	mov	r0, r3
 8002428:	f7fe f88e 	bl	8000548 <__aeabi_f2d>
 800242c:	4602      	mov	r2, r0
 800242e:	460b      	mov	r3, r1
 8002430:	496c      	ldr	r1, [pc, #432]	; (80025e4 <main+0x614>)
 8002432:	e9c1 2300 	strd	r2, r3, [r1]
	humidity = BME280_getHumidity(-1);
 8002436:	f04f 30ff 	mov.w	r0, #4294967295
 800243a:	f7fe ff4d 	bl	80012d8 <BME280_getHumidity>
 800243e:	ee10 3a10 	vmov	r3, s0
 8002442:	4618      	mov	r0, r3
 8002444:	f7fe f880 	bl	8000548 <__aeabi_f2d>
 8002448:	4602      	mov	r2, r0
 800244a:	460b      	mov	r3, r1
 800244c:	4966      	ldr	r1, [pc, #408]	; (80025e8 <main+0x618>)
 800244e:	e9c1 2300 	strd	r2, r3, [r1]
	pressure = (uint16_t)BME280_getPressure();
 8002452:	f7fe ffe3 	bl	800141c <BME280_getPressure>
 8002456:	eef0 7a40 	vmov.f32	s15, s0
 800245a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800245e:	ee17 3a90 	vmov	r3, s15
 8002462:	b29a      	uxth	r2, r3
 8002464:	4b61      	ldr	r3, [pc, #388]	; (80025ec <main+0x61c>)
 8002466:	801a      	strh	r2, [r3, #0]
	snprintf(uart_tx, 45, "BME280 T: %.1f 'C | H: %.1f %% | P: %04d HPa \r\n", temperature, humidity, pressure);
 8002468:	4b5e      	ldr	r3, [pc, #376]	; (80025e4 <main+0x614>)
 800246a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800246e:	495e      	ldr	r1, [pc, #376]	; (80025e8 <main+0x618>)
 8002470:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002474:	4e5d      	ldr	r6, [pc, #372]	; (80025ec <main+0x61c>)
 8002476:	8836      	ldrh	r6, [r6, #0]
 8002478:	f107 0c68 	add.w	ip, r7, #104	; 0x68
 800247c:	9604      	str	r6, [sp, #16]
 800247e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002482:	e9cd 2300 	strd	r2, r3, [sp]
 8002486:	4a5a      	ldr	r2, [pc, #360]	; (80025f0 <main+0x620>)
 8002488:	212d      	movs	r1, #45	; 0x2d
 800248a:	4660      	mov	r0, ip
 800248c:	f00b fb2e 	bl	800daec <sniprintf>
	HAL_UART_Transmit(&huart1, uart_tx_new, sizeof(uart_tx_new), 100);
 8002490:	f107 0198 	add.w	r1, r7, #152	; 0x98
 8002494:	2364      	movs	r3, #100	; 0x64
 8002496:	2203      	movs	r2, #3
 8002498:	4849      	ldr	r0, [pc, #292]	; (80025c0 <main+0x5f0>)
 800249a:	f009 fb5c 	bl	800bb56 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*)uart_tx, strlen(uart_tx), 100);
 800249e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7fd fe94 	bl	80001d0 <strlen>
 80024a8:	4603      	mov	r3, r0
 80024aa:	b29a      	uxth	r2, r3
 80024ac:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80024b0:	2364      	movs	r3, #100	; 0x64
 80024b2:	4843      	ldr	r0, [pc, #268]	; (80025c0 <main+0x5f0>)
 80024b4:	f009 fb4f 	bl	800bb56 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, uart_tx_new, sizeof(uart_tx_new), 100);
 80024b8:	f107 0198 	add.w	r1, r7, #152	; 0x98
 80024bc:	2364      	movs	r3, #100	; 0x64
 80024be:	2203      	movs	r2, #3
 80024c0:	483f      	ldr	r0, [pc, #252]	; (80025c0 <main+0x5f0>)
 80024c2:	f009 fb48 	bl	800bb56 <HAL_UART_Transmit>

	LCD_Rect_Fill(0, 0, 800, 480, BLUE);
 80024c6:	23ff      	movs	r3, #255	; 0xff
 80024c8:	9300      	str	r3, [sp, #0]
 80024ca:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80024ce:	f44f 7248 	mov.w	r2, #800	; 0x320
 80024d2:	2100      	movs	r1, #0
 80024d4:	2000      	movs	r0, #0
 80024d6:	f002 fc43 	bl	8004d60 <LCD_Rect_Fill>
	LCD_Rect_Fill(1, 1, 798, 478, BLACK);
 80024da:	2300      	movs	r3, #0
 80024dc:	9300      	str	r3, [sp, #0]
 80024de:	f44f 73ef 	mov.w	r3, #478	; 0x1de
 80024e2:	f240 321e 	movw	r2, #798	; 0x31e
 80024e6:	2101      	movs	r1, #1
 80024e8:	2001      	movs	r0, #1
 80024ea:	f002 fc39 	bl	8004d60 <LCD_Rect_Fill>

	//	uint8_t flashOUT[10] = {0};
	//	W25Q_Load_Page(15, flashOUT, 10);
	//	HAL_UART_Transmit(&huart1, flashOUT, sizeof(flashOUT), 100);

	for (uint16_t i = 0; i < 499; i++) hT[i] =  byteS(AT24XX_Read(i * 2 + 1000), AT24XX_Read(i * 2 + 1 + 1000));
 80024ee:	2300      	movs	r3, #0
 80024f0:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
 80024f4:	e027      	b.n	8002546 <main+0x576>
 80024f6:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 80024fa:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80024fe:	b29b      	uxth	r3, r3
 8002500:	005b      	lsls	r3, r3, #1
 8002502:	b29b      	uxth	r3, r3
 8002504:	4618      	mov	r0, r3
 8002506:	f7fe fdc3 	bl	8001090 <AT24XX_Read>
 800250a:	4603      	mov	r3, r0
 800250c:	461e      	mov	r6, r3
 800250e:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 8002512:	005b      	lsls	r3, r3, #1
 8002514:	b29b      	uxth	r3, r3
 8002516:	f203 33e9 	addw	r3, r3, #1001	; 0x3e9
 800251a:	b29b      	uxth	r3, r3
 800251c:	4618      	mov	r0, r3
 800251e:	f7fe fdb7 	bl	8001090 <AT24XX_Read>
 8002522:	4603      	mov	r3, r0
 8002524:	4619      	mov	r1, r3
 8002526:	4630      	mov	r0, r6
 8002528:	f7ff fcbc 	bl	8001ea4 <byteS>
 800252c:	4603      	mov	r3, r0
 800252e:	461a      	mov	r2, r3
 8002530:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 8002534:	b211      	sxth	r1, r2
 8002536:	4a2f      	ldr	r2, [pc, #188]	; (80025f4 <main+0x624>)
 8002538:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800253c:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 8002540:	3301      	adds	r3, #1
 8002542:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
 8002546:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 800254a:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 800254e:	d9d2      	bls.n	80024f6 <main+0x526>
	for (uint16_t i = 0; i < 499; i++) hH[i] =  byteS(AT24XX_Read(i * 2 + 2000), AT24XX_Read(i * 2 + 1 + 2000));
 8002550:	2300      	movs	r3, #0
 8002552:	f8a7 30c4 	strh.w	r3, [r7, #196]	; 0xc4
 8002556:	e027      	b.n	80025a8 <main+0x5d8>
 8002558:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 800255c:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8002560:	b29b      	uxth	r3, r3
 8002562:	005b      	lsls	r3, r3, #1
 8002564:	b29b      	uxth	r3, r3
 8002566:	4618      	mov	r0, r3
 8002568:	f7fe fd92 	bl	8001090 <AT24XX_Read>
 800256c:	4603      	mov	r3, r0
 800256e:	461e      	mov	r6, r3
 8002570:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 8002574:	005b      	lsls	r3, r3, #1
 8002576:	b29b      	uxth	r3, r3
 8002578:	f203 73d1 	addw	r3, r3, #2001	; 0x7d1
 800257c:	b29b      	uxth	r3, r3
 800257e:	4618      	mov	r0, r3
 8002580:	f7fe fd86 	bl	8001090 <AT24XX_Read>
 8002584:	4603      	mov	r3, r0
 8002586:	4619      	mov	r1, r3
 8002588:	4630      	mov	r0, r6
 800258a:	f7ff fc8b 	bl	8001ea4 <byteS>
 800258e:	4603      	mov	r3, r0
 8002590:	461a      	mov	r2, r3
 8002592:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 8002596:	b211      	sxth	r1, r2
 8002598:	4a17      	ldr	r2, [pc, #92]	; (80025f8 <main+0x628>)
 800259a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800259e:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 80025a2:	3301      	adds	r3, #1
 80025a4:	f8a7 30c4 	strh.w	r3, [r7, #196]	; 0xc4
 80025a8:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 80025ac:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 80025b0:	d9d2      	bls.n	8002558 <main+0x588>
	for (uint16_t i = 0; i < 499; i++) hP[i] =  byteS(AT24XX_Read(i * 2 + 3000), AT24XX_Read(i * 2 + 1 + 3000));
 80025b2:	2300      	movs	r3, #0
 80025b4:	f8a7 30c2 	strh.w	r3, [r7, #194]	; 0xc2
 80025b8:	e048      	b.n	800264c <main+0x67c>
 80025ba:	bf00      	nop
 80025bc:	08013654 	.word	0x08013654
 80025c0:	200005a8 	.word	0x200005a8
 80025c4:	20000658 	.word	0x20000658
 80025c8:	20000659 	.word	0x20000659
 80025cc:	2000065b 	.word	0x2000065b
 80025d0:	08013634 	.word	0x08013634
 80025d4:	2000065a 	.word	0x2000065a
 80025d8:	92492493 	.word	0x92492493
 80025dc:	20000008 	.word	0x20000008
 80025e0:	0801364c 	.word	0x0801364c
 80025e4:	20000660 	.word	0x20000660
 80025e8:	20000670 	.word	0x20000670
 80025ec:	200006a0 	.word	0x200006a0
 80025f0:	08013674 	.word	0x08013674
 80025f4:	200006a4 	.word	0x200006a4
 80025f8:	20000a8c 	.word	0x20000a8c
 80025fc:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 8002600:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 8002604:	b29b      	uxth	r3, r3
 8002606:	005b      	lsls	r3, r3, #1
 8002608:	b29b      	uxth	r3, r3
 800260a:	4618      	mov	r0, r3
 800260c:	f7fe fd40 	bl	8001090 <AT24XX_Read>
 8002610:	4603      	mov	r3, r0
 8002612:	461e      	mov	r6, r3
 8002614:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 8002618:	005b      	lsls	r3, r3, #1
 800261a:	b29b      	uxth	r3, r3
 800261c:	f603 33b9 	addw	r3, r3, #3001	; 0xbb9
 8002620:	b29b      	uxth	r3, r3
 8002622:	4618      	mov	r0, r3
 8002624:	f7fe fd34 	bl	8001090 <AT24XX_Read>
 8002628:	4603      	mov	r3, r0
 800262a:	4619      	mov	r1, r3
 800262c:	4630      	mov	r0, r6
 800262e:	f7ff fc39 	bl	8001ea4 <byteS>
 8002632:	4603      	mov	r3, r0
 8002634:	461a      	mov	r2, r3
 8002636:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 800263a:	b211      	sxth	r1, r2
 800263c:	4a78      	ldr	r2, [pc, #480]	; (8002820 <main+0x850>)
 800263e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8002642:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 8002646:	3301      	adds	r3, #1
 8002648:	f8a7 30c2 	strh.w	r3, [r7, #194]	; 0xc2
 800264c:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 8002650:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 8002654:	d9d2      	bls.n	80025fc <main+0x62c>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		HAL_IWDG_Refresh(&hiwdg); //IWDG->KR = 0x0000AAAAU;
 8002656:	4873      	ldr	r0, [pc, #460]	; (8002824 <main+0x854>)
 8002658:	f007 f865 	bl	8009726 <HAL_IWDG_Refresh>
		//		rtcDate = clockDate.Date;
		//		rtcMonth = clockDate.Month;
		//		rtcYear = clockDate.Year;
		//		rtcWeekD = clockDate.WeekDay;

		DS3231_Update(); rtcSec = DS3231_getSec(); rtcMin = DS3231_getMin(); rtcHrs = DS3231_getHrs();
 800265c:	f7ff f940 	bl	80018e0 <DS3231_Update>
 8002660:	f7ff f970 	bl	8001944 <DS3231_getSec>
 8002664:	4603      	mov	r3, r0
 8002666:	461a      	mov	r2, r3
 8002668:	4b6f      	ldr	r3, [pc, #444]	; (8002828 <main+0x858>)
 800266a:	701a      	strb	r2, [r3, #0]
 800266c:	f7ff f976 	bl	800195c <DS3231_getMin>
 8002670:	4603      	mov	r3, r0
 8002672:	461a      	mov	r2, r3
 8002674:	4b6d      	ldr	r3, [pc, #436]	; (800282c <main+0x85c>)
 8002676:	701a      	strb	r2, [r3, #0]
 8002678:	f7ff f97c 	bl	8001974 <DS3231_getHrs>
 800267c:	4603      	mov	r3, r0
 800267e:	461a      	mov	r2, r3
 8002680:	4b6b      	ldr	r3, [pc, #428]	; (8002830 <main+0x860>)
 8002682:	701a      	strb	r2, [r3, #0]
		rtcDate = DS3231_getDate(); rtcMonth = DS3231_getMonth(); rtcYear = DS3231_getYear(); rtcWeekD = DS3231_getWeekDay();
 8002684:	f7ff f98e 	bl	80019a4 <DS3231_getDate>
 8002688:	4603      	mov	r3, r0
 800268a:	461a      	mov	r2, r3
 800268c:	4b69      	ldr	r3, [pc, #420]	; (8002834 <main+0x864>)
 800268e:	701a      	strb	r2, [r3, #0]
 8002690:	f7ff f994 	bl	80019bc <DS3231_getMonth>
 8002694:	4603      	mov	r3, r0
 8002696:	461a      	mov	r2, r3
 8002698:	4b67      	ldr	r3, [pc, #412]	; (8002838 <main+0x868>)
 800269a:	701a      	strb	r2, [r3, #0]
 800269c:	f7ff f99a 	bl	80019d4 <DS3231_getYear>
 80026a0:	4603      	mov	r3, r0
 80026a2:	461a      	mov	r2, r3
 80026a4:	4b65      	ldr	r3, [pc, #404]	; (800283c <main+0x86c>)
 80026a6:	701a      	strb	r2, [r3, #0]
 80026a8:	f7ff f970 	bl	800198c <DS3231_getWeekDay>
 80026ac:	4603      	mov	r3, r0
 80026ae:	461a      	mov	r2, r3
 80026b0:	4b63      	ldr	r3, [pc, #396]	; (8002840 <main+0x870>)
 80026b2:	701a      	strb	r2, [r3, #0]

		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5) == GPIO_PIN_SET) {
 80026b4:	2120      	movs	r1, #32
 80026b6:	4863      	ldr	r0, [pc, #396]	; (8002844 <main+0x874>)
 80026b8:	f005 fa30 	bl	8007b1c <HAL_GPIO_ReadPin>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d12c      	bne.n	800271c <main+0x74c>

			uint16_t touchX = getX();
 80026c2:	f003 ff19 	bl	80064f8 <getX>
 80026c6:	4603      	mov	r3, r0
 80026c8:	f8a7 30a0 	strh.w	r3, [r7, #160]	; 0xa0
			uint16_t touchY = getY();
 80026cc:	f003 ff2e 	bl	800652c <getY>
 80026d0:	4603      	mov	r3, r0
 80026d2:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
			if (touchX && touchY && touchX != 0x0DB) {
 80026d6:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d012      	beq.n	8002704 <main+0x734>
 80026de:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d00e      	beq.n	8002704 <main+0x734>
 80026e6:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 80026ea:	2bdb      	cmp	r3, #219	; 0xdb
 80026ec:	d00a      	beq.n	8002704 <main+0x734>
				LCD_Rect_Fill(touchX, touchY, 1, 1, WHITE);
 80026ee:	f8b7 109e 	ldrh.w	r1, [r7, #158]	; 0x9e
 80026f2:	f8b7 00a0 	ldrh.w	r0, [r7, #160]	; 0xa0
 80026f6:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80026fa:	9300      	str	r3, [sp, #0]
 80026fc:	2301      	movs	r3, #1
 80026fe:	2201      	movs	r2, #1
 8002700:	f002 fb2e 	bl	8004d60 <LCD_Rect_Fill>
			}
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8002704:	2201      	movs	r2, #1
 8002706:	2180      	movs	r1, #128	; 0x80
 8002708:	484f      	ldr	r0, [pc, #316]	; (8002848 <main+0x878>)
 800270a:	f005 fa1f 	bl	8007b4c <HAL_GPIO_WritePin>
			touchX = 0;
 800270e:	2300      	movs	r3, #0
 8002710:	f8a7 30a0 	strh.w	r3, [r7, #160]	; 0xa0
			touchY = 0;
 8002714:	2300      	movs	r3, #0
 8002716:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
 800271a:	e004      	b.n	8002726 <main+0x756>
		} else
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 800271c:	2200      	movs	r2, #0
 800271e:	2180      	movs	r1, #128	; 0x80
 8002720:	4849      	ldr	r0, [pc, #292]	; (8002848 <main+0x878>)
 8002722:	f005 fa13 	bl	8007b4c <HAL_GPIO_WritePin>

		if (rtcSec % 2 == 0)
 8002726:	4b40      	ldr	r3, [pc, #256]	; (8002828 <main+0x858>)
 8002728:	781b      	ldrb	r3, [r3, #0]
 800272a:	f003 0301 	and.w	r3, r3, #1
 800272e:	b2db      	uxtb	r3, r3
 8002730:	2b00      	cmp	r3, #0
 8002732:	d105      	bne.n	8002740 <main+0x770>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8002734:	2201      	movs	r2, #1
 8002736:	2140      	movs	r1, #64	; 0x40
 8002738:	4843      	ldr	r0, [pc, #268]	; (8002848 <main+0x878>)
 800273a:	f005 fa07 	bl	8007b4c <HAL_GPIO_WritePin>
 800273e:	e004      	b.n	800274a <main+0x77a>
		else
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8002740:	2200      	movs	r2, #0
 8002742:	2140      	movs	r1, #64	; 0x40
 8002744:	4840      	ldr	r0, [pc, #256]	; (8002848 <main+0x878>)
 8002746:	f005 fa01 	bl	8007b4c <HAL_GPIO_WritePin>

		char clockPrint[13];

		if (rtcSecLast != rtcSec) {
 800274a:	4b40      	ldr	r3, [pc, #256]	; (800284c <main+0x87c>)
 800274c:	781a      	ldrb	r2, [r3, #0]
 800274e:	4b36      	ldr	r3, [pc, #216]	; (8002828 <main+0x858>)
 8002750:	781b      	ldrb	r3, [r3, #0]
 8002752:	429a      	cmp	r2, r3
 8002754:	f43f af7f 	beq.w	8002656 <main+0x686>

			sprintf(clockPrint, "%02d", rtcSecLast);
 8002758:	4b3c      	ldr	r3, [pc, #240]	; (800284c <main+0x87c>)
 800275a:	781b      	ldrb	r3, [r3, #0]
 800275c:	461a      	mov	r2, r3
 800275e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002762:	493b      	ldr	r1, [pc, #236]	; (8002850 <main+0x880>)
 8002764:	4618      	mov	r0, r3
 8002766:	f00b f9f5 	bl	800db54 <siprintf>
			LCD_Font(630, 85, clockPrint, &DejaVu_Sans_112, 1, BLACK);
 800276a:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800276e:	2300      	movs	r3, #0
 8002770:	9301      	str	r3, [sp, #4]
 8002772:	2301      	movs	r3, #1
 8002774:	9300      	str	r3, [sp, #0]
 8002776:	4b37      	ldr	r3, [pc, #220]	; (8002854 <main+0x884>)
 8002778:	2155      	movs	r1, #85	; 0x55
 800277a:	f240 2076 	movw	r0, #630	; 0x276
 800277e:	f002 fdca 	bl	8005316 <LCD_Font>
			sprintf(clockPrint, "%02d", rtcSec);
 8002782:	4b29      	ldr	r3, [pc, #164]	; (8002828 <main+0x858>)
 8002784:	781b      	ldrb	r3, [r3, #0]
 8002786:	461a      	mov	r2, r3
 8002788:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800278c:	4930      	ldr	r1, [pc, #192]	; (8002850 <main+0x880>)
 800278e:	4618      	mov	r0, r3
 8002790:	f00b f9e0 	bl	800db54 <siprintf>
			LCD_Font(630, 85, clockPrint, &DejaVu_Sans_112, 1, ORANGE);
 8002794:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8002798:	4b2f      	ldr	r3, [pc, #188]	; (8002858 <main+0x888>)
 800279a:	9301      	str	r3, [sp, #4]
 800279c:	2301      	movs	r3, #1
 800279e:	9300      	str	r3, [sp, #0]
 80027a0:	4b2c      	ldr	r3, [pc, #176]	; (8002854 <main+0x884>)
 80027a2:	2155      	movs	r1, #85	; 0x55
 80027a4:	f240 2076 	movw	r0, #630	; 0x276
 80027a8:	f002 fdb5 	bl	8005316 <LCD_Font>

			LCD_Circle(300, 60, 10, 0, 1, ORANGE);
 80027ac:	4b2a      	ldr	r3, [pc, #168]	; (8002858 <main+0x888>)
 80027ae:	9301      	str	r3, [sp, #4]
 80027b0:	2301      	movs	r3, #1
 80027b2:	9300      	str	r3, [sp, #0]
 80027b4:	2300      	movs	r3, #0
 80027b6:	220a      	movs	r2, #10
 80027b8:	213c      	movs	r1, #60	; 0x3c
 80027ba:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80027be:	f002 fbd4 	bl	8004f6a <LCD_Circle>
			LCD_Circle(300, 120, 10, 0, 1, ORANGE);
 80027c2:	4b25      	ldr	r3, [pc, #148]	; (8002858 <main+0x888>)
 80027c4:	9301      	str	r3, [sp, #4]
 80027c6:	2301      	movs	r3, #1
 80027c8:	9300      	str	r3, [sp, #0]
 80027ca:	2300      	movs	r3, #0
 80027cc:	220a      	movs	r2, #10
 80027ce:	2178      	movs	r1, #120	; 0x78
 80027d0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80027d4:	f002 fbc9 	bl	8004f6a <LCD_Circle>

			if (rtcSec % 2 != 0) {
 80027d8:	4b13      	ldr	r3, [pc, #76]	; (8002828 <main+0x858>)
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	f003 0301 	and.w	r3, r3, #1
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d03a      	beq.n	800285c <main+0x88c>
				LCD_Circle(300, 60, 9, 1, 1, ORANGE);
 80027e6:	4b1c      	ldr	r3, [pc, #112]	; (8002858 <main+0x888>)
 80027e8:	9301      	str	r3, [sp, #4]
 80027ea:	2301      	movs	r3, #1
 80027ec:	9300      	str	r3, [sp, #0]
 80027ee:	2301      	movs	r3, #1
 80027f0:	2209      	movs	r2, #9
 80027f2:	213c      	movs	r1, #60	; 0x3c
 80027f4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80027f8:	f002 fbb7 	bl	8004f6a <LCD_Circle>
				LCD_Circle(300, 120, 9, 1, 1, ORANGE);
 80027fc:	4b16      	ldr	r3, [pc, #88]	; (8002858 <main+0x888>)
 80027fe:	9301      	str	r3, [sp, #4]
 8002800:	2301      	movs	r3, #1
 8002802:	9300      	str	r3, [sp, #0]
 8002804:	2301      	movs	r3, #1
 8002806:	2209      	movs	r2, #9
 8002808:	2178      	movs	r1, #120	; 0x78
 800280a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800280e:	f002 fbac 	bl	8004f6a <LCD_Circle>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002812:	2200      	movs	r2, #0
 8002814:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002818:	480a      	ldr	r0, [pc, #40]	; (8002844 <main+0x874>)
 800281a:	f005 f997 	bl	8007b4c <HAL_GPIO_WritePin>
 800281e:	e039      	b.n	8002894 <main+0x8c4>
 8002820:	20000e74 	.word	0x20000e74
 8002824:	200003e4 	.word	0x200003e4
 8002828:	20000655 	.word	0x20000655
 800282c:	20000656 	.word	0x20000656
 8002830:	20000657 	.word	0x20000657
 8002834:	20000658 	.word	0x20000658
 8002838:	20000659 	.word	0x20000659
 800283c:	2000065b 	.word	0x2000065b
 8002840:	2000065a 	.word	0x2000065a
 8002844:	40020800 	.word	0x40020800
 8002848:	40020000 	.word	0x40020000
 800284c:	20000000 	.word	0x20000000
 8002850:	080136a4 	.word	0x080136a4
 8002854:	080219cc 	.word	0x080219cc
 8002858:	00ffa500 	.word	0x00ffa500
			}
			else {
				LCD_Circle(300, 60, 9, 1, 1, BLACK);
 800285c:	2300      	movs	r3, #0
 800285e:	9301      	str	r3, [sp, #4]
 8002860:	2301      	movs	r3, #1
 8002862:	9300      	str	r3, [sp, #0]
 8002864:	2301      	movs	r3, #1
 8002866:	2209      	movs	r2, #9
 8002868:	213c      	movs	r1, #60	; 0x3c
 800286a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800286e:	f002 fb7c 	bl	8004f6a <LCD_Circle>
				LCD_Circle(300, 120, 9, 1, 1, BLACK);
 8002872:	2300      	movs	r3, #0
 8002874:	9301      	str	r3, [sp, #4]
 8002876:	2301      	movs	r3, #1
 8002878:	9300      	str	r3, [sp, #0]
 800287a:	2301      	movs	r3, #1
 800287c:	2209      	movs	r2, #9
 800287e:	2178      	movs	r1, #120	; 0x78
 8002880:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002884:	f002 fb71 	bl	8004f6a <LCD_Circle>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8002888:	2201      	movs	r2, #1
 800288a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800288e:	48ba      	ldr	r0, [pc, #744]	; (8002b78 <main+0xba8>)
 8002890:	f005 f95c 	bl	8007b4c <HAL_GPIO_WritePin>
			}

			if (rtcMinLast != rtcMin) {
 8002894:	4bb9      	ldr	r3, [pc, #740]	; (8002b7c <main+0xbac>)
 8002896:	781a      	ldrb	r2, [r3, #0]
 8002898:	4bb9      	ldr	r3, [pc, #740]	; (8002b80 <main+0xbb0>)
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	429a      	cmp	r2, r3
 800289e:	f001 80c1 	beq.w	8003a24 <main+0x1a54>


				sprintf(clockPrint, "%02d", rtcMinLast);
 80028a2:	4bb6      	ldr	r3, [pc, #728]	; (8002b7c <main+0xbac>)
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	461a      	mov	r2, r3
 80028a8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80028ac:	49b5      	ldr	r1, [pc, #724]	; (8002b84 <main+0xbb4>)
 80028ae:	4618      	mov	r0, r3
 80028b0:	f00b f950 	bl	800db54 <siprintf>
				LCD_Font(310, 170, clockPrint, &DejaVu_Sans_112, 2, BLACK);
 80028b4:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80028b8:	2300      	movs	r3, #0
 80028ba:	9301      	str	r3, [sp, #4]
 80028bc:	2302      	movs	r3, #2
 80028be:	9300      	str	r3, [sp, #0]
 80028c0:	4bb1      	ldr	r3, [pc, #708]	; (8002b88 <main+0xbb8>)
 80028c2:	21aa      	movs	r1, #170	; 0xaa
 80028c4:	f44f 709b 	mov.w	r0, #310	; 0x136
 80028c8:	f002 fd25 	bl	8005316 <LCD_Font>
				sprintf(clockPrint, "%02d", rtcMin);
 80028cc:	4bac      	ldr	r3, [pc, #688]	; (8002b80 <main+0xbb0>)
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	461a      	mov	r2, r3
 80028d2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80028d6:	49ab      	ldr	r1, [pc, #684]	; (8002b84 <main+0xbb4>)
 80028d8:	4618      	mov	r0, r3
 80028da:	f00b f93b 	bl	800db54 <siprintf>
				LCD_Font(310, 170, clockPrint, &DejaVu_Sans_112, 2, ORANGE);
 80028de:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80028e2:	4baa      	ldr	r3, [pc, #680]	; (8002b8c <main+0xbbc>)
 80028e4:	9301      	str	r3, [sp, #4]
 80028e6:	2302      	movs	r3, #2
 80028e8:	9300      	str	r3, [sp, #0]
 80028ea:	4ba7      	ldr	r3, [pc, #668]	; (8002b88 <main+0xbb8>)
 80028ec:	21aa      	movs	r1, #170	; 0xaa
 80028ee:	f44f 709b 	mov.w	r0, #310	; 0x136
 80028f2:	f002 fd10 	bl	8005316 <LCD_Font>

				if (rtcHrsLast != rtcHrs) {
 80028f6:	4ba6      	ldr	r3, [pc, #664]	; (8002b90 <main+0xbc0>)
 80028f8:	781a      	ldrb	r2, [r3, #0]
 80028fa:	4ba6      	ldr	r3, [pc, #664]	; (8002b94 <main+0xbc4>)
 80028fc:	781b      	ldrb	r3, [r3, #0]
 80028fe:	429a      	cmp	r2, r3
 8002900:	f000 80ea 	beq.w	8002ad8 <main+0xb08>

					sprintf(clockPrint, "%02d", rtcHrsLast);
 8002904:	4ba2      	ldr	r3, [pc, #648]	; (8002b90 <main+0xbc0>)
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	461a      	mov	r2, r3
 800290a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800290e:	499d      	ldr	r1, [pc, #628]	; (8002b84 <main+0xbb4>)
 8002910:	4618      	mov	r0, r3
 8002912:	f00b f91f 	bl	800db54 <siprintf>
					LCD_Font(0, 170, clockPrint, &DejaVu_Sans_112, 2, BLACK);
 8002916:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800291a:	2300      	movs	r3, #0
 800291c:	9301      	str	r3, [sp, #4]
 800291e:	2302      	movs	r3, #2
 8002920:	9300      	str	r3, [sp, #0]
 8002922:	4b99      	ldr	r3, [pc, #612]	; (8002b88 <main+0xbb8>)
 8002924:	21aa      	movs	r1, #170	; 0xaa
 8002926:	2000      	movs	r0, #0
 8002928:	f002 fcf5 	bl	8005316 <LCD_Font>
					sprintf(clockPrint, "%02d", rtcHrs);
 800292c:	4b99      	ldr	r3, [pc, #612]	; (8002b94 <main+0xbc4>)
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	461a      	mov	r2, r3
 8002932:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002936:	4993      	ldr	r1, [pc, #588]	; (8002b84 <main+0xbb4>)
 8002938:	4618      	mov	r0, r3
 800293a:	f00b f90b 	bl	800db54 <siprintf>
					LCD_Font(0, 170, clockPrint, &DejaVu_Sans_112, 2, ORANGE);
 800293e:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8002942:	4b92      	ldr	r3, [pc, #584]	; (8002b8c <main+0xbbc>)
 8002944:	9301      	str	r3, [sp, #4]
 8002946:	2302      	movs	r3, #2
 8002948:	9300      	str	r3, [sp, #0]
 800294a:	4b8f      	ldr	r3, [pc, #572]	; (8002b88 <main+0xbb8>)
 800294c:	21aa      	movs	r1, #170	; 0xaa
 800294e:	2000      	movs	r0, #0
 8002950:	f002 fce1 	bl	8005316 <LCD_Font>

					if (rtcWeekDLast != rtcWeekD) {
 8002954:	4b90      	ldr	r3, [pc, #576]	; (8002b98 <main+0xbc8>)
 8002956:	781a      	ldrb	r2, [r3, #0]
 8002958:	4b90      	ldr	r3, [pc, #576]	; (8002b9c <main+0xbcc>)
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	429a      	cmp	r2, r3
 800295e:	f000 80af 	beq.w	8002ac0 <main+0xaf0>

						static const char* days[7] = { "MO", "TU", "WE", "TH", "FR", "SA", "SU" };
						LCD_Font(710, 125, days[(7 + rtcWeekD - 2) % 7], &DejaVu_Sans_48, 1, BLACK);
 8002962:	4b8e      	ldr	r3, [pc, #568]	; (8002b9c <main+0xbcc>)
 8002964:	781b      	ldrb	r3, [r3, #0]
 8002966:	1d5a      	adds	r2, r3, #5
 8002968:	4b8d      	ldr	r3, [pc, #564]	; (8002ba0 <main+0xbd0>)
 800296a:	fb83 1302 	smull	r1, r3, r3, r2
 800296e:	4413      	add	r3, r2
 8002970:	1099      	asrs	r1, r3, #2
 8002972:	17d3      	asrs	r3, r2, #31
 8002974:	1ac9      	subs	r1, r1, r3
 8002976:	460b      	mov	r3, r1
 8002978:	00db      	lsls	r3, r3, #3
 800297a:	1a5b      	subs	r3, r3, r1
 800297c:	1ad1      	subs	r1, r2, r3
 800297e:	4b89      	ldr	r3, [pc, #548]	; (8002ba4 <main+0xbd4>)
 8002980:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 8002984:	2300      	movs	r3, #0
 8002986:	9301      	str	r3, [sp, #4]
 8002988:	2301      	movs	r3, #1
 800298a:	9300      	str	r3, [sp, #0]
 800298c:	4b86      	ldr	r3, [pc, #536]	; (8002ba8 <main+0xbd8>)
 800298e:	217d      	movs	r1, #125	; 0x7d
 8002990:	f240 20c6 	movw	r0, #710	; 0x2c6
 8002994:	f002 fcbf 	bl	8005316 <LCD_Font>
						LCD_Font(710, 125, days[(7 + rtcWeekD - 1) % 7], &DejaVu_Sans_48, 1, CYAN);
 8002998:	4b80      	ldr	r3, [pc, #512]	; (8002b9c <main+0xbcc>)
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	1d9a      	adds	r2, r3, #6
 800299e:	4b80      	ldr	r3, [pc, #512]	; (8002ba0 <main+0xbd0>)
 80029a0:	fb83 1302 	smull	r1, r3, r3, r2
 80029a4:	4413      	add	r3, r2
 80029a6:	1099      	asrs	r1, r3, #2
 80029a8:	17d3      	asrs	r3, r2, #31
 80029aa:	1ac9      	subs	r1, r1, r3
 80029ac:	460b      	mov	r3, r1
 80029ae:	00db      	lsls	r3, r3, #3
 80029b0:	1a5b      	subs	r3, r3, r1
 80029b2:	1ad1      	subs	r1, r2, r3
 80029b4:	4b7b      	ldr	r3, [pc, #492]	; (8002ba4 <main+0xbd4>)
 80029b6:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 80029ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029be:	9301      	str	r3, [sp, #4]
 80029c0:	2301      	movs	r3, #1
 80029c2:	9300      	str	r3, [sp, #0]
 80029c4:	4b78      	ldr	r3, [pc, #480]	; (8002ba8 <main+0xbd8>)
 80029c6:	217d      	movs	r1, #125	; 0x7d
 80029c8:	f240 20c6 	movw	r0, #710	; 0x2c6
 80029cc:	f002 fca3 	bl	8005316 <LCD_Font>

						static const char* months[12] = { "JAN", "FEB", "MAR", "APR", "MAY", "JUN", "JUL", "AUG", "SEP", "OCT", "NOV", "DEC" };

						LCD_Font(600, 125, months[(12 + rtcMonth - 2) % 12], &DejaVu_Sans_48, 1, BLACK);
 80029d0:	4b76      	ldr	r3, [pc, #472]	; (8002bac <main+0xbdc>)
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	f103 010a 	add.w	r1, r3, #10
 80029d8:	4b75      	ldr	r3, [pc, #468]	; (8002bb0 <main+0xbe0>)
 80029da:	fb83 2301 	smull	r2, r3, r3, r1
 80029de:	105a      	asrs	r2, r3, #1
 80029e0:	17cb      	asrs	r3, r1, #31
 80029e2:	1ad2      	subs	r2, r2, r3
 80029e4:	4613      	mov	r3, r2
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	4413      	add	r3, r2
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	1aca      	subs	r2, r1, r3
 80029ee:	4b71      	ldr	r3, [pc, #452]	; (8002bb4 <main+0xbe4>)
 80029f0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80029f4:	2300      	movs	r3, #0
 80029f6:	9301      	str	r3, [sp, #4]
 80029f8:	2301      	movs	r3, #1
 80029fa:	9300      	str	r3, [sp, #0]
 80029fc:	4b6a      	ldr	r3, [pc, #424]	; (8002ba8 <main+0xbd8>)
 80029fe:	217d      	movs	r1, #125	; 0x7d
 8002a00:	f44f 7016 	mov.w	r0, #600	; 0x258
 8002a04:	f002 fc87 	bl	8005316 <LCD_Font>
						LCD_Font(600, 125, months[(12 + rtcMonth - 1) % 12], &DejaVu_Sans_48, 1, CYAN);
 8002a08:	4b68      	ldr	r3, [pc, #416]	; (8002bac <main+0xbdc>)
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	f103 010b 	add.w	r1, r3, #11
 8002a10:	4b67      	ldr	r3, [pc, #412]	; (8002bb0 <main+0xbe0>)
 8002a12:	fb83 2301 	smull	r2, r3, r3, r1
 8002a16:	105a      	asrs	r2, r3, #1
 8002a18:	17cb      	asrs	r3, r1, #31
 8002a1a:	1ad2      	subs	r2, r2, r3
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	005b      	lsls	r3, r3, #1
 8002a20:	4413      	add	r3, r2
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	1aca      	subs	r2, r1, r3
 8002a26:	4b63      	ldr	r3, [pc, #396]	; (8002bb4 <main+0xbe4>)
 8002a28:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002a2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a30:	9301      	str	r3, [sp, #4]
 8002a32:	2301      	movs	r3, #1
 8002a34:	9300      	str	r3, [sp, #0]
 8002a36:	4b5c      	ldr	r3, [pc, #368]	; (8002ba8 <main+0xbd8>)
 8002a38:	217d      	movs	r1, #125	; 0x7d
 8002a3a:	f44f 7016 	mov.w	r0, #600	; 0x258
 8002a3e:	f002 fc6a 	bl	8005316 <LCD_Font>

						sprintf(clockPrint, "%02d.%02d.%02d", rtcDateLast, rtcMonthLast, rtcYearLast);
 8002a42:	4b5d      	ldr	r3, [pc, #372]	; (8002bb8 <main+0xbe8>)
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	461a      	mov	r2, r3
 8002a48:	4b5c      	ldr	r3, [pc, #368]	; (8002bbc <main+0xbec>)
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	4b5c      	ldr	r3, [pc, #368]	; (8002bc0 <main+0xbf0>)
 8002a50:	781b      	ldrb	r3, [r3, #0]
 8002a52:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8002a56:	9300      	str	r3, [sp, #0]
 8002a58:	460b      	mov	r3, r1
 8002a5a:	495a      	ldr	r1, [pc, #360]	; (8002bc4 <main+0xbf4>)
 8002a5c:	f00b f87a 	bl	800db54 <siprintf>
						LCD_Font(578, 175, clockPrint, &DejaVu_Sans_48, 1, BLACK);
 8002a60:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8002a64:	2300      	movs	r3, #0
 8002a66:	9301      	str	r3, [sp, #4]
 8002a68:	2301      	movs	r3, #1
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	4b4e      	ldr	r3, [pc, #312]	; (8002ba8 <main+0xbd8>)
 8002a6e:	21af      	movs	r1, #175	; 0xaf
 8002a70:	f240 2042 	movw	r0, #578	; 0x242
 8002a74:	f002 fc4f 	bl	8005316 <LCD_Font>
						sprintf(clockPrint, "%02d.%02d.%02d", rtcDate, rtcMonth, rtcYear);
 8002a78:	4b53      	ldr	r3, [pc, #332]	; (8002bc8 <main+0xbf8>)
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	4b4b      	ldr	r3, [pc, #300]	; (8002bac <main+0xbdc>)
 8002a80:	781b      	ldrb	r3, [r3, #0]
 8002a82:	4619      	mov	r1, r3
 8002a84:	4b51      	ldr	r3, [pc, #324]	; (8002bcc <main+0xbfc>)
 8002a86:	781b      	ldrb	r3, [r3, #0]
 8002a88:	f107 0058 	add.w	r0, r7, #88	; 0x58
 8002a8c:	9300      	str	r3, [sp, #0]
 8002a8e:	460b      	mov	r3, r1
 8002a90:	494c      	ldr	r1, [pc, #304]	; (8002bc4 <main+0xbf4>)
 8002a92:	f00b f85f 	bl	800db54 <siprintf>
						LCD_Font(578, 175, clockPrint, &DejaVu_Sans_48, 1, CYAN);
 8002a96:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8002a9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a9e:	9301      	str	r3, [sp, #4]
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	9300      	str	r3, [sp, #0]
 8002aa4:	4b40      	ldr	r3, [pc, #256]	; (8002ba8 <main+0xbd8>)
 8002aa6:	21af      	movs	r1, #175	; 0xaf
 8002aa8:	f240 2042 	movw	r0, #578	; 0x242
 8002aac:	f002 fc33 	bl	8005316 <LCD_Font>

						rtcWeekDLast = rtcWeekD;
 8002ab0:	4b3a      	ldr	r3, [pc, #232]	; (8002b9c <main+0xbcc>)
 8002ab2:	781a      	ldrb	r2, [r3, #0]
 8002ab4:	4b38      	ldr	r3, [pc, #224]	; (8002b98 <main+0xbc8>)
 8002ab6:	701a      	strb	r2, [r3, #0]
						rtcDateLast = rtcDate;
 8002ab8:	4b43      	ldr	r3, [pc, #268]	; (8002bc8 <main+0xbf8>)
 8002aba:	781a      	ldrb	r2, [r3, #0]
 8002abc:	4b3e      	ldr	r3, [pc, #248]	; (8002bb8 <main+0xbe8>)
 8002abe:	701a      	strb	r2, [r3, #0]
					}
					rtcMonthLast = rtcMonth;
 8002ac0:	4b3a      	ldr	r3, [pc, #232]	; (8002bac <main+0xbdc>)
 8002ac2:	781a      	ldrb	r2, [r3, #0]
 8002ac4:	4b3d      	ldr	r3, [pc, #244]	; (8002bbc <main+0xbec>)
 8002ac6:	701a      	strb	r2, [r3, #0]
					rtcYearLast = rtcYear;
 8002ac8:	4b40      	ldr	r3, [pc, #256]	; (8002bcc <main+0xbfc>)
 8002aca:	781a      	ldrb	r2, [r3, #0]
 8002acc:	4b3c      	ldr	r3, [pc, #240]	; (8002bc0 <main+0xbf0>)
 8002ace:	701a      	strb	r2, [r3, #0]
					rtcHrsLast = rtcHrs;
 8002ad0:	4b30      	ldr	r3, [pc, #192]	; (8002b94 <main+0xbc4>)
 8002ad2:	781a      	ldrb	r2, [r3, #0]
 8002ad4:	4b2e      	ldr	r3, [pc, #184]	; (8002b90 <main+0xbc0>)
 8002ad6:	701a      	strb	r2, [r3, #0]
				}
				rtcMinLast = rtcMin;
 8002ad8:	4b29      	ldr	r3, [pc, #164]	; (8002b80 <main+0xbb0>)
 8002ada:	781a      	ldrb	r2, [r3, #0]
 8002adc:	4b27      	ldr	r3, [pc, #156]	; (8002b7c <main+0xbac>)
 8002ade:	701a      	strb	r2, [r3, #0]
				temperature = BME280_getTemperature(-1);
 8002ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ae4:	f7fe fb80 	bl	80011e8 <BME280_getTemperature>
 8002ae8:	ee10 3a10 	vmov	r3, s0
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7fd fd2b 	bl	8000548 <__aeabi_f2d>
 8002af2:	4602      	mov	r2, r0
 8002af4:	460b      	mov	r3, r1
 8002af6:	4936      	ldr	r1, [pc, #216]	; (8002bd0 <main+0xc00>)
 8002af8:	e9c1 2300 	strd	r2, r3, [r1]
				humidity = BME280_getHumidity(-1);
 8002afc:	f04f 30ff 	mov.w	r0, #4294967295
 8002b00:	f7fe fbea 	bl	80012d8 <BME280_getHumidity>
 8002b04:	ee10 3a10 	vmov	r3, s0
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f7fd fd1d 	bl	8000548 <__aeabi_f2d>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	460b      	mov	r3, r1
 8002b12:	4930      	ldr	r1, [pc, #192]	; (8002bd4 <main+0xc04>)
 8002b14:	e9c1 2300 	strd	r2, r3, [r1]
				pressure = (uint16_t)BME280_getPressure();
 8002b18:	f7fe fc80 	bl	800141c <BME280_getPressure>
 8002b1c:	eef0 7a40 	vmov.f32	s15, s0
 8002b20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b24:	ee17 3a90 	vmov	r3, s15
 8002b28:	b29a      	uxth	r2, r3
 8002b2a:	4b2b      	ldr	r3, [pc, #172]	; (8002bd8 <main+0xc08>)
 8002b2c:	801a      	strh	r2, [r3, #0]

				if (pressure > 900 && pressure < 1100 && temperature < 85 && temperature > -40 && humidity > 0 && humidity < 100) {
 8002b2e:	4b2a      	ldr	r3, [pc, #168]	; (8002bd8 <main+0xc08>)
 8002b30:	881b      	ldrh	r3, [r3, #0]
 8002b32:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8002b36:	f240 8775 	bls.w	8003a24 <main+0x1a54>
 8002b3a:	4b27      	ldr	r3, [pc, #156]	; (8002bd8 <main+0xc08>)
 8002b3c:	881b      	ldrh	r3, [r3, #0]
 8002b3e:	f240 424b 	movw	r2, #1099	; 0x44b
 8002b42:	4293      	cmp	r3, r2
 8002b44:	f200 876e 	bhi.w	8003a24 <main+0x1a54>
 8002b48:	4b21      	ldr	r3, [pc, #132]	; (8002bd0 <main+0xc00>)
 8002b4a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b4e:	f04f 0200 	mov.w	r2, #0
 8002b52:	4b22      	ldr	r3, [pc, #136]	; (8002bdc <main+0xc0c>)
 8002b54:	f7fd ffc2 	bl	8000adc <__aeabi_dcmplt>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	f000 8762 	beq.w	8003a24 <main+0x1a54>
 8002b60:	4b1b      	ldr	r3, [pc, #108]	; (8002bd0 <main+0xc00>)
 8002b62:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b66:	f04f 0200 	mov.w	r2, #0
 8002b6a:	4b1d      	ldr	r3, [pc, #116]	; (8002be0 <main+0xc10>)
 8002b6c:	f7fd ffd4 	bl	8000b18 <__aeabi_dcmpgt>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	e036      	b.n	8002be4 <main+0xc14>
 8002b76:	bf00      	nop
 8002b78:	40020800 	.word	0x40020800
 8002b7c:	20000001 	.word	0x20000001
 8002b80:	20000656 	.word	0x20000656
 8002b84:	080136a4 	.word	0x080136a4
 8002b88:	080219cc 	.word	0x080219cc
 8002b8c:	00ffa500 	.word	0x00ffa500
 8002b90:	20000002 	.word	0x20000002
 8002b94:	20000657 	.word	0x20000657
 8002b98:	2000065c 	.word	0x2000065c
 8002b9c:	2000065a 	.word	0x2000065a
 8002ba0:	92492493 	.word	0x92492493
 8002ba4:	20000024 	.word	0x20000024
 8002ba8:	08015ee0 	.word	0x08015ee0
 8002bac:	20000659 	.word	0x20000659
 8002bb0:	2aaaaaab 	.word	0x2aaaaaab
 8002bb4:	20000040 	.word	0x20000040
 8002bb8:	2000065d 	.word	0x2000065d
 8002bbc:	2000065e 	.word	0x2000065e
 8002bc0:	2000065f 	.word	0x2000065f
 8002bc4:	080136ac 	.word	0x080136ac
 8002bc8:	20000658 	.word	0x20000658
 8002bcc:	2000065b 	.word	0x2000065b
 8002bd0:	20000660 	.word	0x20000660
 8002bd4:	20000670 	.word	0x20000670
 8002bd8:	200006a0 	.word	0x200006a0
 8002bdc:	40554000 	.word	0x40554000
 8002be0:	c0440000 	.word	0xc0440000
 8002be4:	f000 871e 	beq.w	8003a24 <main+0x1a54>
 8002be8:	4b8b      	ldr	r3, [pc, #556]	; (8002e18 <main+0xe48>)
 8002bea:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002bee:	f04f 0200 	mov.w	r2, #0
 8002bf2:	f04f 0300 	mov.w	r3, #0
 8002bf6:	f7fd ff8f 	bl	8000b18 <__aeabi_dcmpgt>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	f000 8711 	beq.w	8003a24 <main+0x1a54>
 8002c02:	4b85      	ldr	r3, [pc, #532]	; (8002e18 <main+0xe48>)
 8002c04:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c08:	f04f 0200 	mov.w	r2, #0
 8002c0c:	4b83      	ldr	r3, [pc, #524]	; (8002e1c <main+0xe4c>)
 8002c0e:	f7fd ff65 	bl	8000adc <__aeabi_dcmplt>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	f000 8705 	beq.w	8003a24 <main+0x1a54>

					if (temperature != temperatureLast) {
 8002c1a:	4b81      	ldr	r3, [pc, #516]	; (8002e20 <main+0xe50>)
 8002c1c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c20:	4b80      	ldr	r3, [pc, #512]	; (8002e24 <main+0xe54>)
 8002c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c26:	f7fd ff4f 	bl	8000ac8 <__aeabi_dcmpeq>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	f040 8133 	bne.w	8002e98 <main+0xec8>

						LCD_Rect(1, 182, 265, 40, 1, BLUE);
 8002c32:	23ff      	movs	r3, #255	; 0xff
 8002c34:	9301      	str	r3, [sp, #4]
 8002c36:	2301      	movs	r3, #1
 8002c38:	9300      	str	r3, [sp, #0]
 8002c3a:	2328      	movs	r3, #40	; 0x28
 8002c3c:	f240 1209 	movw	r2, #265	; 0x109
 8002c40:	21b6      	movs	r1, #182	; 0xb6
 8002c42:	2001      	movs	r0, #1
 8002c44:	f002 f938 	bl	8004eb8 <LCD_Rect>

						char weatherPrintT[7];

						if (temperatureLast >= 10 || (temperatureLast < 0 && temperatureLast > -10)) {
 8002c48:	4b76      	ldr	r3, [pc, #472]	; (8002e24 <main+0xe54>)
 8002c4a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c4e:	f04f 0200 	mov.w	r2, #0
 8002c52:	4b75      	ldr	r3, [pc, #468]	; (8002e28 <main+0xe58>)
 8002c54:	f7fd ff56 	bl	8000b04 <__aeabi_dcmpge>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d116      	bne.n	8002c8c <main+0xcbc>
 8002c5e:	4b71      	ldr	r3, [pc, #452]	; (8002e24 <main+0xe54>)
 8002c60:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c64:	f04f 0200 	mov.w	r2, #0
 8002c68:	f04f 0300 	mov.w	r3, #0
 8002c6c:	f7fd ff36 	bl	8000adc <__aeabi_dcmplt>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d01e      	beq.n	8002cb4 <main+0xce4>
 8002c76:	4b6b      	ldr	r3, [pc, #428]	; (8002e24 <main+0xe54>)
 8002c78:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c7c:	f04f 0200 	mov.w	r2, #0
 8002c80:	4b6a      	ldr	r3, [pc, #424]	; (8002e2c <main+0xe5c>)
 8002c82:	f7fd ff49 	bl	8000b18 <__aeabi_dcmpgt>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d013      	beq.n	8002cb4 <main+0xce4>
							sprintf(weatherPrintT, "%.1f 'C", temperatureLast);
 8002c8c:	4b65      	ldr	r3, [pc, #404]	; (8002e24 <main+0xe54>)
 8002c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c92:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8002c96:	4966      	ldr	r1, [pc, #408]	; (8002e30 <main+0xe60>)
 8002c98:	f00a ff5c 	bl	800db54 <siprintf>
							LCD_Font(61, 220, weatherPrintT, &DejaVu_Sans_48, 1, BLACK);
 8002c9c:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	9301      	str	r3, [sp, #4]
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	9300      	str	r3, [sp, #0]
 8002ca8:	4b62      	ldr	r3, [pc, #392]	; (8002e34 <main+0xe64>)
 8002caa:	21dc      	movs	r1, #220	; 0xdc
 8002cac:	203d      	movs	r0, #61	; 0x3d
 8002cae:	f002 fb32 	bl	8005316 <LCD_Font>
 8002cb2:	e050      	b.n	8002d56 <main+0xd86>
						}
						else if (temperatureLast < 10 && temperatureLast > 0) {
 8002cb4:	4b5b      	ldr	r3, [pc, #364]	; (8002e24 <main+0xe54>)
 8002cb6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002cba:	f04f 0200 	mov.w	r2, #0
 8002cbe:	4b5a      	ldr	r3, [pc, #360]	; (8002e28 <main+0xe58>)
 8002cc0:	f7fd ff0c 	bl	8000adc <__aeabi_dcmplt>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d01f      	beq.n	8002d0a <main+0xd3a>
 8002cca:	4b56      	ldr	r3, [pc, #344]	; (8002e24 <main+0xe54>)
 8002ccc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002cd0:	f04f 0200 	mov.w	r2, #0
 8002cd4:	f04f 0300 	mov.w	r3, #0
 8002cd8:	f7fd ff1e 	bl	8000b18 <__aeabi_dcmpgt>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d013      	beq.n	8002d0a <main+0xd3a>
							sprintf(weatherPrintT, "%.1f 'C", temperatureLast);
 8002ce2:	4b50      	ldr	r3, [pc, #320]	; (8002e24 <main+0xe54>)
 8002ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ce8:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8002cec:	4950      	ldr	r1, [pc, #320]	; (8002e30 <main+0xe60>)
 8002cee:	f00a ff31 	bl	800db54 <siprintf>
							LCD_Font(87, 220, weatherPrintT, &DejaVu_Sans_48, 1, BLACK);
 8002cf2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	9301      	str	r3, [sp, #4]
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	9300      	str	r3, [sp, #0]
 8002cfe:	4b4d      	ldr	r3, [pc, #308]	; (8002e34 <main+0xe64>)
 8002d00:	21dc      	movs	r1, #220	; 0xdc
 8002d02:	2057      	movs	r0, #87	; 0x57
 8002d04:	f002 fb07 	bl	8005316 <LCD_Font>
 8002d08:	e025      	b.n	8002d56 <main+0xd86>
						}
						else if (temperatureLast <= -10) {
 8002d0a:	4b46      	ldr	r3, [pc, #280]	; (8002e24 <main+0xe54>)
 8002d0c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d10:	f04f 0200 	mov.w	r2, #0
 8002d14:	4b45      	ldr	r3, [pc, #276]	; (8002e2c <main+0xe5c>)
 8002d16:	f7fd feeb 	bl	8000af0 <__aeabi_dcmple>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d01a      	beq.n	8002d56 <main+0xd86>
							sprintf(weatherPrintT, "%2d 'C", (int8_t)temperatureLast);
 8002d20:	4b40      	ldr	r3, [pc, #256]	; (8002e24 <main+0xe54>)
 8002d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d26:	4610      	mov	r0, r2
 8002d28:	4619      	mov	r1, r3
 8002d2a:	f7fd ff15 	bl	8000b58 <__aeabi_d2iz>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	b25b      	sxtb	r3, r3
 8002d32:	461a      	mov	r2, r3
 8002d34:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002d38:	493f      	ldr	r1, [pc, #252]	; (8002e38 <main+0xe68>)
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f00a ff0a 	bl	800db54 <siprintf>
							LCD_Font(61, 220, weatherPrintT, &DejaVu_Sans_48, 1, BLACK);
 8002d40:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002d44:	2300      	movs	r3, #0
 8002d46:	9301      	str	r3, [sp, #4]
 8002d48:	2301      	movs	r3, #1
 8002d4a:	9300      	str	r3, [sp, #0]
 8002d4c:	4b39      	ldr	r3, [pc, #228]	; (8002e34 <main+0xe64>)
 8002d4e:	21dc      	movs	r1, #220	; 0xdc
 8002d50:	203d      	movs	r0, #61	; 0x3d
 8002d52:	f002 fae0 	bl	8005316 <LCD_Font>
						}

						if (temperature >= 10 || (temperature < 0 && temperature > -10)) {
 8002d56:	4b32      	ldr	r3, [pc, #200]	; (8002e20 <main+0xe50>)
 8002d58:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d5c:	f04f 0200 	mov.w	r2, #0
 8002d60:	4b31      	ldr	r3, [pc, #196]	; (8002e28 <main+0xe58>)
 8002d62:	f7fd fecf 	bl	8000b04 <__aeabi_dcmpge>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d116      	bne.n	8002d9a <main+0xdca>
 8002d6c:	4b2c      	ldr	r3, [pc, #176]	; (8002e20 <main+0xe50>)
 8002d6e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d72:	f04f 0200 	mov.w	r2, #0
 8002d76:	f04f 0300 	mov.w	r3, #0
 8002d7a:	f7fd feaf 	bl	8000adc <__aeabi_dcmplt>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d01e      	beq.n	8002dc2 <main+0xdf2>
 8002d84:	4b26      	ldr	r3, [pc, #152]	; (8002e20 <main+0xe50>)
 8002d86:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d8a:	f04f 0200 	mov.w	r2, #0
 8002d8e:	4b27      	ldr	r3, [pc, #156]	; (8002e2c <main+0xe5c>)
 8002d90:	f7fd fec2 	bl	8000b18 <__aeabi_dcmpgt>
 8002d94:	4603      	mov	r3, r0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d013      	beq.n	8002dc2 <main+0xdf2>
							sprintf(weatherPrintT, "%.1f 'C", temperature);
 8002d9a:	4b21      	ldr	r3, [pc, #132]	; (8002e20 <main+0xe50>)
 8002d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002da0:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8002da4:	4922      	ldr	r1, [pc, #136]	; (8002e30 <main+0xe60>)
 8002da6:	f00a fed5 	bl	800db54 <siprintf>
							LCD_Font(61, 220, weatherPrintT, &DejaVu_Sans_48, 1, ORANGE);
 8002daa:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002dae:	4b23      	ldr	r3, [pc, #140]	; (8002e3c <main+0xe6c>)
 8002db0:	9301      	str	r3, [sp, #4]
 8002db2:	2301      	movs	r3, #1
 8002db4:	9300      	str	r3, [sp, #0]
 8002db6:	4b1f      	ldr	r3, [pc, #124]	; (8002e34 <main+0xe64>)
 8002db8:	21dc      	movs	r1, #220	; 0xdc
 8002dba:	203d      	movs	r0, #61	; 0x3d
 8002dbc:	f002 faab 	bl	8005316 <LCD_Font>
 8002dc0:	e064      	b.n	8002e8c <main+0xebc>
						}
						else if (temperature < 10 && temperature > 0) {
 8002dc2:	4b17      	ldr	r3, [pc, #92]	; (8002e20 <main+0xe50>)
 8002dc4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002dc8:	f04f 0200 	mov.w	r2, #0
 8002dcc:	4b16      	ldr	r3, [pc, #88]	; (8002e28 <main+0xe58>)
 8002dce:	f7fd fe85 	bl	8000adc <__aeabi_dcmplt>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d033      	beq.n	8002e40 <main+0xe70>
 8002dd8:	4b11      	ldr	r3, [pc, #68]	; (8002e20 <main+0xe50>)
 8002dda:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002dde:	f04f 0200 	mov.w	r2, #0
 8002de2:	f04f 0300 	mov.w	r3, #0
 8002de6:	f7fd fe97 	bl	8000b18 <__aeabi_dcmpgt>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d027      	beq.n	8002e40 <main+0xe70>
							sprintf(weatherPrintT, "%.1f 'C", temperature);
 8002df0:	4b0b      	ldr	r3, [pc, #44]	; (8002e20 <main+0xe50>)
 8002df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002df6:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8002dfa:	490d      	ldr	r1, [pc, #52]	; (8002e30 <main+0xe60>)
 8002dfc:	f00a feaa 	bl	800db54 <siprintf>
							LCD_Font(87, 220, weatherPrintT, &DejaVu_Sans_48, 1, ORANGE);
 8002e00:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002e04:	4b0d      	ldr	r3, [pc, #52]	; (8002e3c <main+0xe6c>)
 8002e06:	9301      	str	r3, [sp, #4]
 8002e08:	2301      	movs	r3, #1
 8002e0a:	9300      	str	r3, [sp, #0]
 8002e0c:	4b09      	ldr	r3, [pc, #36]	; (8002e34 <main+0xe64>)
 8002e0e:	21dc      	movs	r1, #220	; 0xdc
 8002e10:	2057      	movs	r0, #87	; 0x57
 8002e12:	f002 fa80 	bl	8005316 <LCD_Font>
 8002e16:	e039      	b.n	8002e8c <main+0xebc>
 8002e18:	20000670 	.word	0x20000670
 8002e1c:	40590000 	.word	0x40590000
 8002e20:	20000660 	.word	0x20000660
 8002e24:	20000668 	.word	0x20000668
 8002e28:	40240000 	.word	0x40240000
 8002e2c:	c0240000 	.word	0xc0240000
 8002e30:	080136bc 	.word	0x080136bc
 8002e34:	08015ee0 	.word	0x08015ee0
 8002e38:	080136c4 	.word	0x080136c4
 8002e3c:	00ffa500 	.word	0x00ffa500
						}
						else if (temperature <= -10) {
 8002e40:	4bb0      	ldr	r3, [pc, #704]	; (8003104 <main+0x1134>)
 8002e42:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e46:	f04f 0200 	mov.w	r2, #0
 8002e4a:	4baf      	ldr	r3, [pc, #700]	; (8003108 <main+0x1138>)
 8002e4c:	f7fd fe50 	bl	8000af0 <__aeabi_dcmple>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d01a      	beq.n	8002e8c <main+0xebc>
							sprintf(weatherPrintT, "%2d 'C", (int8_t)temperature);
 8002e56:	4bab      	ldr	r3, [pc, #684]	; (8003104 <main+0x1134>)
 8002e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e5c:	4610      	mov	r0, r2
 8002e5e:	4619      	mov	r1, r3
 8002e60:	f7fd fe7a 	bl	8000b58 <__aeabi_d2iz>
 8002e64:	4603      	mov	r3, r0
 8002e66:	b25b      	sxtb	r3, r3
 8002e68:	461a      	mov	r2, r3
 8002e6a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002e6e:	49a7      	ldr	r1, [pc, #668]	; (800310c <main+0x113c>)
 8002e70:	4618      	mov	r0, r3
 8002e72:	f00a fe6f 	bl	800db54 <siprintf>
							LCD_Font(61, 220, weatherPrintT, &DejaVu_Sans_48, 1, ORANGE);
 8002e76:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002e7a:	4ba5      	ldr	r3, [pc, #660]	; (8003110 <main+0x1140>)
 8002e7c:	9301      	str	r3, [sp, #4]
 8002e7e:	2301      	movs	r3, #1
 8002e80:	9300      	str	r3, [sp, #0]
 8002e82:	4ba4      	ldr	r3, [pc, #656]	; (8003114 <main+0x1144>)
 8002e84:	21dc      	movs	r1, #220	; 0xdc
 8002e86:	203d      	movs	r0, #61	; 0x3d
 8002e88:	f002 fa45 	bl	8005316 <LCD_Font>
						}

						temperatureLast = temperature;
 8002e8c:	4b9d      	ldr	r3, [pc, #628]	; (8003104 <main+0x1134>)
 8002e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e92:	49a1      	ldr	r1, [pc, #644]	; (8003118 <main+0x1148>)
 8002e94:	e9c1 2300 	strd	r2, r3, [r1]
					}

					if (humidity != humidityLast) {
 8002e98:	4ba0      	ldr	r3, [pc, #640]	; (800311c <main+0x114c>)
 8002e9a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e9e:	4ba0      	ldr	r3, [pc, #640]	; (8003120 <main+0x1150>)
 8002ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ea4:	f7fd fe10 	bl	8000ac8 <__aeabi_dcmpeq>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d16b      	bne.n	8002f86 <main+0xfb6>

						LCD_Rect(267, 182, 265, 40, 1, BLUE);
 8002eae:	23ff      	movs	r3, #255	; 0xff
 8002eb0:	9301      	str	r3, [sp, #4]
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	9300      	str	r3, [sp, #0]
 8002eb6:	2328      	movs	r3, #40	; 0x28
 8002eb8:	f240 1209 	movw	r2, #265	; 0x109
 8002ebc:	21b6      	movs	r1, #182	; 0xb6
 8002ebe:	f240 100b 	movw	r0, #267	; 0x10b
 8002ec2:	f001 fff9 	bl	8004eb8 <LCD_Rect>

						char weatherPrintH[8];

						sprintf(weatherPrintH, "%.1f H2O", humidityLast);
 8002ec6:	4b96      	ldr	r3, [pc, #600]	; (8003120 <main+0x1150>)
 8002ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ecc:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8002ed0:	4994      	ldr	r1, [pc, #592]	; (8003124 <main+0x1154>)
 8002ed2:	f00a fe3f 	bl	800db54 <siprintf>
						if (humidityLast >= 10)
 8002ed6:	4b92      	ldr	r3, [pc, #584]	; (8003120 <main+0x1150>)
 8002ed8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002edc:	f04f 0200 	mov.w	r2, #0
 8002ee0:	4b91      	ldr	r3, [pc, #580]	; (8003128 <main+0x1158>)
 8002ee2:	f7fd fe0f 	bl	8000b04 <__aeabi_dcmpge>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d00c      	beq.n	8002f06 <main+0xf36>
							LCD_Font(297, 220, weatherPrintH, &DejaVu_Sans_48, 1, BLACK);
 8002eec:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	9301      	str	r3, [sp, #4]
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	9300      	str	r3, [sp, #0]
 8002ef8:	4b86      	ldr	r3, [pc, #536]	; (8003114 <main+0x1144>)
 8002efa:	21dc      	movs	r1, #220	; 0xdc
 8002efc:	f240 1029 	movw	r0, #297	; 0x129
 8002f00:	f002 fa09 	bl	8005316 <LCD_Font>
 8002f04:	e00b      	b.n	8002f1e <main+0xf4e>
						else LCD_Font(323, 220, weatherPrintH, &DejaVu_Sans_48, 1, BLACK);
 8002f06:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	9301      	str	r3, [sp, #4]
 8002f0e:	2301      	movs	r3, #1
 8002f10:	9300      	str	r3, [sp, #0]
 8002f12:	4b80      	ldr	r3, [pc, #512]	; (8003114 <main+0x1144>)
 8002f14:	21dc      	movs	r1, #220	; 0xdc
 8002f16:	f240 1043 	movw	r0, #323	; 0x143
 8002f1a:	f002 f9fc 	bl	8005316 <LCD_Font>

						sprintf(weatherPrintH, "%.1f H2O", humidity);
 8002f1e:	4b7f      	ldr	r3, [pc, #508]	; (800311c <main+0x114c>)
 8002f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f24:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8002f28:	497e      	ldr	r1, [pc, #504]	; (8003124 <main+0x1154>)
 8002f2a:	f00a fe13 	bl	800db54 <siprintf>
						if (humidity >= 10)
 8002f2e:	4b7b      	ldr	r3, [pc, #492]	; (800311c <main+0x114c>)
 8002f30:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f34:	f04f 0200 	mov.w	r2, #0
 8002f38:	4b7b      	ldr	r3, [pc, #492]	; (8003128 <main+0x1158>)
 8002f3a:	f7fd fde3 	bl	8000b04 <__aeabi_dcmpge>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d00d      	beq.n	8002f60 <main+0xf90>
							LCD_Font(297, 220, weatherPrintH, &DejaVu_Sans_48, 1, CYAN);
 8002f44:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8002f48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f4c:	9301      	str	r3, [sp, #4]
 8002f4e:	2301      	movs	r3, #1
 8002f50:	9300      	str	r3, [sp, #0]
 8002f52:	4b70      	ldr	r3, [pc, #448]	; (8003114 <main+0x1144>)
 8002f54:	21dc      	movs	r1, #220	; 0xdc
 8002f56:	f240 1029 	movw	r0, #297	; 0x129
 8002f5a:	f002 f9dc 	bl	8005316 <LCD_Font>
 8002f5e:	e00c      	b.n	8002f7a <main+0xfaa>
						else LCD_Font(323, 220, weatherPrintH, &DejaVu_Sans_48, 1, CYAN);
 8002f60:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8002f64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f68:	9301      	str	r3, [sp, #4]
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	9300      	str	r3, [sp, #0]
 8002f6e:	4b69      	ldr	r3, [pc, #420]	; (8003114 <main+0x1144>)
 8002f70:	21dc      	movs	r1, #220	; 0xdc
 8002f72:	f240 1043 	movw	r0, #323	; 0x143
 8002f76:	f002 f9ce 	bl	8005316 <LCD_Font>

						humidityLast = humidity;
 8002f7a:	4b68      	ldr	r3, [pc, #416]	; (800311c <main+0x114c>)
 8002f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f80:	4967      	ldr	r1, [pc, #412]	; (8003120 <main+0x1150>)
 8002f82:	e9c1 2300 	strd	r2, r3, [r1]
					}

					if (pressureLast != pressure) {
 8002f86:	4b69      	ldr	r3, [pc, #420]	; (800312c <main+0x115c>)
 8002f88:	881a      	ldrh	r2, [r3, #0]
 8002f8a:	4b69      	ldr	r3, [pc, #420]	; (8003130 <main+0x1160>)
 8002f8c:	881b      	ldrh	r3, [r3, #0]
 8002f8e:	429a      	cmp	r2, r3
 8002f90:	d071      	beq.n	8003076 <main+0x10a6>

						LCD_Rect(533, 182, 265, 40, 1, BLUE);
 8002f92:	23ff      	movs	r3, #255	; 0xff
 8002f94:	9301      	str	r3, [sp, #4]
 8002f96:	2301      	movs	r3, #1
 8002f98:	9300      	str	r3, [sp, #0]
 8002f9a:	2328      	movs	r3, #40	; 0x28
 8002f9c:	f240 1209 	movw	r2, #265	; 0x109
 8002fa0:	21b6      	movs	r1, #182	; 0xb6
 8002fa2:	f240 2015 	movw	r0, #533	; 0x215
 8002fa6:	f001 ff87 	bl	8004eb8 <LCD_Rect>

						char weatherPrintP[11];

						if (pressureLast >= 1000) {
 8002faa:	4b60      	ldr	r3, [pc, #384]	; (800312c <main+0x115c>)
 8002fac:	881b      	ldrh	r3, [r3, #0]
 8002fae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002fb2:	d315      	bcc.n	8002fe0 <main+0x1010>
							sprintf(weatherPrintP, "%02d HPa", pressureLast);
 8002fb4:	4b5d      	ldr	r3, [pc, #372]	; (800312c <main+0x115c>)
 8002fb6:	881b      	ldrh	r3, [r3, #0]
 8002fb8:	461a      	mov	r2, r3
 8002fba:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002fbe:	495d      	ldr	r1, [pc, #372]	; (8003134 <main+0x1164>)
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f00a fdc7 	bl	800db54 <siprintf>
							LCD_Font(555, 220, weatherPrintP, &DejaVu_Sans_48, 1, BLACK);
 8002fc6:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002fca:	2300      	movs	r3, #0
 8002fcc:	9301      	str	r3, [sp, #4]
 8002fce:	2301      	movs	r3, #1
 8002fd0:	9300      	str	r3, [sp, #0]
 8002fd2:	4b50      	ldr	r3, [pc, #320]	; (8003114 <main+0x1144>)
 8002fd4:	21dc      	movs	r1, #220	; 0xdc
 8002fd6:	f240 202b 	movw	r0, #555	; 0x22b
 8002fda:	f002 f99c 	bl	8005316 <LCD_Font>
 8002fde:	e014      	b.n	800300a <main+0x103a>
						}
						else {
							sprintf(weatherPrintP, " %02d HPa", pressureLast);
 8002fe0:	4b52      	ldr	r3, [pc, #328]	; (800312c <main+0x115c>)
 8002fe2:	881b      	ldrh	r3, [r3, #0]
 8002fe4:	461a      	mov	r2, r3
 8002fe6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002fea:	4953      	ldr	r1, [pc, #332]	; (8003138 <main+0x1168>)
 8002fec:	4618      	mov	r0, r3
 8002fee:	f00a fdb1 	bl	800db54 <siprintf>
							LCD_Font(555, 220, weatherPrintP, &DejaVu_Sans_48, 1, BLACK);
 8002ff2:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	9301      	str	r3, [sp, #4]
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	9300      	str	r3, [sp, #0]
 8002ffe:	4b45      	ldr	r3, [pc, #276]	; (8003114 <main+0x1144>)
 8003000:	21dc      	movs	r1, #220	; 0xdc
 8003002:	f240 202b 	movw	r0, #555	; 0x22b
 8003006:	f002 f986 	bl	8005316 <LCD_Font>
						}

						pressureLast = pressure;
 800300a:	4b49      	ldr	r3, [pc, #292]	; (8003130 <main+0x1160>)
 800300c:	881a      	ldrh	r2, [r3, #0]
 800300e:	4b47      	ldr	r3, [pc, #284]	; (800312c <main+0x115c>)
 8003010:	801a      	strh	r2, [r3, #0]

						if (pressureLast >= 1000) {
 8003012:	4b46      	ldr	r3, [pc, #280]	; (800312c <main+0x115c>)
 8003014:	881b      	ldrh	r3, [r3, #0]
 8003016:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800301a:	d316      	bcc.n	800304a <main+0x107a>
							sprintf(weatherPrintP, "%02d HPa", pressureLast);
 800301c:	4b43      	ldr	r3, [pc, #268]	; (800312c <main+0x115c>)
 800301e:	881b      	ldrh	r3, [r3, #0]
 8003020:	461a      	mov	r2, r3
 8003022:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003026:	4943      	ldr	r1, [pc, #268]	; (8003134 <main+0x1164>)
 8003028:	4618      	mov	r0, r3
 800302a:	f00a fd93 	bl	800db54 <siprintf>
							LCD_Font(555, 220, weatherPrintP, &DejaVu_Sans_48, 1, GREEN);
 800302e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003032:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8003036:	9301      	str	r3, [sp, #4]
 8003038:	2301      	movs	r3, #1
 800303a:	9300      	str	r3, [sp, #0]
 800303c:	4b35      	ldr	r3, [pc, #212]	; (8003114 <main+0x1144>)
 800303e:	21dc      	movs	r1, #220	; 0xdc
 8003040:	f240 202b 	movw	r0, #555	; 0x22b
 8003044:	f002 f967 	bl	8005316 <LCD_Font>
 8003048:	e015      	b.n	8003076 <main+0x10a6>
						}
						else {
							sprintf(weatherPrintP, " %02d HPa", pressureLast);
 800304a:	4b38      	ldr	r3, [pc, #224]	; (800312c <main+0x115c>)
 800304c:	881b      	ldrh	r3, [r3, #0]
 800304e:	461a      	mov	r2, r3
 8003050:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003054:	4938      	ldr	r1, [pc, #224]	; (8003138 <main+0x1168>)
 8003056:	4618      	mov	r0, r3
 8003058:	f00a fd7c 	bl	800db54 <siprintf>
							LCD_Font(555, 220, weatherPrintP, &DejaVu_Sans_48, 1, GREEN);
 800305c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003060:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8003064:	9301      	str	r3, [sp, #4]
 8003066:	2301      	movs	r3, #1
 8003068:	9300      	str	r3, [sp, #0]
 800306a:	4b2a      	ldr	r3, [pc, #168]	; (8003114 <main+0x1144>)
 800306c:	21dc      	movs	r1, #220	; 0xdc
 800306e:	f240 202b 	movw	r0, #555	; 0x22b
 8003072:	f002 f950 	bl	8005316 <LCD_Font>
						}
					}

					if (AT24XX_Read(0) != rtcHrs) {
 8003076:	2000      	movs	r0, #0
 8003078:	f7fe f80a 	bl	8001090 <AT24XX_Read>
 800307c:	4603      	mov	r3, r0
 800307e:	461a      	mov	r2, r3
 8003080:	4b2e      	ldr	r3, [pc, #184]	; (800313c <main+0x116c>)
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	429a      	cmp	r2, r3
 8003086:	f000 81ee 	beq.w	8003466 <main+0x1496>

						AT24XX_Update(0, rtcHrs);
 800308a:	4b2c      	ldr	r3, [pc, #176]	; (800313c <main+0x116c>)
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	4619      	mov	r1, r3
 8003090:	2000      	movs	r0, #0
 8003092:	f7fe f826 	bl	80010e2 <AT24XX_Update>

						for (uint16_t i = 0; i < 499; i++) hT[i] = byteS(AT24XX_Read(i * 2 + 1000), AT24XX_Read(i * 2 + 1 + 1000));
 8003096:	2300      	movs	r3, #0
 8003098:	f8a7 30c0 	strh.w	r3, [r7, #192]	; 0xc0
 800309c:	e027      	b.n	80030ee <main+0x111e>
 800309e:	f8b7 30c0 	ldrh.w	r3, [r7, #192]	; 0xc0
 80030a2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	005b      	lsls	r3, r3, #1
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7fd ffef 	bl	8001090 <AT24XX_Read>
 80030b2:	4603      	mov	r3, r0
 80030b4:	461e      	mov	r6, r3
 80030b6:	f8b7 30c0 	ldrh.w	r3, [r7, #192]	; 0xc0
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	b29b      	uxth	r3, r3
 80030be:	f203 33e9 	addw	r3, r3, #1001	; 0x3e9
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7fd ffe3 	bl	8001090 <AT24XX_Read>
 80030ca:	4603      	mov	r3, r0
 80030cc:	4619      	mov	r1, r3
 80030ce:	4630      	mov	r0, r6
 80030d0:	f7fe fee8 	bl	8001ea4 <byteS>
 80030d4:	4603      	mov	r3, r0
 80030d6:	461a      	mov	r2, r3
 80030d8:	f8b7 30c0 	ldrh.w	r3, [r7, #192]	; 0xc0
 80030dc:	b211      	sxth	r1, r2
 80030de:	4a18      	ldr	r2, [pc, #96]	; (8003140 <main+0x1170>)
 80030e0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80030e4:	f8b7 30c0 	ldrh.w	r3, [r7, #192]	; 0xc0
 80030e8:	3301      	adds	r3, #1
 80030ea:	f8a7 30c0 	strh.w	r3, [r7, #192]	; 0xc0
 80030ee:	f8b7 30c0 	ldrh.w	r3, [r7, #192]	; 0xc0
 80030f2:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 80030f6:	d9d2      	bls.n	800309e <main+0x10ce>
						for (uint16_t i = 498; i > 0; i--) hT[i] = hT[i - 1];
 80030f8:	f44f 73f9 	mov.w	r3, #498	; 0x1f2
 80030fc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
 8003100:	e030      	b.n	8003164 <main+0x1194>
 8003102:	bf00      	nop
 8003104:	20000660 	.word	0x20000660
 8003108:	c0240000 	.word	0xc0240000
 800310c:	080136c4 	.word	0x080136c4
 8003110:	00ffa500 	.word	0x00ffa500
 8003114:	08015ee0 	.word	0x08015ee0
 8003118:	20000668 	.word	0x20000668
 800311c:	20000670 	.word	0x20000670
 8003120:	20000678 	.word	0x20000678
 8003124:	080136cc 	.word	0x080136cc
 8003128:	40240000 	.word	0x40240000
 800312c:	200006a2 	.word	0x200006a2
 8003130:	200006a0 	.word	0x200006a0
 8003134:	080136d8 	.word	0x080136d8
 8003138:	080136e4 	.word	0x080136e4
 800313c:	20000657 	.word	0x20000657
 8003140:	200006a4 	.word	0x200006a4
 8003144:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003148:	1e5a      	subs	r2, r3, #1
 800314a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800314e:	49a3      	ldr	r1, [pc, #652]	; (80033dc <main+0x140c>)
 8003150:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8003154:	4aa1      	ldr	r2, [pc, #644]	; (80033dc <main+0x140c>)
 8003156:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800315a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800315e:	3b01      	subs	r3, #1
 8003160:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
 8003164:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003168:	2b00      	cmp	r3, #0
 800316a:	d1eb      	bne.n	8003144 <main+0x1174>
						hT[0] = (uint16_t) (temperature * 10);
 800316c:	4b9c      	ldr	r3, [pc, #624]	; (80033e0 <main+0x1410>)
 800316e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003172:	f04f 0200 	mov.w	r2, #0
 8003176:	4b9b      	ldr	r3, [pc, #620]	; (80033e4 <main+0x1414>)
 8003178:	f7fd fa3e 	bl	80005f8 <__aeabi_dmul>
 800317c:	4602      	mov	r2, r0
 800317e:	460b      	mov	r3, r1
 8003180:	4610      	mov	r0, r2
 8003182:	4619      	mov	r1, r3
 8003184:	f7fd fd10 	bl	8000ba8 <__aeabi_d2uiz>
 8003188:	4603      	mov	r3, r0
 800318a:	b29b      	uxth	r3, r3
 800318c:	b21a      	sxth	r2, r3
 800318e:	4b93      	ldr	r3, [pc, #588]	; (80033dc <main+0x140c>)
 8003190:	801a      	strh	r2, [r3, #0]

						for (uint16_t i = 0; i < 499; i++) {
 8003192:	2300      	movs	r3, #0
 8003194:	f8a7 30bc 	strh.w	r3, [r7, #188]	; 0xbc
 8003198:	e02e      	b.n	80031f8 <main+0x1228>
							AT24XX_Update(i * 2 + 1000, byteL(hT[i]));
 800319a:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 800319e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80031a2:	b29b      	uxth	r3, r3
 80031a4:	005b      	lsls	r3, r3, #1
 80031a6:	b29e      	uxth	r6, r3
 80031a8:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 80031ac:	4a8b      	ldr	r2, [pc, #556]	; (80033dc <main+0x140c>)
 80031ae:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	4618      	mov	r0, r3
 80031b6:	f7fe fe59 	bl	8001e6c <byteL>
 80031ba:	4603      	mov	r3, r0
 80031bc:	4619      	mov	r1, r3
 80031be:	4630      	mov	r0, r6
 80031c0:	f7fd ff8f 	bl	80010e2 <AT24XX_Update>
							AT24XX_Update(i * 2 + 1 + 1000, byteH(hT[i]));
 80031c4:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	f203 33e9 	addw	r3, r3, #1001	; 0x3e9
 80031d0:	b29e      	uxth	r6, r3
 80031d2:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 80031d6:	4a81      	ldr	r2, [pc, #516]	; (80033dc <main+0x140c>)
 80031d8:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80031dc:	b29b      	uxth	r3, r3
 80031de:	4618      	mov	r0, r3
 80031e0:	f7fe fe51 	bl	8001e86 <byteH>
 80031e4:	4603      	mov	r3, r0
 80031e6:	4619      	mov	r1, r3
 80031e8:	4630      	mov	r0, r6
 80031ea:	f7fd ff7a 	bl	80010e2 <AT24XX_Update>
						for (uint16_t i = 0; i < 499; i++) {
 80031ee:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 80031f2:	3301      	adds	r3, #1
 80031f4:	f8a7 30bc 	strh.w	r3, [r7, #188]	; 0xbc
 80031f8:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 80031fc:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 8003200:	d9cb      	bls.n	800319a <main+0x11ca>
						}

						for (uint16_t i = 0; i < 499; i++) hH[i] = byteS(AT24XX_Read(i * 2 + 2000), AT24XX_Read(i * 2 + 1 + 2000));
 8003202:	2300      	movs	r3, #0
 8003204:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba
 8003208:	e027      	b.n	800325a <main+0x128a>
 800320a:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 800320e:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8003212:	b29b      	uxth	r3, r3
 8003214:	005b      	lsls	r3, r3, #1
 8003216:	b29b      	uxth	r3, r3
 8003218:	4618      	mov	r0, r3
 800321a:	f7fd ff39 	bl	8001090 <AT24XX_Read>
 800321e:	4603      	mov	r3, r0
 8003220:	461e      	mov	r6, r3
 8003222:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	b29b      	uxth	r3, r3
 800322a:	f203 73d1 	addw	r3, r3, #2001	; 0x7d1
 800322e:	b29b      	uxth	r3, r3
 8003230:	4618      	mov	r0, r3
 8003232:	f7fd ff2d 	bl	8001090 <AT24XX_Read>
 8003236:	4603      	mov	r3, r0
 8003238:	4619      	mov	r1, r3
 800323a:	4630      	mov	r0, r6
 800323c:	f7fe fe32 	bl	8001ea4 <byteS>
 8003240:	4603      	mov	r3, r0
 8003242:	461a      	mov	r2, r3
 8003244:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8003248:	b211      	sxth	r1, r2
 800324a:	4a67      	ldr	r2, [pc, #412]	; (80033e8 <main+0x1418>)
 800324c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8003250:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8003254:	3301      	adds	r3, #1
 8003256:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba
 800325a:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 800325e:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 8003262:	d9d2      	bls.n	800320a <main+0x123a>
						for (uint16_t i = 498; i > 0; i--) hH[i] = hH[i - 1];
 8003264:	f44f 73f9 	mov.w	r3, #498	; 0x1f2
 8003268:	f8a7 30b8 	strh.w	r3, [r7, #184]	; 0xb8
 800326c:	e00f      	b.n	800328e <main+0x12be>
 800326e:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8003272:	1e5a      	subs	r2, r3, #1
 8003274:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8003278:	495b      	ldr	r1, [pc, #364]	; (80033e8 <main+0x1418>)
 800327a:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 800327e:	4a5a      	ldr	r2, [pc, #360]	; (80033e8 <main+0x1418>)
 8003280:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8003284:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8003288:	3b01      	subs	r3, #1
 800328a:	f8a7 30b8 	strh.w	r3, [r7, #184]	; 0xb8
 800328e:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8003292:	2b00      	cmp	r3, #0
 8003294:	d1eb      	bne.n	800326e <main+0x129e>
						hH[0] = (uint16_t) (humidity * 10);
 8003296:	4b55      	ldr	r3, [pc, #340]	; (80033ec <main+0x141c>)
 8003298:	e9d3 0100 	ldrd	r0, r1, [r3]
 800329c:	f04f 0200 	mov.w	r2, #0
 80032a0:	4b50      	ldr	r3, [pc, #320]	; (80033e4 <main+0x1414>)
 80032a2:	f7fd f9a9 	bl	80005f8 <__aeabi_dmul>
 80032a6:	4602      	mov	r2, r0
 80032a8:	460b      	mov	r3, r1
 80032aa:	4610      	mov	r0, r2
 80032ac:	4619      	mov	r1, r3
 80032ae:	f7fd fc7b 	bl	8000ba8 <__aeabi_d2uiz>
 80032b2:	4603      	mov	r3, r0
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	b21a      	sxth	r2, r3
 80032b8:	4b4b      	ldr	r3, [pc, #300]	; (80033e8 <main+0x1418>)
 80032ba:	801a      	strh	r2, [r3, #0]

						for (uint16_t i = 0; i < 499; i++) {
 80032bc:	2300      	movs	r3, #0
 80032be:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
 80032c2:	e02e      	b.n	8003322 <main+0x1352>
							AT24XX_Update(i * 2 + 2000, byteL(hH[i]));
 80032c4:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80032c8:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	005b      	lsls	r3, r3, #1
 80032d0:	b29e      	uxth	r6, r3
 80032d2:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80032d6:	4a44      	ldr	r2, [pc, #272]	; (80033e8 <main+0x1418>)
 80032d8:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80032dc:	b29b      	uxth	r3, r3
 80032de:	4618      	mov	r0, r3
 80032e0:	f7fe fdc4 	bl	8001e6c <byteL>
 80032e4:	4603      	mov	r3, r0
 80032e6:	4619      	mov	r1, r3
 80032e8:	4630      	mov	r0, r6
 80032ea:	f7fd fefa 	bl	80010e2 <AT24XX_Update>
							AT24XX_Update(i * 2 + 1 + 2000, byteH(hH[i]));
 80032ee:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80032f2:	005b      	lsls	r3, r3, #1
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	f203 73d1 	addw	r3, r3, #2001	; 0x7d1
 80032fa:	b29e      	uxth	r6, r3
 80032fc:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8003300:	4a39      	ldr	r2, [pc, #228]	; (80033e8 <main+0x1418>)
 8003302:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8003306:	b29b      	uxth	r3, r3
 8003308:	4618      	mov	r0, r3
 800330a:	f7fe fdbc 	bl	8001e86 <byteH>
 800330e:	4603      	mov	r3, r0
 8003310:	4619      	mov	r1, r3
 8003312:	4630      	mov	r0, r6
 8003314:	f7fd fee5 	bl	80010e2 <AT24XX_Update>
						for (uint16_t i = 0; i < 499; i++) {
 8003318:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800331c:	3301      	adds	r3, #1
 800331e:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
 8003322:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8003326:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 800332a:	d9cb      	bls.n	80032c4 <main+0x12f4>
						}

						for (uint16_t i = 0; i < 499; i++) hP[i] = byteS(AT24XX_Read(i * 2 + 3000), AT24XX_Read(i * 2 + 1 + 3000));
 800332c:	2300      	movs	r3, #0
 800332e:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 8003332:	e027      	b.n	8003384 <main+0x13b4>
 8003334:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8003338:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 800333c:	b29b      	uxth	r3, r3
 800333e:	005b      	lsls	r3, r3, #1
 8003340:	b29b      	uxth	r3, r3
 8003342:	4618      	mov	r0, r3
 8003344:	f7fd fea4 	bl	8001090 <AT24XX_Read>
 8003348:	4603      	mov	r3, r0
 800334a:	461e      	mov	r6, r3
 800334c:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8003350:	005b      	lsls	r3, r3, #1
 8003352:	b29b      	uxth	r3, r3
 8003354:	f603 33b9 	addw	r3, r3, #3001	; 0xbb9
 8003358:	b29b      	uxth	r3, r3
 800335a:	4618      	mov	r0, r3
 800335c:	f7fd fe98 	bl	8001090 <AT24XX_Read>
 8003360:	4603      	mov	r3, r0
 8003362:	4619      	mov	r1, r3
 8003364:	4630      	mov	r0, r6
 8003366:	f7fe fd9d 	bl	8001ea4 <byteS>
 800336a:	4603      	mov	r3, r0
 800336c:	461a      	mov	r2, r3
 800336e:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8003372:	b211      	sxth	r1, r2
 8003374:	4a1e      	ldr	r2, [pc, #120]	; (80033f0 <main+0x1420>)
 8003376:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800337a:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 800337e:	3301      	adds	r3, #1
 8003380:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 8003384:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8003388:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 800338c:	d9d2      	bls.n	8003334 <main+0x1364>
						for (uint16_t i = 498; i > 0; i--) hP[i] = hP[i - 1];
 800338e:	f44f 73f9 	mov.w	r3, #498	; 0x1f2
 8003392:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
 8003396:	e00f      	b.n	80033b8 <main+0x13e8>
 8003398:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 800339c:	1e5a      	subs	r2, r3, #1
 800339e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 80033a2:	4913      	ldr	r1, [pc, #76]	; (80033f0 <main+0x1420>)
 80033a4:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 80033a8:	4a11      	ldr	r2, [pc, #68]	; (80033f0 <main+0x1420>)
 80033aa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80033ae:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 80033b2:	3b01      	subs	r3, #1
 80033b4:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
 80033b8:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d1eb      	bne.n	8003398 <main+0x13c8>
						hP[0] = (uint16_t) (pressure * 10);
 80033c0:	4b0c      	ldr	r3, [pc, #48]	; (80033f4 <main+0x1424>)
 80033c2:	881b      	ldrh	r3, [r3, #0]
 80033c4:	461a      	mov	r2, r3
 80033c6:	0092      	lsls	r2, r2, #2
 80033c8:	4413      	add	r3, r2
 80033ca:	005b      	lsls	r3, r3, #1
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	b21a      	sxth	r2, r3
 80033d0:	4b07      	ldr	r3, [pc, #28]	; (80033f0 <main+0x1420>)
 80033d2:	801a      	strh	r2, [r3, #0]

						for (uint16_t i = 0; i < 499; i++) {
 80033d4:	2300      	movs	r3, #0
 80033d6:	f8a7 30b0 	strh.w	r3, [r7, #176]	; 0xb0
 80033da:	e03c      	b.n	8003456 <main+0x1486>
 80033dc:	200006a4 	.word	0x200006a4
 80033e0:	20000660 	.word	0x20000660
 80033e4:	40240000 	.word	0x40240000
 80033e8:	20000a8c 	.word	0x20000a8c
 80033ec:	20000670 	.word	0x20000670
 80033f0:	20000e74 	.word	0x20000e74
 80033f4:	200006a0 	.word	0x200006a0
							AT24XX_Update(i * 2 + 3000, byteL(hP[i]));
 80033f8:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 80033fc:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 8003400:	b29b      	uxth	r3, r3
 8003402:	005b      	lsls	r3, r3, #1
 8003404:	b29e      	uxth	r6, r3
 8003406:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 800340a:	4ab8      	ldr	r2, [pc, #736]	; (80036ec <main+0x171c>)
 800340c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8003410:	b29b      	uxth	r3, r3
 8003412:	4618      	mov	r0, r3
 8003414:	f7fe fd2a 	bl	8001e6c <byteL>
 8003418:	4603      	mov	r3, r0
 800341a:	4619      	mov	r1, r3
 800341c:	4630      	mov	r0, r6
 800341e:	f7fd fe60 	bl	80010e2 <AT24XX_Update>
							AT24XX_Update(i * 2 + 1 + 3000, byteH(hP[i]));
 8003422:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 8003426:	005b      	lsls	r3, r3, #1
 8003428:	b29b      	uxth	r3, r3
 800342a:	f603 33b9 	addw	r3, r3, #3001	; 0xbb9
 800342e:	b29e      	uxth	r6, r3
 8003430:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 8003434:	4aad      	ldr	r2, [pc, #692]	; (80036ec <main+0x171c>)
 8003436:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800343a:	b29b      	uxth	r3, r3
 800343c:	4618      	mov	r0, r3
 800343e:	f7fe fd22 	bl	8001e86 <byteH>
 8003442:	4603      	mov	r3, r0
 8003444:	4619      	mov	r1, r3
 8003446:	4630      	mov	r0, r6
 8003448:	f7fd fe4b 	bl	80010e2 <AT24XX_Update>
						for (uint16_t i = 0; i < 499; i++) {
 800344c:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 8003450:	3301      	adds	r3, #1
 8003452:	f8a7 30b0 	strh.w	r3, [r7, #176]	; 0xb0
 8003456:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 800345a:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 800345e:	d9cb      	bls.n	80033f8 <main+0x1428>
						}

						viewGraphs = 0;
 8003460:	4ba3      	ldr	r3, [pc, #652]	; (80036f0 <main+0x1720>)
 8003462:	2200      	movs	r2, #0
 8003464:	701a      	strb	r2, [r3, #0]
					}

					LCD_Rect(1, 222, 265, 256, 1, BLUE);
 8003466:	23ff      	movs	r3, #255	; 0xff
 8003468:	9301      	str	r3, [sp, #4]
 800346a:	2301      	movs	r3, #1
 800346c:	9300      	str	r3, [sp, #0]
 800346e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003472:	f240 1209 	movw	r2, #265	; 0x109
 8003476:	21de      	movs	r1, #222	; 0xde
 8003478:	2001      	movs	r0, #1
 800347a:	f001 fd1d 	bl	8004eb8 <LCD_Rect>
					int16_t valMap = map(((int16_t)(temperature * 10)), MIN_TEMPERATURE_X10, MAX_TEMPERATURE_X10, 0, 255);
 800347e:	4b9d      	ldr	r3, [pc, #628]	; (80036f4 <main+0x1724>)
 8003480:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003484:	f04f 0200 	mov.w	r2, #0
 8003488:	4b9b      	ldr	r3, [pc, #620]	; (80036f8 <main+0x1728>)
 800348a:	f7fd f8b5 	bl	80005f8 <__aeabi_dmul>
 800348e:	4602      	mov	r2, r0
 8003490:	460b      	mov	r3, r1
 8003492:	4610      	mov	r0, r2
 8003494:	4619      	mov	r1, r3
 8003496:	f7fd fb5f 	bl	8000b58 <__aeabi_d2iz>
 800349a:	4603      	mov	r3, r0
 800349c:	b21b      	sxth	r3, r3
 800349e:	b298      	uxth	r0, r3
 80034a0:	23ff      	movs	r3, #255	; 0xff
 80034a2:	9300      	str	r3, [sp, #0]
 80034a4:	2300      	movs	r3, #0
 80034a6:	f44f 72a4 	mov.w	r2, #328	; 0x148
 80034aa:	21c8      	movs	r1, #200	; 0xc8
 80034ac:	f7fe fcb2 	bl	8001e14 <map>
 80034b0:	ec53 2b10 	vmov	r2, r3, d0
 80034b4:	4610      	mov	r0, r2
 80034b6:	4619      	mov	r1, r3
 80034b8:	f7fd fb4e 	bl	8000b58 <__aeabi_d2iz>
 80034bc:	4603      	mov	r3, r0
 80034be:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
					if (valMap < 0) valMap = 0;
 80034c2:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	da02      	bge.n	80034d0 <main+0x1500>
 80034ca:	2300      	movs	r3, #0
 80034cc:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
					if (valMap > 255) valMap = 255;
 80034d0:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 80034d4:	2bff      	cmp	r3, #255	; 0xff
 80034d6:	dd02      	ble.n	80034de <main+0x150e>
 80034d8:	23ff      	movs	r3, #255	; 0xff
 80034da:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
					LCD_Line(2 + 263, 223, 2 + 263, 477, 1, BLACK);
 80034de:	2300      	movs	r3, #0
 80034e0:	9301      	str	r3, [sp, #4]
 80034e2:	2301      	movs	r3, #1
 80034e4:	9300      	str	r3, [sp, #0]
 80034e6:	f240 13dd 	movw	r3, #477	; 0x1dd
 80034ea:	f240 1209 	movw	r2, #265	; 0x109
 80034ee:	21df      	movs	r1, #223	; 0xdf
 80034f0:	f240 1009 	movw	r0, #265	; 0x109
 80034f4:	f001 fc72 	bl	8004ddc <LCD_Line>
					if (valMap)
 80034f8:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d01d      	beq.n	800353c <main+0x156c>
						LCD_Line(2 + 263, 223 + (255 - valMap), 2 + 263, 477, 1,
 8003500:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 8003504:	f5c3 73ef 	rsb	r3, r3, #478	; 0x1de
 8003508:	b29e      	uxth	r6, r3
 800350a:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 800350e:	b2d8      	uxtb	r0, r3
 8003510:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 8003514:	b2db      	uxtb	r3, r3
 8003516:	43db      	mvns	r3, r3
 8003518:	b2db      	uxtb	r3, r3
 800351a:	461a      	mov	r2, r3
 800351c:	2100      	movs	r1, #0
 800351e:	f001 fb56 	bl	8004bce <RGB>
 8003522:	4603      	mov	r3, r0
 8003524:	9301      	str	r3, [sp, #4]
 8003526:	2301      	movs	r3, #1
 8003528:	9300      	str	r3, [sp, #0]
 800352a:	f240 13dd 	movw	r3, #477	; 0x1dd
 800352e:	f240 1209 	movw	r2, #265	; 0x109
 8003532:	4631      	mov	r1, r6
 8003534:	f240 1009 	movw	r0, #265	; 0x109
 8003538:	f001 fc50 	bl	8004ddc <LCD_Line>
								RGB(255 - (255 - valMap), 0, 255 - (255 - (255 - valMap))));

					LCD_Rect(267, 222, 265, 256, 1, BLUE);
 800353c:	23ff      	movs	r3, #255	; 0xff
 800353e:	9301      	str	r3, [sp, #4]
 8003540:	2301      	movs	r3, #1
 8003542:	9300      	str	r3, [sp, #0]
 8003544:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003548:	f240 1209 	movw	r2, #265	; 0x109
 800354c:	21de      	movs	r1, #222	; 0xde
 800354e:	f240 100b 	movw	r0, #267	; 0x10b
 8003552:	f001 fcb1 	bl	8004eb8 <LCD_Rect>
					valMap = map(((int16_t)(humidity * 10)), MIN_HUMIDITY_X10, MAX_HUMIDITY_X10, 0, 255);
 8003556:	4b69      	ldr	r3, [pc, #420]	; (80036fc <main+0x172c>)
 8003558:	e9d3 0100 	ldrd	r0, r1, [r3]
 800355c:	f04f 0200 	mov.w	r2, #0
 8003560:	4b65      	ldr	r3, [pc, #404]	; (80036f8 <main+0x1728>)
 8003562:	f7fd f849 	bl	80005f8 <__aeabi_dmul>
 8003566:	4602      	mov	r2, r0
 8003568:	460b      	mov	r3, r1
 800356a:	4610      	mov	r0, r2
 800356c:	4619      	mov	r1, r3
 800356e:	f7fd faf3 	bl	8000b58 <__aeabi_d2iz>
 8003572:	4603      	mov	r3, r0
 8003574:	b21b      	sxth	r3, r3
 8003576:	b298      	uxth	r0, r3
 8003578:	23ff      	movs	r3, #255	; 0xff
 800357a:	9300      	str	r3, [sp, #0]
 800357c:	2300      	movs	r3, #0
 800357e:	f44f 7259 	mov.w	r2, #868	; 0x364
 8003582:	2164      	movs	r1, #100	; 0x64
 8003584:	f7fe fc46 	bl	8001e14 <map>
 8003588:	ec53 2b10 	vmov	r2, r3, d0
 800358c:	4610      	mov	r0, r2
 800358e:	4619      	mov	r1, r3
 8003590:	f7fd fae2 	bl	8000b58 <__aeabi_d2iz>
 8003594:	4603      	mov	r3, r0
 8003596:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
					if (valMap < 0) valMap = 0;
 800359a:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 800359e:	2b00      	cmp	r3, #0
 80035a0:	da02      	bge.n	80035a8 <main+0x15d8>
 80035a2:	2300      	movs	r3, #0
 80035a4:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
					if (valMap > 255) valMap = 255;
 80035a8:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 80035ac:	2bff      	cmp	r3, #255	; 0xff
 80035ae:	dd02      	ble.n	80035b6 <main+0x15e6>
 80035b0:	23ff      	movs	r3, #255	; 0xff
 80035b2:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
					LCD_Line(268 + 263, 223, 268 + 263, 477, 1, BLACK);
 80035b6:	2300      	movs	r3, #0
 80035b8:	9301      	str	r3, [sp, #4]
 80035ba:	2301      	movs	r3, #1
 80035bc:	9300      	str	r3, [sp, #0]
 80035be:	f240 13dd 	movw	r3, #477	; 0x1dd
 80035c2:	f240 2213 	movw	r2, #531	; 0x213
 80035c6:	21df      	movs	r1, #223	; 0xdf
 80035c8:	f240 2013 	movw	r0, #531	; 0x213
 80035cc:	f001 fc06 	bl	8004ddc <LCD_Line>
					if (valMap)
 80035d0:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d01d      	beq.n	8003614 <main+0x1644>
						LCD_Line(268 + 263, 223 + (255 - valMap), 268 + 263, 477, 1,
 80035d8:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 80035dc:	f5c3 73ef 	rsb	r3, r3, #478	; 0x1de
 80035e0:	b29e      	uxth	r6, r3
 80035e2:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 80035e6:	b2d8      	uxtb	r0, r3
 80035e8:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	43db      	mvns	r3, r3
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	461a      	mov	r2, r3
 80035f4:	2100      	movs	r1, #0
 80035f6:	f001 faea 	bl	8004bce <RGB>
 80035fa:	4603      	mov	r3, r0
 80035fc:	9301      	str	r3, [sp, #4]
 80035fe:	2301      	movs	r3, #1
 8003600:	9300      	str	r3, [sp, #0]
 8003602:	f240 13dd 	movw	r3, #477	; 0x1dd
 8003606:	f240 2213 	movw	r2, #531	; 0x213
 800360a:	4631      	mov	r1, r6
 800360c:	f240 2013 	movw	r0, #531	; 0x213
 8003610:	f001 fbe4 	bl	8004ddc <LCD_Line>
								RGB(255 - (255 - valMap), 0, 255 - (255 - (255 - valMap))));

					LCD_Rect(533, 222, 265, 256, 1, BLUE);
 8003614:	23ff      	movs	r3, #255	; 0xff
 8003616:	9301      	str	r3, [sp, #4]
 8003618:	2301      	movs	r3, #1
 800361a:	9300      	str	r3, [sp, #0]
 800361c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003620:	f240 1209 	movw	r2, #265	; 0x109
 8003624:	21de      	movs	r1, #222	; 0xde
 8003626:	f240 2015 	movw	r0, #533	; 0x215
 800362a:	f001 fc45 	bl	8004eb8 <LCD_Rect>
					valMap = map(((int16_t)(pressure * 10)), MIN_PRESSURE_X10, MAX_PRESSURE_X10, 0, 255);
 800362e:	4b34      	ldr	r3, [pc, #208]	; (8003700 <main+0x1730>)
 8003630:	881b      	ldrh	r3, [r3, #0]
 8003632:	461a      	mov	r2, r3
 8003634:	0092      	lsls	r2, r2, #2
 8003636:	4413      	add	r3, r2
 8003638:	005b      	lsls	r3, r3, #1
 800363a:	b298      	uxth	r0, r3
 800363c:	23ff      	movs	r3, #255	; 0xff
 800363e:	9300      	str	r3, [sp, #0]
 8003640:	2300      	movs	r3, #0
 8003642:	f642 1254 	movw	r2, #10580	; 0x2954
 8003646:	f242 4154 	movw	r1, #9300	; 0x2454
 800364a:	f7fe fbe3 	bl	8001e14 <map>
 800364e:	ec53 2b10 	vmov	r2, r3, d0
 8003652:	4610      	mov	r0, r2
 8003654:	4619      	mov	r1, r3
 8003656:	f7fd fa7f 	bl	8000b58 <__aeabi_d2iz>
 800365a:	4603      	mov	r3, r0
 800365c:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
					if (valMap < 0) valMap = 0;
 8003660:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 8003664:	2b00      	cmp	r3, #0
 8003666:	da02      	bge.n	800366e <main+0x169e>
 8003668:	2300      	movs	r3, #0
 800366a:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
					if (valMap > 255) valMap = 255;
 800366e:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 8003672:	2bff      	cmp	r3, #255	; 0xff
 8003674:	dd02      	ble.n	800367c <main+0x16ac>
 8003676:	23ff      	movs	r3, #255	; 0xff
 8003678:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
					LCD_Line(534 + 263, 223, 534 + 263, 477, 1, BLACK);
 800367c:	2300      	movs	r3, #0
 800367e:	9301      	str	r3, [sp, #4]
 8003680:	2301      	movs	r3, #1
 8003682:	9300      	str	r3, [sp, #0]
 8003684:	f240 13dd 	movw	r3, #477	; 0x1dd
 8003688:	f240 321d 	movw	r2, #797	; 0x31d
 800368c:	21df      	movs	r1, #223	; 0xdf
 800368e:	f240 301d 	movw	r0, #797	; 0x31d
 8003692:	f001 fba3 	bl	8004ddc <LCD_Line>
					if (valMap)
 8003696:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 800369a:	2b00      	cmp	r3, #0
 800369c:	d01d      	beq.n	80036da <main+0x170a>
						LCD_Line(534 + 263, 223 + (255 - valMap), 534 + 263, 477, 1,
 800369e:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 80036a2:	f5c3 73ef 	rsb	r3, r3, #478	; 0x1de
 80036a6:	b29e      	uxth	r6, r3
 80036a8:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 80036ac:	b2d8      	uxtb	r0, r3
 80036ae:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	43db      	mvns	r3, r3
 80036b6:	b2db      	uxtb	r3, r3
 80036b8:	461a      	mov	r2, r3
 80036ba:	2100      	movs	r1, #0
 80036bc:	f001 fa87 	bl	8004bce <RGB>
 80036c0:	4603      	mov	r3, r0
 80036c2:	9301      	str	r3, [sp, #4]
 80036c4:	2301      	movs	r3, #1
 80036c6:	9300      	str	r3, [sp, #0]
 80036c8:	f240 13dd 	movw	r3, #477	; 0x1dd
 80036cc:	f240 321d 	movw	r2, #797	; 0x31d
 80036d0:	4631      	mov	r1, r6
 80036d2:	f240 301d 	movw	r0, #797	; 0x31d
 80036d6:	f001 fb81 	bl	8004ddc <LCD_Line>
								RGB(255 - (255 - valMap), 0, 255 - (255 - (255 - valMap))));

					if (!viewGraphs) {
 80036da:	4b05      	ldr	r3, [pc, #20]	; (80036f0 <main+0x1720>)
 80036dc:	781b      	ldrb	r3, [r3, #0]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	f040 81a0 	bne.w	8003a24 <main+0x1a54>

						for (uint16_t i = 0; i < 263 ; i++) {
 80036e4:	2300      	movs	r3, #0
 80036e6:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
 80036ea:	e074      	b.n	80037d6 <main+0x1806>
 80036ec:	20000e74 	.word	0x20000e74
 80036f0:	20000654 	.word	0x20000654
 80036f4:	20000660 	.word	0x20000660
 80036f8:	40240000 	.word	0x40240000
 80036fc:	20000670 	.word	0x20000670
 8003700:	200006a0 	.word	0x200006a0
							valMap = map(((int16_t)hT[i]), MIN_TEMPERATURE_X10, MAX_TEMPERATURE_X10, 0, 255);
 8003704:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8003708:	4a72      	ldr	r2, [pc, #456]	; (80038d4 <main+0x1904>)
 800370a:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800370e:	b298      	uxth	r0, r3
 8003710:	23ff      	movs	r3, #255	; 0xff
 8003712:	9300      	str	r3, [sp, #0]
 8003714:	2300      	movs	r3, #0
 8003716:	f44f 72a4 	mov.w	r2, #328	; 0x148
 800371a:	21c8      	movs	r1, #200	; 0xc8
 800371c:	f7fe fb7a 	bl	8001e14 <map>
 8003720:	ec53 2b10 	vmov	r2, r3, d0
 8003724:	4610      	mov	r0, r2
 8003726:	4619      	mov	r1, r3
 8003728:	f7fd fa16 	bl	8000b58 <__aeabi_d2iz>
 800372c:	4603      	mov	r3, r0
 800372e:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
							if (valMap < 0) valMap = 0;
 8003732:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 8003736:	2b00      	cmp	r3, #0
 8003738:	da02      	bge.n	8003740 <main+0x1770>
 800373a:	2300      	movs	r3, #0
 800373c:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
							if (valMap > 255) valMap = 255;
 8003740:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 8003744:	2bff      	cmp	r3, #255	; 0xff
 8003746:	dd02      	ble.n	800374e <main+0x177e>
 8003748:	23ff      	movs	r3, #255	; 0xff
 800374a:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
							LCD_Line(2 + (262 - i), 223, 2 + (262 - i), 477, 1, BLACK);
 800374e:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8003752:	f5c3 7384 	rsb	r3, r3, #264	; 0x108
 8003756:	b298      	uxth	r0, r3
 8003758:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 800375c:	f5c3 7384 	rsb	r3, r3, #264	; 0x108
 8003760:	b29a      	uxth	r2, r3
 8003762:	2300      	movs	r3, #0
 8003764:	9301      	str	r3, [sp, #4]
 8003766:	2301      	movs	r3, #1
 8003768:	9300      	str	r3, [sp, #0]
 800376a:	f240 13dd 	movw	r3, #477	; 0x1dd
 800376e:	21df      	movs	r1, #223	; 0xdf
 8003770:	f001 fb34 	bl	8004ddc <LCD_Line>
							if (valMap)
 8003774:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 8003778:	2b00      	cmp	r3, #0
 800377a:	d027      	beq.n	80037cc <main+0x17fc>
								LCD_Line(2 + (262 - i), 223 + (255 - valMap), 2 + (262 - i), 477, 1,
 800377c:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8003780:	f5c3 7384 	rsb	r3, r3, #264	; 0x108
 8003784:	b29e      	uxth	r6, r3
 8003786:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 800378a:	f5c3 73ef 	rsb	r3, r3, #478	; 0x1de
 800378e:	fa1f fa83 	uxth.w	sl, r3
 8003792:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8003796:	f5c3 7384 	rsb	r3, r3, #264	; 0x108
 800379a:	fa1f fb83 	uxth.w	fp, r3
 800379e:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 80037a2:	b2d8      	uxtb	r0, r3
 80037a4:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	43db      	mvns	r3, r3
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	461a      	mov	r2, r3
 80037b0:	2100      	movs	r1, #0
 80037b2:	f001 fa0c 	bl	8004bce <RGB>
 80037b6:	4603      	mov	r3, r0
 80037b8:	9301      	str	r3, [sp, #4]
 80037ba:	2301      	movs	r3, #1
 80037bc:	9300      	str	r3, [sp, #0]
 80037be:	f240 13dd 	movw	r3, #477	; 0x1dd
 80037c2:	465a      	mov	r2, fp
 80037c4:	4651      	mov	r1, sl
 80037c6:	4630      	mov	r0, r6
 80037c8:	f001 fb08 	bl	8004ddc <LCD_Line>
						for (uint16_t i = 0; i < 263 ; i++) {
 80037cc:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 80037d0:	3301      	adds	r3, #1
 80037d2:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
 80037d6:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 80037da:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
 80037de:	d991      	bls.n	8003704 <main+0x1734>
										RGB(255 - (255 - valMap), 0, 255 - (255 - (255 - valMap))));
						}

						for (uint16_t i = 0; i < 263 ; i++) {
 80037e0:	2300      	movs	r3, #0
 80037e2:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 80037e6:	e06c      	b.n	80038c2 <main+0x18f2>
							valMap = map(((int16_t)hH[i]), MIN_HUMIDITY_X10, MAX_HUMIDITY_X10, 0, 255);
 80037e8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80037ec:	4a3a      	ldr	r2, [pc, #232]	; (80038d8 <main+0x1908>)
 80037ee:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80037f2:	b298      	uxth	r0, r3
 80037f4:	23ff      	movs	r3, #255	; 0xff
 80037f6:	9300      	str	r3, [sp, #0]
 80037f8:	2300      	movs	r3, #0
 80037fa:	f44f 7259 	mov.w	r2, #868	; 0x364
 80037fe:	2164      	movs	r1, #100	; 0x64
 8003800:	f7fe fb08 	bl	8001e14 <map>
 8003804:	ec53 2b10 	vmov	r2, r3, d0
 8003808:	4610      	mov	r0, r2
 800380a:	4619      	mov	r1, r3
 800380c:	f7fd f9a4 	bl	8000b58 <__aeabi_d2iz>
 8003810:	4603      	mov	r3, r0
 8003812:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
							if (valMap < 0) valMap = 0;
 8003816:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 800381a:	2b00      	cmp	r3, #0
 800381c:	da02      	bge.n	8003824 <main+0x1854>
 800381e:	2300      	movs	r3, #0
 8003820:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
							if (valMap > 255) valMap = 255;
 8003824:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 8003828:	2bff      	cmp	r3, #255	; 0xff
 800382a:	dd02      	ble.n	8003832 <main+0x1862>
 800382c:	23ff      	movs	r3, #255	; 0xff
 800382e:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
							LCD_Line(268 + (262 - i), 223, 268 + (262 - i), 477, 1, BLACK);
 8003832:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8003836:	f5c3 7304 	rsb	r3, r3, #528	; 0x210
 800383a:	3302      	adds	r3, #2
 800383c:	b298      	uxth	r0, r3
 800383e:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8003842:	f5c3 7304 	rsb	r3, r3, #528	; 0x210
 8003846:	3302      	adds	r3, #2
 8003848:	b29a      	uxth	r2, r3
 800384a:	2300      	movs	r3, #0
 800384c:	9301      	str	r3, [sp, #4]
 800384e:	2301      	movs	r3, #1
 8003850:	9300      	str	r3, [sp, #0]
 8003852:	f240 13dd 	movw	r3, #477	; 0x1dd
 8003856:	21df      	movs	r1, #223	; 0xdf
 8003858:	f001 fac0 	bl	8004ddc <LCD_Line>
							if (valMap)
 800385c:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 8003860:	2b00      	cmp	r3, #0
 8003862:	d029      	beq.n	80038b8 <main+0x18e8>
								LCD_Line(268 + (262 - i), 223 + (255 - valMap), 268 + (262 - i), 477, 1,
 8003864:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8003868:	f5c3 7304 	rsb	r3, r3, #528	; 0x210
 800386c:	3302      	adds	r3, #2
 800386e:	b29e      	uxth	r6, r3
 8003870:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 8003874:	f5c3 73ef 	rsb	r3, r3, #478	; 0x1de
 8003878:	fa1f fa83 	uxth.w	sl, r3
 800387c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8003880:	f5c3 7304 	rsb	r3, r3, #528	; 0x210
 8003884:	3302      	adds	r3, #2
 8003886:	fa1f fb83 	uxth.w	fp, r3
 800388a:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 800388e:	b2d8      	uxtb	r0, r3
 8003890:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 8003894:	b2db      	uxtb	r3, r3
 8003896:	43db      	mvns	r3, r3
 8003898:	b2db      	uxtb	r3, r3
 800389a:	461a      	mov	r2, r3
 800389c:	2100      	movs	r1, #0
 800389e:	f001 f996 	bl	8004bce <RGB>
 80038a2:	4603      	mov	r3, r0
 80038a4:	9301      	str	r3, [sp, #4]
 80038a6:	2301      	movs	r3, #1
 80038a8:	9300      	str	r3, [sp, #0]
 80038aa:	f240 13dd 	movw	r3, #477	; 0x1dd
 80038ae:	465a      	mov	r2, fp
 80038b0:	4651      	mov	r1, sl
 80038b2:	4630      	mov	r0, r6
 80038b4:	f001 fa92 	bl	8004ddc <LCD_Line>
						for (uint16_t i = 0; i < 263 ; i++) {
 80038b8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80038bc:	3301      	adds	r3, #1
 80038be:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 80038c2:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80038c6:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
 80038ca:	d98d      	bls.n	80037e8 <main+0x1818>
										RGB(255 - (255 - valMap), 0, 255 - (255 - (255 - valMap))));
						}

						for (uint16_t i = 0; i < 263 ; i++) {
 80038cc:	2300      	movs	r3, #0
 80038ce:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 80038d2:	e06d      	b.n	80039b0 <main+0x19e0>
 80038d4:	200006a4 	.word	0x200006a4
 80038d8:	20000a8c 	.word	0x20000a8c
							valMap = map(((int16_t)hP[i]), MIN_PRESSURE_X10, MAX_PRESSURE_X10, 0, 255);
 80038dc:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 80038e0:	4ab3      	ldr	r2, [pc, #716]	; (8003bb0 <main+0x1be0>)
 80038e2:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80038e6:	b298      	uxth	r0, r3
 80038e8:	23ff      	movs	r3, #255	; 0xff
 80038ea:	9300      	str	r3, [sp, #0]
 80038ec:	2300      	movs	r3, #0
 80038ee:	f642 1254 	movw	r2, #10580	; 0x2954
 80038f2:	f242 4154 	movw	r1, #9300	; 0x2454
 80038f6:	f7fe fa8d 	bl	8001e14 <map>
 80038fa:	ec53 2b10 	vmov	r2, r3, d0
 80038fe:	4610      	mov	r0, r2
 8003900:	4619      	mov	r1, r3
 8003902:	f7fd f929 	bl	8000b58 <__aeabi_d2iz>
 8003906:	4603      	mov	r3, r0
 8003908:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
							if (valMap < 0) valMap = 0;
 800390c:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 8003910:	2b00      	cmp	r3, #0
 8003912:	da02      	bge.n	800391a <main+0x194a>
 8003914:	2300      	movs	r3, #0
 8003916:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
							if (valMap > 255) valMap = 255;
 800391a:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 800391e:	2bff      	cmp	r3, #255	; 0xff
 8003920:	dd02      	ble.n	8003928 <main+0x1958>
 8003922:	23ff      	movs	r3, #255	; 0xff
 8003924:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
							LCD_Line(534 + (262 - i), 223, 534 + (262 - i), 477, 1, BLACK);
 8003928:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 800392c:	f5c3 7347 	rsb	r3, r3, #796	; 0x31c
 8003930:	b298      	uxth	r0, r3
 8003932:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8003936:	f5c3 7347 	rsb	r3, r3, #796	; 0x31c
 800393a:	b29a      	uxth	r2, r3
 800393c:	2300      	movs	r3, #0
 800393e:	9301      	str	r3, [sp, #4]
 8003940:	2301      	movs	r3, #1
 8003942:	9300      	str	r3, [sp, #0]
 8003944:	f240 13dd 	movw	r3, #477	; 0x1dd
 8003948:	21df      	movs	r1, #223	; 0xdf
 800394a:	f001 fa47 	bl	8004ddc <LCD_Line>
							if (valMap)
 800394e:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 8003952:	2b00      	cmp	r3, #0
 8003954:	d027      	beq.n	80039a6 <main+0x19d6>
								LCD_Line(534 + (262 - i), 223 + (255 - valMap), 534 + (262 - i), 477, 1,
 8003956:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 800395a:	f5c3 7347 	rsb	r3, r3, #796	; 0x31c
 800395e:	b29e      	uxth	r6, r3
 8003960:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 8003964:	f5c3 73ef 	rsb	r3, r3, #478	; 0x1de
 8003968:	fa1f fa83 	uxth.w	sl, r3
 800396c:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8003970:	f5c3 7347 	rsb	r3, r3, #796	; 0x31c
 8003974:	fa1f fb83 	uxth.w	fp, r3
 8003978:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 800397c:	b2d8      	uxtb	r0, r3
 800397e:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 8003982:	b2db      	uxtb	r3, r3
 8003984:	43db      	mvns	r3, r3
 8003986:	b2db      	uxtb	r3, r3
 8003988:	461a      	mov	r2, r3
 800398a:	2100      	movs	r1, #0
 800398c:	f001 f91f 	bl	8004bce <RGB>
 8003990:	4603      	mov	r3, r0
 8003992:	9301      	str	r3, [sp, #4]
 8003994:	2301      	movs	r3, #1
 8003996:	9300      	str	r3, [sp, #0]
 8003998:	f240 13dd 	movw	r3, #477	; 0x1dd
 800399c:	465a      	mov	r2, fp
 800399e:	4651      	mov	r1, sl
 80039a0:	4630      	mov	r0, r6
 80039a2:	f001 fa1b 	bl	8004ddc <LCD_Line>
						for (uint16_t i = 0; i < 263 ; i++) {
 80039a6:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 80039aa:	3301      	adds	r3, #1
 80039ac:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 80039b0:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 80039b4:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
 80039b8:	d990      	bls.n	80038dc <main+0x190c>
										RGB(255 - (255 - valMap), 0, 255 - (255 - (255 - valMap))));
						}

//						for (uint32_t i = 0; i <= 65536; i++) TIM1->CCR1 = i;
						HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, sine_val, 100, DAC_ALIGN_12B_R);
 80039ba:	2300      	movs	r3, #0
 80039bc:	9300      	str	r3, [sp, #0]
 80039be:	2364      	movs	r3, #100	; 0x64
 80039c0:	4a7c      	ldr	r2, [pc, #496]	; (8003bb4 <main+0x1be4>)
 80039c2:	2100      	movs	r1, #0
 80039c4:	487c      	ldr	r0, [pc, #496]	; (8003bb8 <main+0x1be8>)
 80039c6:	f002 ffdb 	bl	8006980 <HAL_DAC_Start_DMA>
						HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_2, sine_val, 100, DAC_ALIGN_12B_R);
 80039ca:	2300      	movs	r3, #0
 80039cc:	9300      	str	r3, [sp, #0]
 80039ce:	2364      	movs	r3, #100	; 0x64
 80039d0:	4a78      	ldr	r2, [pc, #480]	; (8003bb4 <main+0x1be4>)
 80039d2:	2110      	movs	r1, #16
 80039d4:	4878      	ldr	r0, [pc, #480]	; (8003bb8 <main+0x1be8>)
 80039d6:	f002 ffd3 	bl	8006980 <HAL_DAC_Start_DMA>
						delay = millis;
 80039da:	4b78      	ldr	r3, [pc, #480]	; (8003bbc <main+0x1bec>)
 80039dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e0:	4977      	ldr	r1, [pc, #476]	; (8003bc0 <main+0x1bf0>)
 80039e2:	e9c1 2300 	strd	r2, r3, [r1]
						if (millis - 500 > delay) {
 80039e6:	4b75      	ldr	r3, [pc, #468]	; (8003bbc <main+0x1bec>)
 80039e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ec:	f5b2 74fa 	subs.w	r4, r2, #500	; 0x1f4
 80039f0:	f143 35ff 	adc.w	r5, r3, #4294967295
 80039f4:	4b72      	ldr	r3, [pc, #456]	; (8003bc0 <main+0x1bf0>)
 80039f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039fa:	42a2      	cmp	r2, r4
 80039fc:	41ab      	sbcs	r3, r5
 80039fe:	d20e      	bcs.n	8003a1e <main+0x1a4e>
							HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
 8003a00:	2100      	movs	r1, #0
 8003a02:	486d      	ldr	r0, [pc, #436]	; (8003bb8 <main+0x1be8>)
 8003a04:	f002 ff9f 	bl	8006946 <HAL_DAC_Stop>
							HAL_DAC_Stop(&hdac, DAC_CHANNEL_2);
 8003a08:	2110      	movs	r1, #16
 8003a0a:	486b      	ldr	r0, [pc, #428]	; (8003bb8 <main+0x1be8>)
 8003a0c:	f002 ff9b 	bl	8006946 <HAL_DAC_Stop>
							delay = 0;
 8003a10:	496b      	ldr	r1, [pc, #428]	; (8003bc0 <main+0x1bf0>)
 8003a12:	f04f 0200 	mov.w	r2, #0
 8003a16:	f04f 0300 	mov.w	r3, #0
 8003a1a:	e9c1 2300 	strd	r2, r3, [r1]
						}
						viewGraphs = 1;
 8003a1e:	4b69      	ldr	r3, [pc, #420]	; (8003bc4 <main+0x1bf4>)
 8003a20:	2201      	movs	r2, #1
 8003a22:	701a      	strb	r2, [r3, #0]
					}
				}
			}

			if (rx_index != 0) {
 8003a24:	4b68      	ldr	r3, [pc, #416]	; (8003bc8 <main+0x1bf8>)
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	f000 83cd 	beq.w	80041c8 <main+0x21f8>
				if (memcmp(rx_buffer, "TS", 2) == 0) {
 8003a2e:	2202      	movs	r2, #2
 8003a30:	4966      	ldr	r1, [pc, #408]	; (8003bcc <main+0x1bfc>)
 8003a32:	4867      	ldr	r0, [pc, #412]	; (8003bd0 <main+0x1c00>)
 8003a34:	f009 f9b4 	bl	800cda0 <memcmp>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	f040 80ab 	bne.w	8003b96 <main+0x1bc6>

					char val[2];

					val[0] = rx_buffer[2];
 8003a40:	4b63      	ldr	r3, [pc, #396]	; (8003bd0 <main+0x1c00>)
 8003a42:	789b      	ldrb	r3, [r3, #2]
 8003a44:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
					val[1] = rx_buffer[3];
 8003a48:	4b61      	ldr	r3, [pc, #388]	; (8003bd0 <main+0x1c00>)
 8003a4a:	78db      	ldrb	r3, [r3, #3]
 8003a4c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
					DS3231_setHrs(atoi(val));
 8003a50:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003a54:	4618      	mov	r0, r3
 8003a56:	f009 f975 	bl	800cd44 <atoi>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7fe f800 	bl	8001a64 <DS3231_setHrs>

					val[0] = rx_buffer[4];
 8003a64:	4b5a      	ldr	r3, [pc, #360]	; (8003bd0 <main+0x1c00>)
 8003a66:	791b      	ldrb	r3, [r3, #4]
 8003a68:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
					val[1] = rx_buffer[5];
 8003a6c:	4b58      	ldr	r3, [pc, #352]	; (8003bd0 <main+0x1c00>)
 8003a6e:	795b      	ldrb	r3, [r3, #5]
 8003a70:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
					DS3231_setMin(atoi(val));
 8003a74:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f009 f963 	bl	800cd44 <atoi>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	b2db      	uxtb	r3, r3
 8003a82:	4618      	mov	r0, r3
 8003a84:	f7fd ffd0 	bl	8001a28 <DS3231_setMin>

					val[0] = 0;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
					val[1] = 0;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
					DS3231_setSec(atoi(val));
 8003a94:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f009 f953 	bl	800cd44 <atoi>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f7fd ffa2 	bl	80019ec <DS3231_setSec>

					val[0] = rx_buffer[6];
 8003aa8:	4b49      	ldr	r3, [pc, #292]	; (8003bd0 <main+0x1c00>)
 8003aaa:	799b      	ldrb	r3, [r3, #6]
 8003aac:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
					val[1] = rx_buffer[7];
 8003ab0:	4b47      	ldr	r3, [pc, #284]	; (8003bd0 <main+0x1c00>)
 8003ab2:	79db      	ldrb	r3, [r3, #7]
 8003ab4:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
					DS3231_setDate(atoi(val));
 8003ab8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003abc:	4618      	mov	r0, r3
 8003abe:	f009 f941 	bl	800cd44 <atoi>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f7fe f808 	bl	8001adc <DS3231_setDate>

					val[0] = rx_buffer[8];
 8003acc:	4b40      	ldr	r3, [pc, #256]	; (8003bd0 <main+0x1c00>)
 8003ace:	7a1b      	ldrb	r3, [r3, #8]
 8003ad0:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
					val[1] = rx_buffer[9];
 8003ad4:	4b3e      	ldr	r3, [pc, #248]	; (8003bd0 <main+0x1c00>)
 8003ad6:	7a5b      	ldrb	r3, [r3, #9]
 8003ad8:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
					DS3231_setMonth(atoi(val));
 8003adc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f009 f92f 	bl	800cd44 <atoi>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	4618      	mov	r0, r3
 8003aec:	f7fe f814 	bl	8001b18 <DS3231_setMonth>

					val[0] = rx_buffer[10];
 8003af0:	4b37      	ldr	r3, [pc, #220]	; (8003bd0 <main+0x1c00>)
 8003af2:	7a9b      	ldrb	r3, [r3, #10]
 8003af4:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
					val[1] = rx_buffer[11];
 8003af8:	4b35      	ldr	r3, [pc, #212]	; (8003bd0 <main+0x1c00>)
 8003afa:	7adb      	ldrb	r3, [r3, #11]
 8003afc:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
					DS3231_setYear(atoi(val));
 8003b00:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003b04:	4618      	mov	r0, r3
 8003b06:	f009 f91d 	bl	800cd44 <atoi>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f7fe f820 	bl	8001b54 <DS3231_setYear>

					val[1] = rx_buffer[12];
 8003b14:	4b2e      	ldr	r3, [pc, #184]	; (8003bd0 <main+0x1c00>)
 8003b16:	7b1b      	ldrb	r3, [r3, #12]
 8003b18:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
					DS3231_setWeekDay(atoi(val));
 8003b1c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003b20:	4618      	mov	r0, r3
 8003b22:	f009 f90f 	bl	800cd44 <atoi>
 8003b26:	4603      	mov	r3, r0
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f7fd ffb8 	bl	8001aa0 <DS3231_setWeekDay>

//					for (uint32_t i = 0; i <= 65536; i++) TIM1->CCR1 = i;
					HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, sine_val, 100, DAC_ALIGN_12B_R);
 8003b30:	2300      	movs	r3, #0
 8003b32:	9300      	str	r3, [sp, #0]
 8003b34:	2364      	movs	r3, #100	; 0x64
 8003b36:	4a1f      	ldr	r2, [pc, #124]	; (8003bb4 <main+0x1be4>)
 8003b38:	2100      	movs	r1, #0
 8003b3a:	481f      	ldr	r0, [pc, #124]	; (8003bb8 <main+0x1be8>)
 8003b3c:	f002 ff20 	bl	8006980 <HAL_DAC_Start_DMA>
					HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_2, sine_val, 100, DAC_ALIGN_12B_R);
 8003b40:	2300      	movs	r3, #0
 8003b42:	9300      	str	r3, [sp, #0]
 8003b44:	2364      	movs	r3, #100	; 0x64
 8003b46:	4a1b      	ldr	r2, [pc, #108]	; (8003bb4 <main+0x1be4>)
 8003b48:	2110      	movs	r1, #16
 8003b4a:	481b      	ldr	r0, [pc, #108]	; (8003bb8 <main+0x1be8>)
 8003b4c:	f002 ff18 	bl	8006980 <HAL_DAC_Start_DMA>
					delay = millis;
 8003b50:	4b1a      	ldr	r3, [pc, #104]	; (8003bbc <main+0x1bec>)
 8003b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b56:	491a      	ldr	r1, [pc, #104]	; (8003bc0 <main+0x1bf0>)
 8003b58:	e9c1 2300 	strd	r2, r3, [r1]
					if (millis - 500 > delay) {
 8003b5c:	4b17      	ldr	r3, [pc, #92]	; (8003bbc <main+0x1bec>)
 8003b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b62:	f5b2 78fa 	subs.w	r8, r2, #500	; 0x1f4
 8003b66:	f143 39ff 	adc.w	r9, r3, #4294967295
 8003b6a:	4b15      	ldr	r3, [pc, #84]	; (8003bc0 <main+0x1bf0>)
 8003b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b70:	4542      	cmp	r2, r8
 8003b72:	eb73 0309 	sbcs.w	r3, r3, r9
 8003b76:	d20e      	bcs.n	8003b96 <main+0x1bc6>
						HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
 8003b78:	2100      	movs	r1, #0
 8003b7a:	480f      	ldr	r0, [pc, #60]	; (8003bb8 <main+0x1be8>)
 8003b7c:	f002 fee3 	bl	8006946 <HAL_DAC_Stop>
						HAL_DAC_Stop(&hdac, DAC_CHANNEL_2);
 8003b80:	2110      	movs	r1, #16
 8003b82:	480d      	ldr	r0, [pc, #52]	; (8003bb8 <main+0x1be8>)
 8003b84:	f002 fedf 	bl	8006946 <HAL_DAC_Stop>
						delay = 0;
 8003b88:	490d      	ldr	r1, [pc, #52]	; (8003bc0 <main+0x1bf0>)
 8003b8a:	f04f 0200 	mov.w	r2, #0
 8003b8e:	f04f 0300 	mov.w	r3, #0
 8003b92:	e9c1 2300 	strd	r2, r3, [r1]
					}
				}

				if (memcmp(rx_buffer, "CE", 2) == 0) {
 8003b96:	2202      	movs	r2, #2
 8003b98:	490e      	ldr	r1, [pc, #56]	; (8003bd4 <main+0x1c04>)
 8003b9a:	480d      	ldr	r0, [pc, #52]	; (8003bd0 <main+0x1c00>)
 8003b9c:	f009 f900 	bl	800cda0 <memcmp>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d139      	bne.n	8003c1a <main+0x1c4a>
					for (uint16_t i = 0; i < 4096; i++) AT24XX_Update(i, 0);
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
 8003bac:	e01f      	b.n	8003bee <main+0x1c1e>
 8003bae:	bf00      	nop
 8003bb0:	20000e74 	.word	0x20000e74
 8003bb4:	20001270 	.word	0x20001270
 8003bb8:	200002bc 	.word	0x200002bc
 8003bbc:	20001260 	.word	0x20001260
 8003bc0:	20001268 	.word	0x20001268
 8003bc4:	20000654 	.word	0x20000654
 8003bc8:	20001410 	.word	0x20001410
 8003bcc:	080136f0 	.word	0x080136f0
 8003bd0:	20001400 	.word	0x20001400
 8003bd4:	080136f4 	.word	0x080136f4
 8003bd8:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8003bdc:	2100      	movs	r1, #0
 8003bde:	4618      	mov	r0, r3
 8003be0:	f7fd fa7f 	bl	80010e2 <AT24XX_Update>
 8003be4:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8003be8:	3301      	adds	r3, #1
 8003bea:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
 8003bee:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8003bf2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bf6:	d3ef      	bcc.n	8003bd8 <main+0x1c08>
					uint8_t uartTransmit[] = "EEPROM IS CLEANED\r\n";
 8003bf8:	4ba8      	ldr	r3, [pc, #672]	; (8003e9c <main+0x1ecc>)
 8003bfa:	f107 0624 	add.w	r6, r7, #36	; 0x24
 8003bfe:	469c      	mov	ip, r3
 8003c00:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8003c04:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003c06:	f8dc 3000 	ldr.w	r3, [ip]
 8003c0a:	6033      	str	r3, [r6, #0]
					HAL_UART_Transmit(&huart1, uartTransmit, sizeof(uartTransmit), 100);
 8003c0c:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8003c10:	2364      	movs	r3, #100	; 0x64
 8003c12:	2214      	movs	r2, #20
 8003c14:	48a2      	ldr	r0, [pc, #648]	; (8003ea0 <main+0x1ed0>)
 8003c16:	f007 ff9e 	bl	800bb56 <HAL_UART_Transmit>
				}

				if (memcmp(rx_buffer, "RS", 2) == 0) {
 8003c1a:	2202      	movs	r2, #2
 8003c1c:	49a1      	ldr	r1, [pc, #644]	; (8003ea4 <main+0x1ed4>)
 8003c1e:	48a2      	ldr	r0, [pc, #648]	; (8003ea8 <main+0x1ed8>)
 8003c20:	f009 f8be 	bl	800cda0 <memcmp>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	f040 82a4 	bne.w	8004174 <main+0x21a4>

					char valT[4] = { 0 };
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	623b      	str	r3, [r7, #32]

					for (uint8_t i = 0; i < 4; i++) valT[i] = rx_buffer[2 + i];
 8003c30:	2300      	movs	r3, #0
 8003c32:	f887 30a5 	strb.w	r3, [r7, #165]	; 0xa5
 8003c36:	e00f      	b.n	8003c58 <main+0x1c88>
 8003c38:	f897 30a5 	ldrb.w	r3, [r7, #165]	; 0xa5
 8003c3c:	1c9a      	adds	r2, r3, #2
 8003c3e:	f897 30a5 	ldrb.w	r3, [r7, #165]	; 0xa5
 8003c42:	4999      	ldr	r1, [pc, #612]	; (8003ea8 <main+0x1ed8>)
 8003c44:	5c8a      	ldrb	r2, [r1, r2]
 8003c46:	33c8      	adds	r3, #200	; 0xc8
 8003c48:	443b      	add	r3, r7
 8003c4a:	f803 2ca8 	strb.w	r2, [r3, #-168]
 8003c4e:	f897 30a5 	ldrb.w	r3, [r7, #165]	; 0xa5
 8003c52:	3301      	adds	r3, #1
 8003c54:	f887 30a5 	strb.w	r3, [r7, #165]	; 0xa5
 8003c58:	f897 30a5 	ldrb.w	r3, [r7, #165]	; 0xa5
 8003c5c:	2b03      	cmp	r3, #3
 8003c5e:	d9eb      	bls.n	8003c38 <main+0x1c68>

					temperatureRemote = atoi(valT);
 8003c60:	f107 0320 	add.w	r3, r7, #32
 8003c64:	4618      	mov	r0, r3
 8003c66:	f009 f86d 	bl	800cd44 <atoi>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f7fc fc59 	bl	8000524 <__aeabi_i2d>
 8003c72:	4602      	mov	r2, r0
 8003c74:	460b      	mov	r3, r1
 8003c76:	498d      	ldr	r1, [pc, #564]	; (8003eac <main+0x1edc>)
 8003c78:	e9c1 2300 	strd	r2, r3, [r1]
					temperatureRemote = temperatureRemote / 10;
 8003c7c:	4b8b      	ldr	r3, [pc, #556]	; (8003eac <main+0x1edc>)
 8003c7e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003c82:	f04f 0200 	mov.w	r2, #0
 8003c86:	4b8a      	ldr	r3, [pc, #552]	; (8003eb0 <main+0x1ee0>)
 8003c88:	f7fc fde0 	bl	800084c <__aeabi_ddiv>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	460b      	mov	r3, r1
 8003c90:	4986      	ldr	r1, [pc, #536]	; (8003eac <main+0x1edc>)
 8003c92:	e9c1 2300 	strd	r2, r3, [r1]

					char valH[3] = { 0 };
 8003c96:	4b87      	ldr	r3, [pc, #540]	; (8003eb4 <main+0x1ee4>)
 8003c98:	881b      	ldrh	r3, [r3, #0]
 8003c9a:	83bb      	strh	r3, [r7, #28]
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	77bb      	strb	r3, [r7, #30]

					for (uint8_t i = 0; i < 3; i++) valH[i] = rx_buffer[6 + i];
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	f887 30a4 	strb.w	r3, [r7, #164]	; 0xa4
 8003ca6:	e00f      	b.n	8003cc8 <main+0x1cf8>
 8003ca8:	f897 30a4 	ldrb.w	r3, [r7, #164]	; 0xa4
 8003cac:	1d9a      	adds	r2, r3, #6
 8003cae:	f897 30a4 	ldrb.w	r3, [r7, #164]	; 0xa4
 8003cb2:	497d      	ldr	r1, [pc, #500]	; (8003ea8 <main+0x1ed8>)
 8003cb4:	5c8a      	ldrb	r2, [r1, r2]
 8003cb6:	33c8      	adds	r3, #200	; 0xc8
 8003cb8:	443b      	add	r3, r7
 8003cba:	f803 2cac 	strb.w	r2, [r3, #-172]
 8003cbe:	f897 30a4 	ldrb.w	r3, [r7, #164]	; 0xa4
 8003cc2:	3301      	adds	r3, #1
 8003cc4:	f887 30a4 	strb.w	r3, [r7, #164]	; 0xa4
 8003cc8:	f897 30a4 	ldrb.w	r3, [r7, #164]	; 0xa4
 8003ccc:	2b02      	cmp	r3, #2
 8003cce:	d9eb      	bls.n	8003ca8 <main+0x1cd8>

					humidityRemote = atoi(valH);
 8003cd0:	f107 031c 	add.w	r3, r7, #28
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f009 f835 	bl	800cd44 <atoi>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f7fc fc21 	bl	8000524 <__aeabi_i2d>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	460b      	mov	r3, r1
 8003ce6:	4974      	ldr	r1, [pc, #464]	; (8003eb8 <main+0x1ee8>)
 8003ce8:	e9c1 2300 	strd	r2, r3, [r1]
					humidityRemote = humidityRemote / 10;
 8003cec:	4b72      	ldr	r3, [pc, #456]	; (8003eb8 <main+0x1ee8>)
 8003cee:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003cf2:	f04f 0200 	mov.w	r2, #0
 8003cf6:	4b6e      	ldr	r3, [pc, #440]	; (8003eb0 <main+0x1ee0>)
 8003cf8:	f7fc fda8 	bl	800084c <__aeabi_ddiv>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	460b      	mov	r3, r1
 8003d00:	496d      	ldr	r1, [pc, #436]	; (8003eb8 <main+0x1ee8>)
 8003d02:	e9c1 2300 	strd	r2, r3, [r1]

					if ((temperatureRemote != temperatureRemoteLast && temperatureRemote < 85 && temperatureRemote > -40) ||
 8003d06:	4b69      	ldr	r3, [pc, #420]	; (8003eac <main+0x1edc>)
 8003d08:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d0c:	4b6b      	ldr	r3, [pc, #428]	; (8003ebc <main+0x1eec>)
 8003d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d12:	f7fc fed9 	bl	8000ac8 <__aeabi_dcmpeq>
 8003d16:	4603      	mov	r3, r0
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d115      	bne.n	8003d48 <main+0x1d78>
 8003d1c:	4b63      	ldr	r3, [pc, #396]	; (8003eac <main+0x1edc>)
 8003d1e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d22:	f04f 0200 	mov.w	r2, #0
 8003d26:	4b66      	ldr	r3, [pc, #408]	; (8003ec0 <main+0x1ef0>)
 8003d28:	f7fc fed8 	bl	8000adc <__aeabi_dcmplt>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00a      	beq.n	8003d48 <main+0x1d78>
 8003d32:	4b5e      	ldr	r3, [pc, #376]	; (8003eac <main+0x1edc>)
 8003d34:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d38:	f04f 0200 	mov.w	r2, #0
 8003d3c:	4b61      	ldr	r3, [pc, #388]	; (8003ec4 <main+0x1ef4>)
 8003d3e:	f7fc feeb 	bl	8000b18 <__aeabi_dcmpgt>
 8003d42:	4603      	mov	r3, r0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d118      	bne.n	8003d7a <main+0x1daa>
							(humidityRemote != humidityRemoteLast && humidityRemote > 0)) {
 8003d48:	4b5b      	ldr	r3, [pc, #364]	; (8003eb8 <main+0x1ee8>)
 8003d4a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d4e:	4b5e      	ldr	r3, [pc, #376]	; (8003ec8 <main+0x1ef8>)
 8003d50:	e9d3 2300 	ldrd	r2, r3, [r3]
					if ((temperatureRemote != temperatureRemoteLast && temperatureRemote < 85 && temperatureRemote > -40) ||
 8003d54:	f7fc feb8 	bl	8000ac8 <__aeabi_dcmpeq>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	f040 820a 	bne.w	8004174 <main+0x21a4>
							(humidityRemote != humidityRemoteLast && humidityRemote > 0)) {
 8003d60:	4b55      	ldr	r3, [pc, #340]	; (8003eb8 <main+0x1ee8>)
 8003d62:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d66:	f04f 0200 	mov.w	r2, #0
 8003d6a:	f04f 0300 	mov.w	r3, #0
 8003d6e:	f7fc fed3 	bl	8000b18 <__aeabi_dcmpgt>
 8003d72:	4603      	mov	r3, r0
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	f000 81fd 	beq.w	8004174 <main+0x21a4>

						remoteSensorLastUpdate = 0;
 8003d7a:	4b54      	ldr	r3, [pc, #336]	; (8003ecc <main+0x1efc>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	801a      	strh	r2, [r3, #0]

						sprintf(clockPrint, "%02d", rtcSecLast);
 8003d80:	4b53      	ldr	r3, [pc, #332]	; (8003ed0 <main+0x1f00>)
 8003d82:	781b      	ldrb	r3, [r3, #0]
 8003d84:	461a      	mov	r2, r3
 8003d86:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003d8a:	4952      	ldr	r1, [pc, #328]	; (8003ed4 <main+0x1f04>)
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f009 fee1 	bl	800db54 <siprintf>
						LCD_Font(375, 40, clockPrint, &DejaVu_Sans_48, 1, BLACK);
 8003d92:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003d96:	2300      	movs	r3, #0
 8003d98:	9301      	str	r3, [sp, #4]
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	9300      	str	r3, [sp, #0]
 8003d9e:	4b4e      	ldr	r3, [pc, #312]	; (8003ed8 <main+0x1f08>)
 8003da0:	2128      	movs	r1, #40	; 0x28
 8003da2:	f240 1077 	movw	r0, #375	; 0x177
 8003da6:	f001 fab6 	bl	8005316 <LCD_Font>

						char weatherPrintRemoteT[5];
						if (temperatureRemoteLast <= -10) {
 8003daa:	4b44      	ldr	r3, [pc, #272]	; (8003ebc <main+0x1eec>)
 8003dac:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003db0:	f04f 0200 	mov.w	r2, #0
 8003db4:	4b49      	ldr	r3, [pc, #292]	; (8003edc <main+0x1f0c>)
 8003db6:	f7fc fe9b 	bl	8000af0 <__aeabi_dcmple>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d014      	beq.n	8003dea <main+0x1e1a>
							sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 8003dc0:	4b3e      	ldr	r3, [pc, #248]	; (8003ebc <main+0x1eec>)
 8003dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dc6:	f107 0014 	add.w	r0, r7, #20
 8003dca:	4945      	ldr	r1, [pc, #276]	; (8003ee0 <main+0x1f10>)
 8003dcc:	f009 fec2 	bl	800db54 <siprintf>
							LCD_Font(353, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 8003dd0:	f107 0214 	add.w	r2, r7, #20
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	9301      	str	r3, [sp, #4]
 8003dd8:	2301      	movs	r3, #1
 8003dda:	9300      	str	r3, [sp, #0]
 8003ddc:	4b3e      	ldr	r3, [pc, #248]	; (8003ed8 <main+0x1f08>)
 8003dde:	215a      	movs	r1, #90	; 0x5a
 8003de0:	f240 1061 	movw	r0, #353	; 0x161
 8003de4:	f001 fa97 	bl	8005316 <LCD_Font>
 8003de8:	e09d      	b.n	8003f26 <main+0x1f56>
						}
						else if (temperatureRemoteLast < 0 && temperatureRemoteLast > -10) {
 8003dea:	4b34      	ldr	r3, [pc, #208]	; (8003ebc <main+0x1eec>)
 8003dec:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003df0:	f04f 0200 	mov.w	r2, #0
 8003df4:	f04f 0300 	mov.w	r3, #0
 8003df8:	f7fc fe70 	bl	8000adc <__aeabi_dcmplt>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d01f      	beq.n	8003e42 <main+0x1e72>
 8003e02:	4b2e      	ldr	r3, [pc, #184]	; (8003ebc <main+0x1eec>)
 8003e04:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003e08:	f04f 0200 	mov.w	r2, #0
 8003e0c:	4b33      	ldr	r3, [pc, #204]	; (8003edc <main+0x1f0c>)
 8003e0e:	f7fc fe83 	bl	8000b18 <__aeabi_dcmpgt>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d014      	beq.n	8003e42 <main+0x1e72>
							sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 8003e18:	4b28      	ldr	r3, [pc, #160]	; (8003ebc <main+0x1eec>)
 8003e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e1e:	f107 0014 	add.w	r0, r7, #20
 8003e22:	492f      	ldr	r1, [pc, #188]	; (8003ee0 <main+0x1f10>)
 8003e24:	f009 fe96 	bl	800db54 <siprintf>
							LCD_Font(385, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 8003e28:	f107 0214 	add.w	r2, r7, #20
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	9301      	str	r3, [sp, #4]
 8003e30:	2301      	movs	r3, #1
 8003e32:	9300      	str	r3, [sp, #0]
 8003e34:	4b28      	ldr	r3, [pc, #160]	; (8003ed8 <main+0x1f08>)
 8003e36:	215a      	movs	r1, #90	; 0x5a
 8003e38:	f240 1081 	movw	r0, #385	; 0x181
 8003e3c:	f001 fa6b 	bl	8005316 <LCD_Font>
 8003e40:	e071      	b.n	8003f26 <main+0x1f56>
						}
						else if (temperatureRemoteLast > 0 && temperatureRemoteLast < 10) {
 8003e42:	4b1e      	ldr	r3, [pc, #120]	; (8003ebc <main+0x1eec>)
 8003e44:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003e48:	f04f 0200 	mov.w	r2, #0
 8003e4c:	f04f 0300 	mov.w	r3, #0
 8003e50:	f7fc fe62 	bl	8000b18 <__aeabi_dcmpgt>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d046      	beq.n	8003ee8 <main+0x1f18>
 8003e5a:	4b18      	ldr	r3, [pc, #96]	; (8003ebc <main+0x1eec>)
 8003e5c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003e60:	f04f 0200 	mov.w	r2, #0
 8003e64:	4b12      	ldr	r3, [pc, #72]	; (8003eb0 <main+0x1ee0>)
 8003e66:	f7fc fe39 	bl	8000adc <__aeabi_dcmplt>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d03b      	beq.n	8003ee8 <main+0x1f18>
							sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 8003e70:	4b12      	ldr	r3, [pc, #72]	; (8003ebc <main+0x1eec>)
 8003e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e76:	f107 0014 	add.w	r0, r7, #20
 8003e7a:	491a      	ldr	r1, [pc, #104]	; (8003ee4 <main+0x1f14>)
 8003e7c:	f009 fe6a 	bl	800db54 <siprintf>
							LCD_Font(362, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 8003e80:	f107 0214 	add.w	r2, r7, #20
 8003e84:	2300      	movs	r3, #0
 8003e86:	9301      	str	r3, [sp, #4]
 8003e88:	2301      	movs	r3, #1
 8003e8a:	9300      	str	r3, [sp, #0]
 8003e8c:	4b12      	ldr	r3, [pc, #72]	; (8003ed8 <main+0x1f08>)
 8003e8e:	215a      	movs	r1, #90	; 0x5a
 8003e90:	f44f 70b5 	mov.w	r0, #362	; 0x16a
 8003e94:	f001 fa3f 	bl	8005316 <LCD_Font>
 8003e98:	e045      	b.n	8003f26 <main+0x1f56>
 8003e9a:	bf00      	nop
 8003e9c:	08013710 	.word	0x08013710
 8003ea0:	200005a8 	.word	0x200005a8
 8003ea4:	080136f8 	.word	0x080136f8
 8003ea8:	20001400 	.word	0x20001400
 8003eac:	20000680 	.word	0x20000680
 8003eb0:	40240000 	.word	0x40240000
 8003eb4:	08013724 	.word	0x08013724
 8003eb8:	20000690 	.word	0x20000690
 8003ebc:	20000688 	.word	0x20000688
 8003ec0:	40554000 	.word	0x40554000
 8003ec4:	c0440000 	.word	0xc0440000
 8003ec8:	20000698 	.word	0x20000698
 8003ecc:	20000004 	.word	0x20000004
 8003ed0:	20000000 	.word	0x20000000
 8003ed4:	080136a4 	.word	0x080136a4
 8003ed8:	08015ee0 	.word	0x08015ee0
 8003edc:	c0240000 	.word	0xc0240000
 8003ee0:	080136fc 	.word	0x080136fc
 8003ee4:	08013704 	.word	0x08013704
						}
						else if (temperatureRemoteLast >= 10) {
 8003ee8:	4ba6      	ldr	r3, [pc, #664]	; (8004184 <main+0x21b4>)
 8003eea:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003eee:	f04f 0200 	mov.w	r2, #0
 8003ef2:	4ba5      	ldr	r3, [pc, #660]	; (8004188 <main+0x21b8>)
 8003ef4:	f7fc fe06 	bl	8000b04 <__aeabi_dcmpge>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d013      	beq.n	8003f26 <main+0x1f56>
							sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 8003efe:	4ba1      	ldr	r3, [pc, #644]	; (8004184 <main+0x21b4>)
 8003f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f04:	f107 0014 	add.w	r0, r7, #20
 8003f08:	49a0      	ldr	r1, [pc, #640]	; (800418c <main+0x21bc>)
 8003f0a:	f009 fe23 	bl	800db54 <siprintf>
							LCD_Font(330, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 8003f0e:	f107 0214 	add.w	r2, r7, #20
 8003f12:	2300      	movs	r3, #0
 8003f14:	9301      	str	r3, [sp, #4]
 8003f16:	2301      	movs	r3, #1
 8003f18:	9300      	str	r3, [sp, #0]
 8003f1a:	4b9d      	ldr	r3, [pc, #628]	; (8004190 <main+0x21c0>)
 8003f1c:	215a      	movs	r1, #90	; 0x5a
 8003f1e:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 8003f22:	f001 f9f8 	bl	8005316 <LCD_Font>
						}
						temperatureRemoteLast = temperatureRemote;
 8003f26:	4b9b      	ldr	r3, [pc, #620]	; (8004194 <main+0x21c4>)
 8003f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f2c:	4995      	ldr	r1, [pc, #596]	; (8004184 <main+0x21b4>)
 8003f2e:	e9c1 2300 	strd	r2, r3, [r1]
						if (temperatureRemoteLast <= -10) {
 8003f32:	4b94      	ldr	r3, [pc, #592]	; (8004184 <main+0x21b4>)
 8003f34:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003f38:	f04f 0200 	mov.w	r2, #0
 8003f3c:	4b96      	ldr	r3, [pc, #600]	; (8004198 <main+0x21c8>)
 8003f3e:	f7fc fdd7 	bl	8000af0 <__aeabi_dcmple>
 8003f42:	4603      	mov	r3, r0
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d015      	beq.n	8003f74 <main+0x1fa4>
							sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 8003f48:	4b8e      	ldr	r3, [pc, #568]	; (8004184 <main+0x21b4>)
 8003f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f4e:	f107 0014 	add.w	r0, r7, #20
 8003f52:	4992      	ldr	r1, [pc, #584]	; (800419c <main+0x21cc>)
 8003f54:	f009 fdfe 	bl	800db54 <siprintf>
							LCD_Font(353, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, CYAN);
 8003f58:	f107 0214 	add.w	r2, r7, #20
 8003f5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003f60:	9301      	str	r3, [sp, #4]
 8003f62:	2301      	movs	r3, #1
 8003f64:	9300      	str	r3, [sp, #0]
 8003f66:	4b8a      	ldr	r3, [pc, #552]	; (8004190 <main+0x21c0>)
 8003f68:	215a      	movs	r1, #90	; 0x5a
 8003f6a:	f240 1061 	movw	r0, #353	; 0x161
 8003f6e:	f001 f9d2 	bl	8005316 <LCD_Font>
 8003f72:	e079      	b.n	8004068 <main+0x2098>
						}
						else if (temperatureRemoteLast < 0 && temperatureRemoteLast > -10) {
 8003f74:	4b83      	ldr	r3, [pc, #524]	; (8004184 <main+0x21b4>)
 8003f76:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003f7a:	f04f 0200 	mov.w	r2, #0
 8003f7e:	f04f 0300 	mov.w	r3, #0
 8003f82:	f7fc fdab 	bl	8000adc <__aeabi_dcmplt>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d020      	beq.n	8003fce <main+0x1ffe>
 8003f8c:	4b7d      	ldr	r3, [pc, #500]	; (8004184 <main+0x21b4>)
 8003f8e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003f92:	f04f 0200 	mov.w	r2, #0
 8003f96:	4b80      	ldr	r3, [pc, #512]	; (8004198 <main+0x21c8>)
 8003f98:	f7fc fdbe 	bl	8000b18 <__aeabi_dcmpgt>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d015      	beq.n	8003fce <main+0x1ffe>
							sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 8003fa2:	4b78      	ldr	r3, [pc, #480]	; (8004184 <main+0x21b4>)
 8003fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fa8:	f107 0014 	add.w	r0, r7, #20
 8003fac:	497b      	ldr	r1, [pc, #492]	; (800419c <main+0x21cc>)
 8003fae:	f009 fdd1 	bl	800db54 <siprintf>
							LCD_Font(385, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, CYAN);
 8003fb2:	f107 0214 	add.w	r2, r7, #20
 8003fb6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003fba:	9301      	str	r3, [sp, #4]
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	9300      	str	r3, [sp, #0]
 8003fc0:	4b73      	ldr	r3, [pc, #460]	; (8004190 <main+0x21c0>)
 8003fc2:	215a      	movs	r1, #90	; 0x5a
 8003fc4:	f240 1081 	movw	r0, #385	; 0x181
 8003fc8:	f001 f9a5 	bl	8005316 <LCD_Font>
 8003fcc:	e04c      	b.n	8004068 <main+0x2098>
						}
						else if (temperatureRemoteLast > 0 && temperatureRemoteLast < 10) {
 8003fce:	4b6d      	ldr	r3, [pc, #436]	; (8004184 <main+0x21b4>)
 8003fd0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003fd4:	f04f 0200 	mov.w	r2, #0
 8003fd8:	f04f 0300 	mov.w	r3, #0
 8003fdc:	f7fc fd9c 	bl	8000b18 <__aeabi_dcmpgt>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d020      	beq.n	8004028 <main+0x2058>
 8003fe6:	4b67      	ldr	r3, [pc, #412]	; (8004184 <main+0x21b4>)
 8003fe8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003fec:	f04f 0200 	mov.w	r2, #0
 8003ff0:	4b65      	ldr	r3, [pc, #404]	; (8004188 <main+0x21b8>)
 8003ff2:	f7fc fd73 	bl	8000adc <__aeabi_dcmplt>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d015      	beq.n	8004028 <main+0x2058>
							sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 8003ffc:	4b61      	ldr	r3, [pc, #388]	; (8004184 <main+0x21b4>)
 8003ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004002:	f107 0014 	add.w	r0, r7, #20
 8004006:	4961      	ldr	r1, [pc, #388]	; (800418c <main+0x21bc>)
 8004008:	f009 fda4 	bl	800db54 <siprintf>
							LCD_Font(362, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, CYAN);
 800400c:	f107 0214 	add.w	r2, r7, #20
 8004010:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004014:	9301      	str	r3, [sp, #4]
 8004016:	2301      	movs	r3, #1
 8004018:	9300      	str	r3, [sp, #0]
 800401a:	4b5d      	ldr	r3, [pc, #372]	; (8004190 <main+0x21c0>)
 800401c:	215a      	movs	r1, #90	; 0x5a
 800401e:	f44f 70b5 	mov.w	r0, #362	; 0x16a
 8004022:	f001 f978 	bl	8005316 <LCD_Font>
 8004026:	e01f      	b.n	8004068 <main+0x2098>
						}
						else if (temperatureRemoteLast >= 10) {
 8004028:	4b56      	ldr	r3, [pc, #344]	; (8004184 <main+0x21b4>)
 800402a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800402e:	f04f 0200 	mov.w	r2, #0
 8004032:	4b55      	ldr	r3, [pc, #340]	; (8004188 <main+0x21b8>)
 8004034:	f7fc fd66 	bl	8000b04 <__aeabi_dcmpge>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d014      	beq.n	8004068 <main+0x2098>
							sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 800403e:	4b51      	ldr	r3, [pc, #324]	; (8004184 <main+0x21b4>)
 8004040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004044:	f107 0014 	add.w	r0, r7, #20
 8004048:	4950      	ldr	r1, [pc, #320]	; (800418c <main+0x21bc>)
 800404a:	f009 fd83 	bl	800db54 <siprintf>
							LCD_Font(330, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, CYAN);
 800404e:	f107 0214 	add.w	r2, r7, #20
 8004052:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004056:	9301      	str	r3, [sp, #4]
 8004058:	2301      	movs	r3, #1
 800405a:	9300      	str	r3, [sp, #0]
 800405c:	4b4c      	ldr	r3, [pc, #304]	; (8004190 <main+0x21c0>)
 800405e:	215a      	movs	r1, #90	; 0x5a
 8004060:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 8004064:	f001 f957 	bl	8005316 <LCD_Font>
						}


						char weatherPrintRemoteH[4];

						if (humidityRemoteLast >= 10) {
 8004068:	4b4d      	ldr	r3, [pc, #308]	; (80041a0 <main+0x21d0>)
 800406a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800406e:	f04f 0200 	mov.w	r2, #0
 8004072:	4b45      	ldr	r3, [pc, #276]	; (8004188 <main+0x21b8>)
 8004074:	f7fc fd46 	bl	8000b04 <__aeabi_dcmpge>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d014      	beq.n	80040a8 <main+0x20d8>
							sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 800407e:	4b48      	ldr	r3, [pc, #288]	; (80041a0 <main+0x21d0>)
 8004080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004084:	f107 0010 	add.w	r0, r7, #16
 8004088:	4944      	ldr	r1, [pc, #272]	; (800419c <main+0x21cc>)
 800408a:	f009 fd63 	bl	800db54 <siprintf>
							LCD_Font(371, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, BLACK);
 800408e:	f107 0210 	add.w	r2, r7, #16
 8004092:	2300      	movs	r3, #0
 8004094:	9301      	str	r3, [sp, #4]
 8004096:	2301      	movs	r3, #1
 8004098:	9300      	str	r3, [sp, #0]
 800409a:	4b3d      	ldr	r3, [pc, #244]	; (8004190 <main+0x21c0>)
 800409c:	2128      	movs	r1, #40	; 0x28
 800409e:	f240 1073 	movw	r0, #371	; 0x173
 80040a2:	f001 f938 	bl	8005316 <LCD_Font>
 80040a6:	e01e      	b.n	80040e6 <main+0x2116>
						}
						else if (humidityRemoteLast < 10) {
 80040a8:	4b3d      	ldr	r3, [pc, #244]	; (80041a0 <main+0x21d0>)
 80040aa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80040ae:	f04f 0200 	mov.w	r2, #0
 80040b2:	4b35      	ldr	r3, [pc, #212]	; (8004188 <main+0x21b8>)
 80040b4:	f7fc fd12 	bl	8000adc <__aeabi_dcmplt>
 80040b8:	4603      	mov	r3, r0
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d013      	beq.n	80040e6 <main+0x2116>
							sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 80040be:	4b38      	ldr	r3, [pc, #224]	; (80041a0 <main+0x21d0>)
 80040c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040c4:	f107 0010 	add.w	r0, r7, #16
 80040c8:	4934      	ldr	r1, [pc, #208]	; (800419c <main+0x21cc>)
 80040ca:	f009 fd43 	bl	800db54 <siprintf>
							LCD_Font(403, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, BLACK);
 80040ce:	f107 0210 	add.w	r2, r7, #16
 80040d2:	2300      	movs	r3, #0
 80040d4:	9301      	str	r3, [sp, #4]
 80040d6:	2301      	movs	r3, #1
 80040d8:	9300      	str	r3, [sp, #0]
 80040da:	4b2d      	ldr	r3, [pc, #180]	; (8004190 <main+0x21c0>)
 80040dc:	2128      	movs	r1, #40	; 0x28
 80040de:	f240 1093 	movw	r0, #403	; 0x193
 80040e2:	f001 f918 	bl	8005316 <LCD_Font>
						}

						humidityRemoteLast = humidityRemote;
 80040e6:	4b2f      	ldr	r3, [pc, #188]	; (80041a4 <main+0x21d4>)
 80040e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ec:	492c      	ldr	r1, [pc, #176]	; (80041a0 <main+0x21d0>)
 80040ee:	e9c1 2300 	strd	r2, r3, [r1]

						if (humidityRemoteLast >= 10) {
 80040f2:	4b2b      	ldr	r3, [pc, #172]	; (80041a0 <main+0x21d0>)
 80040f4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80040f8:	f04f 0200 	mov.w	r2, #0
 80040fc:	4b22      	ldr	r3, [pc, #136]	; (8004188 <main+0x21b8>)
 80040fe:	f7fc fd01 	bl	8000b04 <__aeabi_dcmpge>
 8004102:	4603      	mov	r3, r0
 8004104:	2b00      	cmp	r3, #0
 8004106:	d015      	beq.n	8004134 <main+0x2164>
							sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 8004108:	4b25      	ldr	r3, [pc, #148]	; (80041a0 <main+0x21d0>)
 800410a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800410e:	f107 0010 	add.w	r0, r7, #16
 8004112:	4922      	ldr	r1, [pc, #136]	; (800419c <main+0x21cc>)
 8004114:	f009 fd1e 	bl	800db54 <siprintf>
							LCD_Font(371, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, CYAN);
 8004118:	f107 0210 	add.w	r2, r7, #16
 800411c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004120:	9301      	str	r3, [sp, #4]
 8004122:	2301      	movs	r3, #1
 8004124:	9300      	str	r3, [sp, #0]
 8004126:	4b1a      	ldr	r3, [pc, #104]	; (8004190 <main+0x21c0>)
 8004128:	2128      	movs	r1, #40	; 0x28
 800412a:	f240 1073 	movw	r0, #371	; 0x173
 800412e:	f001 f8f2 	bl	8005316 <LCD_Font>
 8004132:	e01f      	b.n	8004174 <main+0x21a4>
						}
						else if (humidityRemoteLast < 10) {
 8004134:	4b1a      	ldr	r3, [pc, #104]	; (80041a0 <main+0x21d0>)
 8004136:	e9d3 0100 	ldrd	r0, r1, [r3]
 800413a:	f04f 0200 	mov.w	r2, #0
 800413e:	4b12      	ldr	r3, [pc, #72]	; (8004188 <main+0x21b8>)
 8004140:	f7fc fccc 	bl	8000adc <__aeabi_dcmplt>
 8004144:	4603      	mov	r3, r0
 8004146:	2b00      	cmp	r3, #0
 8004148:	d014      	beq.n	8004174 <main+0x21a4>
							sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 800414a:	4b15      	ldr	r3, [pc, #84]	; (80041a0 <main+0x21d0>)
 800414c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004150:	f107 0010 	add.w	r0, r7, #16
 8004154:	4911      	ldr	r1, [pc, #68]	; (800419c <main+0x21cc>)
 8004156:	f009 fcfd 	bl	800db54 <siprintf>
							LCD_Font(403, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, CYAN);
 800415a:	f107 0210 	add.w	r2, r7, #16
 800415e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004162:	9301      	str	r3, [sp, #4]
 8004164:	2301      	movs	r3, #1
 8004166:	9300      	str	r3, [sp, #0]
 8004168:	4b09      	ldr	r3, [pc, #36]	; (8004190 <main+0x21c0>)
 800416a:	2128      	movs	r1, #40	; 0x28
 800416c:	f240 1093 	movw	r0, #403	; 0x193
 8004170:	f001 f8d1 	bl	8005316 <LCD_Font>
						}
					}
				}
				rx_index = 0;
 8004174:	4b0c      	ldr	r3, [pc, #48]	; (80041a8 <main+0x21d8>)
 8004176:	2200      	movs	r2, #0
 8004178:	701a      	strb	r2, [r3, #0]
				for (uint8_t i = 0; i < UART_RX_BUFFER_SIZE; i++) rx_buffer[i] = 0;
 800417a:	2300      	movs	r3, #0
 800417c:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
 8004180:	e01e      	b.n	80041c0 <main+0x21f0>
 8004182:	bf00      	nop
 8004184:	20000688 	.word	0x20000688
 8004188:	40240000 	.word	0x40240000
 800418c:	08013704 	.word	0x08013704
 8004190:	08015ee0 	.word	0x08015ee0
 8004194:	20000680 	.word	0x20000680
 8004198:	c0240000 	.word	0xc0240000
 800419c:	080136fc 	.word	0x080136fc
 80041a0:	20000698 	.word	0x20000698
 80041a4:	20000690 	.word	0x20000690
 80041a8:	20001410 	.word	0x20001410
 80041ac:	f897 30a3 	ldrb.w	r3, [r7, #163]	; 0xa3
 80041b0:	4a8b      	ldr	r2, [pc, #556]	; (80043e0 <main+0x2410>)
 80041b2:	2100      	movs	r1, #0
 80041b4:	54d1      	strb	r1, [r2, r3]
 80041b6:	f897 30a3 	ldrb.w	r3, [r7, #163]	; 0xa3
 80041ba:	3301      	adds	r3, #1
 80041bc:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
 80041c0:	f897 30a3 	ldrb.w	r3, [r7, #163]	; 0xa3
 80041c4:	2b0f      	cmp	r3, #15
 80041c6:	d9f1      	bls.n	80041ac <main+0x21dc>
			}

			remoteSensorLastUpdate++;
 80041c8:	4b86      	ldr	r3, [pc, #536]	; (80043e4 <main+0x2414>)
 80041ca:	881b      	ldrh	r3, [r3, #0]
 80041cc:	3301      	adds	r3, #1
 80041ce:	b29a      	uxth	r2, r3
 80041d0:	4b84      	ldr	r3, [pc, #528]	; (80043e4 <main+0x2414>)
 80041d2:	801a      	strh	r2, [r3, #0]

			if (remoteSensorLastUpdate > WAIT_REMOTE_SENSOR_SEC) {
 80041d4:	4b83      	ldr	r3, [pc, #524]	; (80043e4 <main+0x2414>)
 80041d6:	881b      	ldrh	r3, [r3, #0]
 80041d8:	2b64      	cmp	r3, #100	; 0x64
 80041da:	f240 80fa 	bls.w	80043d2 <main+0x2402>

				if (temperatureRemoteLast && humidityRemoteLast) {
 80041de:	4b82      	ldr	r3, [pc, #520]	; (80043e8 <main+0x2418>)
 80041e0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80041e4:	f04f 0200 	mov.w	r2, #0
 80041e8:	f04f 0300 	mov.w	r3, #0
 80041ec:	f7fc fc6c 	bl	8000ac8 <__aeabi_dcmpeq>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	f040 80ed 	bne.w	80043d2 <main+0x2402>
 80041f8:	4b7c      	ldr	r3, [pc, #496]	; (80043ec <main+0x241c>)
 80041fa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80041fe:	f04f 0200 	mov.w	r2, #0
 8004202:	f04f 0300 	mov.w	r3, #0
 8004206:	f7fc fc5f 	bl	8000ac8 <__aeabi_dcmpeq>
 800420a:	4603      	mov	r3, r0
 800420c:	2b00      	cmp	r3, #0
 800420e:	f040 80e0 	bne.w	80043d2 <main+0x2402>

					char weatherPrintRemoteT[5];
					if (temperatureRemoteLast <= -10) {
 8004212:	4b75      	ldr	r3, [pc, #468]	; (80043e8 <main+0x2418>)
 8004214:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004218:	f04f 0200 	mov.w	r2, #0
 800421c:	4b74      	ldr	r3, [pc, #464]	; (80043f0 <main+0x2420>)
 800421e:	f7fc fc67 	bl	8000af0 <__aeabi_dcmple>
 8004222:	4603      	mov	r3, r0
 8004224:	2b00      	cmp	r3, #0
 8004226:	d014      	beq.n	8004252 <main+0x2282>
						sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 8004228:	4b6f      	ldr	r3, [pc, #444]	; (80043e8 <main+0x2418>)
 800422a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800422e:	f107 0008 	add.w	r0, r7, #8
 8004232:	4970      	ldr	r1, [pc, #448]	; (80043f4 <main+0x2424>)
 8004234:	f009 fc8e 	bl	800db54 <siprintf>
						LCD_Font(353, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 8004238:	f107 0208 	add.w	r2, r7, #8
 800423c:	2300      	movs	r3, #0
 800423e:	9301      	str	r3, [sp, #4]
 8004240:	2301      	movs	r3, #1
 8004242:	9300      	str	r3, [sp, #0]
 8004244:	4b6c      	ldr	r3, [pc, #432]	; (80043f8 <main+0x2428>)
 8004246:	215a      	movs	r1, #90	; 0x5a
 8004248:	f240 1061 	movw	r0, #353	; 0x161
 800424c:	f001 f863 	bl	8005316 <LCD_Font>
 8004250:	e076      	b.n	8004340 <main+0x2370>
					}
					else if (temperatureRemoteLast < 0 && temperatureRemoteLast > -10) {
 8004252:	4b65      	ldr	r3, [pc, #404]	; (80043e8 <main+0x2418>)
 8004254:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004258:	f04f 0200 	mov.w	r2, #0
 800425c:	f04f 0300 	mov.w	r3, #0
 8004260:	f7fc fc3c 	bl	8000adc <__aeabi_dcmplt>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d01f      	beq.n	80042aa <main+0x22da>
 800426a:	4b5f      	ldr	r3, [pc, #380]	; (80043e8 <main+0x2418>)
 800426c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004270:	f04f 0200 	mov.w	r2, #0
 8004274:	4b5e      	ldr	r3, [pc, #376]	; (80043f0 <main+0x2420>)
 8004276:	f7fc fc4f 	bl	8000b18 <__aeabi_dcmpgt>
 800427a:	4603      	mov	r3, r0
 800427c:	2b00      	cmp	r3, #0
 800427e:	d014      	beq.n	80042aa <main+0x22da>
						sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 8004280:	4b59      	ldr	r3, [pc, #356]	; (80043e8 <main+0x2418>)
 8004282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004286:	f107 0008 	add.w	r0, r7, #8
 800428a:	495a      	ldr	r1, [pc, #360]	; (80043f4 <main+0x2424>)
 800428c:	f009 fc62 	bl	800db54 <siprintf>
						LCD_Font(385, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 8004290:	f107 0208 	add.w	r2, r7, #8
 8004294:	2300      	movs	r3, #0
 8004296:	9301      	str	r3, [sp, #4]
 8004298:	2301      	movs	r3, #1
 800429a:	9300      	str	r3, [sp, #0]
 800429c:	4b56      	ldr	r3, [pc, #344]	; (80043f8 <main+0x2428>)
 800429e:	215a      	movs	r1, #90	; 0x5a
 80042a0:	f240 1081 	movw	r0, #385	; 0x181
 80042a4:	f001 f837 	bl	8005316 <LCD_Font>
 80042a8:	e04a      	b.n	8004340 <main+0x2370>
					}
					else if (temperatureRemoteLast > 0 && temperatureRemoteLast < 10) {
 80042aa:	4b4f      	ldr	r3, [pc, #316]	; (80043e8 <main+0x2418>)
 80042ac:	e9d3 0100 	ldrd	r0, r1, [r3]
 80042b0:	f04f 0200 	mov.w	r2, #0
 80042b4:	f04f 0300 	mov.w	r3, #0
 80042b8:	f7fc fc2e 	bl	8000b18 <__aeabi_dcmpgt>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d01f      	beq.n	8004302 <main+0x2332>
 80042c2:	4b49      	ldr	r3, [pc, #292]	; (80043e8 <main+0x2418>)
 80042c4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80042c8:	f04f 0200 	mov.w	r2, #0
 80042cc:	4b4b      	ldr	r3, [pc, #300]	; (80043fc <main+0x242c>)
 80042ce:	f7fc fc05 	bl	8000adc <__aeabi_dcmplt>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d014      	beq.n	8004302 <main+0x2332>
						sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 80042d8:	4b43      	ldr	r3, [pc, #268]	; (80043e8 <main+0x2418>)
 80042da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042de:	f107 0008 	add.w	r0, r7, #8
 80042e2:	4947      	ldr	r1, [pc, #284]	; (8004400 <main+0x2430>)
 80042e4:	f009 fc36 	bl	800db54 <siprintf>
						LCD_Font(362, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 80042e8:	f107 0208 	add.w	r2, r7, #8
 80042ec:	2300      	movs	r3, #0
 80042ee:	9301      	str	r3, [sp, #4]
 80042f0:	2301      	movs	r3, #1
 80042f2:	9300      	str	r3, [sp, #0]
 80042f4:	4b40      	ldr	r3, [pc, #256]	; (80043f8 <main+0x2428>)
 80042f6:	215a      	movs	r1, #90	; 0x5a
 80042f8:	f44f 70b5 	mov.w	r0, #362	; 0x16a
 80042fc:	f001 f80b 	bl	8005316 <LCD_Font>
 8004300:	e01e      	b.n	8004340 <main+0x2370>
					}
					else if (temperatureRemoteLast >= 10) {
 8004302:	4b39      	ldr	r3, [pc, #228]	; (80043e8 <main+0x2418>)
 8004304:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004308:	f04f 0200 	mov.w	r2, #0
 800430c:	4b3b      	ldr	r3, [pc, #236]	; (80043fc <main+0x242c>)
 800430e:	f7fc fbf9 	bl	8000b04 <__aeabi_dcmpge>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d013      	beq.n	8004340 <main+0x2370>
						sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 8004318:	4b33      	ldr	r3, [pc, #204]	; (80043e8 <main+0x2418>)
 800431a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800431e:	f107 0008 	add.w	r0, r7, #8
 8004322:	4937      	ldr	r1, [pc, #220]	; (8004400 <main+0x2430>)
 8004324:	f009 fc16 	bl	800db54 <siprintf>
						LCD_Font(330, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 8004328:	f107 0208 	add.w	r2, r7, #8
 800432c:	2300      	movs	r3, #0
 800432e:	9301      	str	r3, [sp, #4]
 8004330:	2301      	movs	r3, #1
 8004332:	9300      	str	r3, [sp, #0]
 8004334:	4b30      	ldr	r3, [pc, #192]	; (80043f8 <main+0x2428>)
 8004336:	215a      	movs	r1, #90	; 0x5a
 8004338:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 800433c:	f000 ffeb 	bl	8005316 <LCD_Font>
					}

					char weatherPrintRemoteH[4];

					if (humidityRemoteLast >= 10) {
 8004340:	4b2a      	ldr	r3, [pc, #168]	; (80043ec <main+0x241c>)
 8004342:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004346:	f04f 0200 	mov.w	r2, #0
 800434a:	4b2c      	ldr	r3, [pc, #176]	; (80043fc <main+0x242c>)
 800434c:	f7fc fbda 	bl	8000b04 <__aeabi_dcmpge>
 8004350:	4603      	mov	r3, r0
 8004352:	2b00      	cmp	r3, #0
 8004354:	d012      	beq.n	800437c <main+0x23ac>
						sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 8004356:	4b25      	ldr	r3, [pc, #148]	; (80043ec <main+0x241c>)
 8004358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800435c:	1d38      	adds	r0, r7, #4
 800435e:	4925      	ldr	r1, [pc, #148]	; (80043f4 <main+0x2424>)
 8004360:	f009 fbf8 	bl	800db54 <siprintf>
						LCD_Font(371, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, BLACK);
 8004364:	1d3a      	adds	r2, r7, #4
 8004366:	2300      	movs	r3, #0
 8004368:	9301      	str	r3, [sp, #4]
 800436a:	2301      	movs	r3, #1
 800436c:	9300      	str	r3, [sp, #0]
 800436e:	4b22      	ldr	r3, [pc, #136]	; (80043f8 <main+0x2428>)
 8004370:	2128      	movs	r1, #40	; 0x28
 8004372:	f240 1073 	movw	r0, #371	; 0x173
 8004376:	f000 ffce 	bl	8005316 <LCD_Font>
 800437a:	e01c      	b.n	80043b6 <main+0x23e6>
					}
					else if (humidityRemoteLast < 10) {
 800437c:	4b1b      	ldr	r3, [pc, #108]	; (80043ec <main+0x241c>)
 800437e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004382:	f04f 0200 	mov.w	r2, #0
 8004386:	4b1d      	ldr	r3, [pc, #116]	; (80043fc <main+0x242c>)
 8004388:	f7fc fba8 	bl	8000adc <__aeabi_dcmplt>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d011      	beq.n	80043b6 <main+0x23e6>
						sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 8004392:	4b16      	ldr	r3, [pc, #88]	; (80043ec <main+0x241c>)
 8004394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004398:	1d38      	adds	r0, r7, #4
 800439a:	4916      	ldr	r1, [pc, #88]	; (80043f4 <main+0x2424>)
 800439c:	f009 fbda 	bl	800db54 <siprintf>
						LCD_Font(403, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, BLACK);
 80043a0:	1d3a      	adds	r2, r7, #4
 80043a2:	2300      	movs	r3, #0
 80043a4:	9301      	str	r3, [sp, #4]
 80043a6:	2301      	movs	r3, #1
 80043a8:	9300      	str	r3, [sp, #0]
 80043aa:	4b13      	ldr	r3, [pc, #76]	; (80043f8 <main+0x2428>)
 80043ac:	2128      	movs	r1, #40	; 0x28
 80043ae:	f240 1093 	movw	r0, #403	; 0x193
 80043b2:	f000 ffb0 	bl	8005316 <LCD_Font>
					}

					temperatureRemoteLast = 0;
 80043b6:	490c      	ldr	r1, [pc, #48]	; (80043e8 <main+0x2418>)
 80043b8:	f04f 0200 	mov.w	r2, #0
 80043bc:	f04f 0300 	mov.w	r3, #0
 80043c0:	e9c1 2300 	strd	r2, r3, [r1]
					humidityRemoteLast = 0;
 80043c4:	4909      	ldr	r1, [pc, #36]	; (80043ec <main+0x241c>)
 80043c6:	f04f 0200 	mov.w	r2, #0
 80043ca:	f04f 0300 	mov.w	r3, #0
 80043ce:	e9c1 2300 	strd	r2, r3, [r1]
				}
			}
			rtcSecLast = rtcSec;
 80043d2:	4b0c      	ldr	r3, [pc, #48]	; (8004404 <main+0x2434>)
 80043d4:	781a      	ldrb	r2, [r3, #0]
 80043d6:	4b0c      	ldr	r3, [pc, #48]	; (8004408 <main+0x2438>)
 80043d8:	701a      	strb	r2, [r3, #0]
	while (1) {
 80043da:	f7fe b93c 	b.w	8002656 <main+0x686>
 80043de:	bf00      	nop
 80043e0:	20001400 	.word	0x20001400
 80043e4:	20000004 	.word	0x20000004
 80043e8:	20000688 	.word	0x20000688
 80043ec:	20000698 	.word	0x20000698
 80043f0:	c0240000 	.word	0xc0240000
 80043f4:	080136fc 	.word	0x080136fc
 80043f8:	08015ee0 	.word	0x08015ee0
 80043fc:	40240000 	.word	0x40240000
 8004400:	08013704 	.word	0x08013704
 8004404:	20000655 	.word	0x20000655
 8004408:	20000000 	.word	0x20000000

0800440c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b094      	sub	sp, #80	; 0x50
 8004410:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004412:	f107 0320 	add.w	r3, r7, #32
 8004416:	2230      	movs	r2, #48	; 0x30
 8004418:	2100      	movs	r1, #0
 800441a:	4618      	mov	r0, r3
 800441c:	f008 fcde 	bl	800cddc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004420:	f107 030c 	add.w	r3, r7, #12
 8004424:	2200      	movs	r2, #0
 8004426:	601a      	str	r2, [r3, #0]
 8004428:	605a      	str	r2, [r3, #4]
 800442a:	609a      	str	r2, [r3, #8]
 800442c:	60da      	str	r2, [r3, #12]
 800442e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8004430:	2300      	movs	r3, #0
 8004432:	60bb      	str	r3, [r7, #8]
 8004434:	4b2a      	ldr	r3, [pc, #168]	; (80044e0 <SystemClock_Config+0xd4>)
 8004436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004438:	4a29      	ldr	r2, [pc, #164]	; (80044e0 <SystemClock_Config+0xd4>)
 800443a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800443e:	6413      	str	r3, [r2, #64]	; 0x40
 8004440:	4b27      	ldr	r3, [pc, #156]	; (80044e0 <SystemClock_Config+0xd4>)
 8004442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004444:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004448:	60bb      	str	r3, [r7, #8]
 800444a:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800444c:	2300      	movs	r3, #0
 800444e:	607b      	str	r3, [r7, #4]
 8004450:	4b24      	ldr	r3, [pc, #144]	; (80044e4 <SystemClock_Config+0xd8>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a23      	ldr	r2, [pc, #140]	; (80044e4 <SystemClock_Config+0xd8>)
 8004456:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800445a:	6013      	str	r3, [r2, #0]
 800445c:	4b21      	ldr	r3, [pc, #132]	; (80044e4 <SystemClock_Config+0xd8>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004464:	607b      	str	r3, [r7, #4]
 8004466:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
 8004468:	230d      	movs	r3, #13
 800446a:	623b      	str	r3, [r7, #32]
			|RCC_OSCILLATORTYPE_LSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800446c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004470:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004472:	2301      	movs	r3, #1
 8004474:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8004476:	2301      	movs	r3, #1
 8004478:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800447a:	2302      	movs	r3, #2
 800447c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800447e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004482:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8004484:	2304      	movs	r3, #4
 8004486:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8004488:	23a8      	movs	r3, #168	; 0xa8
 800448a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800448c:	2302      	movs	r3, #2
 800448e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8004490:	2307      	movs	r3, #7
 8004492:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004494:	f107 0320 	add.w	r3, r7, #32
 8004498:	4618      	mov	r0, r3
 800449a:	f005 f955 	bl	8009748 <HAL_RCC_OscConfig>
 800449e:	4603      	mov	r3, r0
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d001      	beq.n	80044a8 <SystemClock_Config+0x9c>
	{
		Error_Handler();
 80044a4:	f000 fb8e 	bl	8004bc4 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80044a8:	230f      	movs	r3, #15
 80044aa:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80044ac:	2302      	movs	r3, #2
 80044ae:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80044b0:	2300      	movs	r3, #0
 80044b2:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80044b4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80044b8:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80044ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80044be:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80044c0:	f107 030c 	add.w	r3, r7, #12
 80044c4:	2105      	movs	r1, #5
 80044c6:	4618      	mov	r0, r3
 80044c8:	f005 fbb6 	bl	8009c38 <HAL_RCC_ClockConfig>
 80044cc:	4603      	mov	r3, r0
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d001      	beq.n	80044d6 <SystemClock_Config+0xca>
	{
		Error_Handler();
 80044d2:	f000 fb77 	bl	8004bc4 <Error_Handler>
	}
}
 80044d6:	bf00      	nop
 80044d8:	3750      	adds	r7, #80	; 0x50
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}
 80044de:	bf00      	nop
 80044e0:	40023800 	.word	0x40023800
 80044e4:	40007000 	.word	0x40007000

080044e8 <MX_DAC_Init>:
 * @brief DAC Initialization Function
 * @param None
 * @retval None
 */
static void MX_DAC_Init(void)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b082      	sub	sp, #8
 80044ec:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN DAC_Init 0 */

	/* USER CODE END DAC_Init 0 */

	DAC_ChannelConfTypeDef sConfig = {0};
 80044ee:	463b      	mov	r3, r7
 80044f0:	2200      	movs	r2, #0
 80044f2:	601a      	str	r2, [r3, #0]
 80044f4:	605a      	str	r2, [r3, #4]
	/* USER CODE BEGIN DAC_Init 1 */

	/* USER CODE END DAC_Init 1 */
	/** DAC Initialization
	 */
	hdac.Instance = DAC;
 80044f6:	4b15      	ldr	r3, [pc, #84]	; (800454c <MX_DAC_Init+0x64>)
 80044f8:	4a15      	ldr	r2, [pc, #84]	; (8004550 <MX_DAC_Init+0x68>)
 80044fa:	601a      	str	r2, [r3, #0]
	if (HAL_DAC_Init(&hdac) != HAL_OK)
 80044fc:	4813      	ldr	r0, [pc, #76]	; (800454c <MX_DAC_Init+0x64>)
 80044fe:	f002 fa00 	bl	8006902 <HAL_DAC_Init>
 8004502:	4603      	mov	r3, r0
 8004504:	2b00      	cmp	r3, #0
 8004506:	d001      	beq.n	800450c <MX_DAC_Init+0x24>
	{
		Error_Handler();
 8004508:	f000 fb5c 	bl	8004bc4 <Error_Handler>
	}
	/** DAC channel OUT1 config
	 */
	sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800450c:	2304      	movs	r3, #4
 800450e:	603b      	str	r3, [r7, #0]
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8004510:	2300      	movs	r3, #0
 8004512:	607b      	str	r3, [r7, #4]
	if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8004514:	463b      	mov	r3, r7
 8004516:	2200      	movs	r2, #0
 8004518:	4619      	mov	r1, r3
 800451a:	480c      	ldr	r0, [pc, #48]	; (800454c <MX_DAC_Init+0x64>)
 800451c:	f002 fb80 	bl	8006c20 <HAL_DAC_ConfigChannel>
 8004520:	4603      	mov	r3, r0
 8004522:	2b00      	cmp	r3, #0
 8004524:	d001      	beq.n	800452a <MX_DAC_Init+0x42>
	{
		Error_Handler();
 8004526:	f000 fb4d 	bl	8004bc4 <Error_Handler>
	}
	/** DAC channel OUT2 config
	 */
	sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 800452a:	2314      	movs	r3, #20
 800452c:	603b      	str	r3, [r7, #0]
	if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800452e:	463b      	mov	r3, r7
 8004530:	2210      	movs	r2, #16
 8004532:	4619      	mov	r1, r3
 8004534:	4805      	ldr	r0, [pc, #20]	; (800454c <MX_DAC_Init+0x64>)
 8004536:	f002 fb73 	bl	8006c20 <HAL_DAC_ConfigChannel>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d001      	beq.n	8004544 <MX_DAC_Init+0x5c>
	{
		Error_Handler();
 8004540:	f000 fb40 	bl	8004bc4 <Error_Handler>
	}
	/* USER CODE BEGIN DAC_Init 2 */

	/* USER CODE END DAC_Init 2 */

}
 8004544:	bf00      	nop
 8004546:	3708      	adds	r7, #8
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}
 800454c:	200002bc 	.word	0x200002bc
 8004550:	40007400 	.word	0x40007400

08004554 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8004558:	4b12      	ldr	r3, [pc, #72]	; (80045a4 <MX_I2C1_Init+0x50>)
 800455a:	4a13      	ldr	r2, [pc, #76]	; (80045a8 <MX_I2C1_Init+0x54>)
 800455c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 800455e:	4b11      	ldr	r3, [pc, #68]	; (80045a4 <MX_I2C1_Init+0x50>)
 8004560:	4a12      	ldr	r2, [pc, #72]	; (80045ac <MX_I2C1_Init+0x58>)
 8004562:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004564:	4b0f      	ldr	r3, [pc, #60]	; (80045a4 <MX_I2C1_Init+0x50>)
 8004566:	2200      	movs	r2, #0
 8004568:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 800456a:	4b0e      	ldr	r3, [pc, #56]	; (80045a4 <MX_I2C1_Init+0x50>)
 800456c:	2200      	movs	r2, #0
 800456e:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004570:	4b0c      	ldr	r3, [pc, #48]	; (80045a4 <MX_I2C1_Init+0x50>)
 8004572:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004576:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004578:	4b0a      	ldr	r3, [pc, #40]	; (80045a4 <MX_I2C1_Init+0x50>)
 800457a:	2200      	movs	r2, #0
 800457c:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 800457e:	4b09      	ldr	r3, [pc, #36]	; (80045a4 <MX_I2C1_Init+0x50>)
 8004580:	2200      	movs	r2, #0
 8004582:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004584:	4b07      	ldr	r3, [pc, #28]	; (80045a4 <MX_I2C1_Init+0x50>)
 8004586:	2200      	movs	r2, #0
 8004588:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800458a:	4b06      	ldr	r3, [pc, #24]	; (80045a4 <MX_I2C1_Init+0x50>)
 800458c:	2200      	movs	r2, #0
 800458e:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004590:	4804      	ldr	r0, [pc, #16]	; (80045a4 <MX_I2C1_Init+0x50>)
 8004592:	f003 faf5 	bl	8007b80 <HAL_I2C_Init>
 8004596:	4603      	mov	r3, r0
 8004598:	2b00      	cmp	r3, #0
 800459a:	d001      	beq.n	80045a0 <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 800459c:	f000 fb12 	bl	8004bc4 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80045a0:	bf00      	nop
 80045a2:	bd80      	pop	{r7, pc}
 80045a4:	20000390 	.word	0x20000390
 80045a8:	40005400 	.word	0x40005400
 80045ac:	00061a80 	.word	0x00061a80

080045b0 <MX_IWDG_Init>:
 * @brief IWDG Initialization Function
 * @param None
 * @retval None
 */
static void MX_IWDG_Init(void)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	af00      	add	r7, sp, #0
	/* USER CODE END IWDG_Init 0 */

	/* USER CODE BEGIN IWDG_Init 1 */

	/* USER CODE END IWDG_Init 1 */
	hiwdg.Instance = IWDG;
 80045b4:	4b09      	ldr	r3, [pc, #36]	; (80045dc <MX_IWDG_Init+0x2c>)
 80045b6:	4a0a      	ldr	r2, [pc, #40]	; (80045e0 <MX_IWDG_Init+0x30>)
 80045b8:	601a      	str	r2, [r3, #0]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 80045ba:	4b08      	ldr	r3, [pc, #32]	; (80045dc <MX_IWDG_Init+0x2c>)
 80045bc:	2206      	movs	r2, #6
 80045be:	605a      	str	r2, [r3, #4]
	hiwdg.Init.Reload = 4095;
 80045c0:	4b06      	ldr	r3, [pc, #24]	; (80045dc <MX_IWDG_Init+0x2c>)
 80045c2:	f640 72ff 	movw	r2, #4095	; 0xfff
 80045c6:	609a      	str	r2, [r3, #8]
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80045c8:	4804      	ldr	r0, [pc, #16]	; (80045dc <MX_IWDG_Init+0x2c>)
 80045ca:	f005 f86a 	bl	80096a2 <HAL_IWDG_Init>
 80045ce:	4603      	mov	r3, r0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d001      	beq.n	80045d8 <MX_IWDG_Init+0x28>
	{
		Error_Handler();
 80045d4:	f000 faf6 	bl	8004bc4 <Error_Handler>
	}
	/* USER CODE BEGIN IWDG_Init 2 */

	/* USER CODE END IWDG_Init 2 */

}
 80045d8:	bf00      	nop
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	200003e4 	.word	0x200003e4
 80045e0:	40003000 	.word	0x40003000

080045e4 <MX_RTC_Init>:
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b086      	sub	sp, #24
 80045e8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN RTC_Init 0 */

	/* USER CODE END RTC_Init 0 */

	RTC_TimeTypeDef sTime = {0};
 80045ea:	1d3b      	adds	r3, r7, #4
 80045ec:	2200      	movs	r2, #0
 80045ee:	601a      	str	r2, [r3, #0]
 80045f0:	605a      	str	r2, [r3, #4]
 80045f2:	609a      	str	r2, [r3, #8]
 80045f4:	60da      	str	r2, [r3, #12]
 80045f6:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef sDate = {0};
 80045f8:	2300      	movs	r3, #0
 80045fa:	603b      	str	r3, [r7, #0]
	/* USER CODE BEGIN RTC_Init 1 */

	/* USER CODE END RTC_Init 1 */
	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 80045fc:	4b24      	ldr	r3, [pc, #144]	; (8004690 <MX_RTC_Init+0xac>)
 80045fe:	4a25      	ldr	r2, [pc, #148]	; (8004694 <MX_RTC_Init+0xb0>)
 8004600:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8004602:	4b23      	ldr	r3, [pc, #140]	; (8004690 <MX_RTC_Init+0xac>)
 8004604:	2200      	movs	r2, #0
 8004606:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 127;
 8004608:	4b21      	ldr	r3, [pc, #132]	; (8004690 <MX_RTC_Init+0xac>)
 800460a:	227f      	movs	r2, #127	; 0x7f
 800460c:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 255;
 800460e:	4b20      	ldr	r3, [pc, #128]	; (8004690 <MX_RTC_Init+0xac>)
 8004610:	22ff      	movs	r2, #255	; 0xff
 8004612:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8004614:	4b1e      	ldr	r3, [pc, #120]	; (8004690 <MX_RTC_Init+0xac>)
 8004616:	2200      	movs	r2, #0
 8004618:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800461a:	4b1d      	ldr	r3, [pc, #116]	; (8004690 <MX_RTC_Init+0xac>)
 800461c:	2200      	movs	r2, #0
 800461e:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8004620:	4b1b      	ldr	r3, [pc, #108]	; (8004690 <MX_RTC_Init+0xac>)
 8004622:	2200      	movs	r2, #0
 8004624:	619a      	str	r2, [r3, #24]
	if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004626:	481a      	ldr	r0, [pc, #104]	; (8004690 <MX_RTC_Init+0xac>)
 8004628:	f005 fe08 	bl	800a23c <HAL_RTC_Init>
 800462c:	4603      	mov	r3, r0
 800462e:	2b00      	cmp	r3, #0
 8004630:	d001      	beq.n	8004636 <MX_RTC_Init+0x52>
	{
		Error_Handler();
 8004632:	f000 fac7 	bl	8004bc4 <Error_Handler>

	/* USER CODE END Check_RTC_BKUP */

	/** Initialize RTC and set the Time and Date
	 */
	sTime.Hours = 0;
 8004636:	2300      	movs	r3, #0
 8004638:	713b      	strb	r3, [r7, #4]
	sTime.Minutes = 0;
 800463a:	2300      	movs	r3, #0
 800463c:	717b      	strb	r3, [r7, #5]
	sTime.Seconds = 0;
 800463e:	2300      	movs	r3, #0
 8004640:	71bb      	strb	r3, [r7, #6]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004642:	2300      	movs	r3, #0
 8004644:	613b      	str	r3, [r7, #16]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004646:	2300      	movs	r3, #0
 8004648:	617b      	str	r3, [r7, #20]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800464a:	1d3b      	adds	r3, r7, #4
 800464c:	2200      	movs	r2, #0
 800464e:	4619      	mov	r1, r3
 8004650:	480f      	ldr	r0, [pc, #60]	; (8004690 <MX_RTC_Init+0xac>)
 8004652:	f005 fe84 	bl	800a35e <HAL_RTC_SetTime>
 8004656:	4603      	mov	r3, r0
 8004658:	2b00      	cmp	r3, #0
 800465a:	d001      	beq.n	8004660 <MX_RTC_Init+0x7c>
	{
		Error_Handler();
 800465c:	f000 fab2 	bl	8004bc4 <Error_Handler>
	}
	sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8004660:	2301      	movs	r3, #1
 8004662:	703b      	strb	r3, [r7, #0]
	sDate.Month = RTC_MONTH_JANUARY;
 8004664:	2301      	movs	r3, #1
 8004666:	707b      	strb	r3, [r7, #1]
	sDate.Date = 1;
 8004668:	2301      	movs	r3, #1
 800466a:	70bb      	strb	r3, [r7, #2]
	sDate.Year = 0;
 800466c:	2300      	movs	r3, #0
 800466e:	70fb      	strb	r3, [r7, #3]

	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8004670:	463b      	mov	r3, r7
 8004672:	2200      	movs	r2, #0
 8004674:	4619      	mov	r1, r3
 8004676:	4806      	ldr	r0, [pc, #24]	; (8004690 <MX_RTC_Init+0xac>)
 8004678:	f005 ff8c 	bl	800a594 <HAL_RTC_SetDate>
 800467c:	4603      	mov	r3, r0
 800467e:	2b00      	cmp	r3, #0
 8004680:	d001      	beq.n	8004686 <MX_RTC_Init+0xa2>
	{
		Error_Handler();
 8004682:	f000 fa9f 	bl	8004bc4 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 8004686:	bf00      	nop
 8004688:	3718      	adds	r7, #24
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
 800468e:	bf00      	nop
 8004690:	200003f0 	.word	0x200003f0
 8004694:	40002800 	.word	0x40002800

08004698 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 800469c:	4b17      	ldr	r3, [pc, #92]	; (80046fc <MX_SPI1_Init+0x64>)
 800469e:	4a18      	ldr	r2, [pc, #96]	; (8004700 <MX_SPI1_Init+0x68>)
 80046a0:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80046a2:	4b16      	ldr	r3, [pc, #88]	; (80046fc <MX_SPI1_Init+0x64>)
 80046a4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80046a8:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80046aa:	4b14      	ldr	r3, [pc, #80]	; (80046fc <MX_SPI1_Init+0x64>)
 80046ac:	2200      	movs	r2, #0
 80046ae:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80046b0:	4b12      	ldr	r3, [pc, #72]	; (80046fc <MX_SPI1_Init+0x64>)
 80046b2:	2200      	movs	r2, #0
 80046b4:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80046b6:	4b11      	ldr	r3, [pc, #68]	; (80046fc <MX_SPI1_Init+0x64>)
 80046b8:	2200      	movs	r2, #0
 80046ba:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80046bc:	4b0f      	ldr	r3, [pc, #60]	; (80046fc <MX_SPI1_Init+0x64>)
 80046be:	2200      	movs	r2, #0
 80046c0:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80046c2:	4b0e      	ldr	r3, [pc, #56]	; (80046fc <MX_SPI1_Init+0x64>)
 80046c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046c8:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80046ca:	4b0c      	ldr	r3, [pc, #48]	; (80046fc <MX_SPI1_Init+0x64>)
 80046cc:	2200      	movs	r2, #0
 80046ce:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80046d0:	4b0a      	ldr	r3, [pc, #40]	; (80046fc <MX_SPI1_Init+0x64>)
 80046d2:	2200      	movs	r2, #0
 80046d4:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80046d6:	4b09      	ldr	r3, [pc, #36]	; (80046fc <MX_SPI1_Init+0x64>)
 80046d8:	2200      	movs	r2, #0
 80046da:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046dc:	4b07      	ldr	r3, [pc, #28]	; (80046fc <MX_SPI1_Init+0x64>)
 80046de:	2200      	movs	r2, #0
 80046e0:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 80046e2:	4b06      	ldr	r3, [pc, #24]	; (80046fc <MX_SPI1_Init+0x64>)
 80046e4:	220a      	movs	r2, #10
 80046e6:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80046e8:	4804      	ldr	r0, [pc, #16]	; (80046fc <MX_SPI1_Init+0x64>)
 80046ea:	f006 f8d9 	bl	800a8a0 <HAL_SPI_Init>
 80046ee:	4603      	mov	r3, r0
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d001      	beq.n	80046f8 <MX_SPI1_Init+0x60>
	{
		Error_Handler();
 80046f4:	f000 fa66 	bl	8004bc4 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80046f8:	bf00      	nop
 80046fa:	bd80      	pop	{r7, pc}
 80046fc:	20000410 	.word	0x20000410
 8004700:	40013000 	.word	0x40013000

08004704 <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8004708:	4b17      	ldr	r3, [pc, #92]	; (8004768 <MX_SPI2_Init+0x64>)
 800470a:	4a18      	ldr	r2, [pc, #96]	; (800476c <MX_SPI2_Init+0x68>)
 800470c:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 800470e:	4b16      	ldr	r3, [pc, #88]	; (8004768 <MX_SPI2_Init+0x64>)
 8004710:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004714:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004716:	4b14      	ldr	r3, [pc, #80]	; (8004768 <MX_SPI2_Init+0x64>)
 8004718:	2200      	movs	r2, #0
 800471a:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800471c:	4b12      	ldr	r3, [pc, #72]	; (8004768 <MX_SPI2_Init+0x64>)
 800471e:	2200      	movs	r2, #0
 8004720:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004722:	4b11      	ldr	r3, [pc, #68]	; (8004768 <MX_SPI2_Init+0x64>)
 8004724:	2200      	movs	r2, #0
 8004726:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004728:	4b0f      	ldr	r3, [pc, #60]	; (8004768 <MX_SPI2_Init+0x64>)
 800472a:	2200      	movs	r2, #0
 800472c:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800472e:	4b0e      	ldr	r3, [pc, #56]	; (8004768 <MX_SPI2_Init+0x64>)
 8004730:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8004734:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8004736:	4b0c      	ldr	r3, [pc, #48]	; (8004768 <MX_SPI2_Init+0x64>)
 8004738:	2238      	movs	r2, #56	; 0x38
 800473a:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800473c:	4b0a      	ldr	r3, [pc, #40]	; (8004768 <MX_SPI2_Init+0x64>)
 800473e:	2200      	movs	r2, #0
 8004740:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004742:	4b09      	ldr	r3, [pc, #36]	; (8004768 <MX_SPI2_Init+0x64>)
 8004744:	2200      	movs	r2, #0
 8004746:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004748:	4b07      	ldr	r3, [pc, #28]	; (8004768 <MX_SPI2_Init+0x64>)
 800474a:	2200      	movs	r2, #0
 800474c:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 800474e:	4b06      	ldr	r3, [pc, #24]	; (8004768 <MX_SPI2_Init+0x64>)
 8004750:	220a      	movs	r2, #10
 8004752:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004754:	4804      	ldr	r0, [pc, #16]	; (8004768 <MX_SPI2_Init+0x64>)
 8004756:	f006 f8a3 	bl	800a8a0 <HAL_SPI_Init>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d001      	beq.n	8004764 <MX_SPI2_Init+0x60>
	{
		Error_Handler();
 8004760:	f000 fa30 	bl	8004bc4 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8004764:	bf00      	nop
 8004766:	bd80      	pop	{r7, pc}
 8004768:	20000468 	.word	0x20000468
 800476c:	40003800 	.word	0x40003800

08004770 <MX_SPI3_Init>:
 * @brief SPI3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI3_Init(void)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI3_Init 1 */

	/* USER CODE END SPI3_Init 1 */
	/* SPI3 parameter configuration*/
	hspi3.Instance = SPI3;
 8004774:	4b17      	ldr	r3, [pc, #92]	; (80047d4 <MX_SPI3_Init+0x64>)
 8004776:	4a18      	ldr	r2, [pc, #96]	; (80047d8 <MX_SPI3_Init+0x68>)
 8004778:	601a      	str	r2, [r3, #0]
	hspi3.Init.Mode = SPI_MODE_MASTER;
 800477a:	4b16      	ldr	r3, [pc, #88]	; (80047d4 <MX_SPI3_Init+0x64>)
 800477c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004780:	605a      	str	r2, [r3, #4]
	hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8004782:	4b14      	ldr	r3, [pc, #80]	; (80047d4 <MX_SPI3_Init+0x64>)
 8004784:	2200      	movs	r2, #0
 8004786:	609a      	str	r2, [r3, #8]
	hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8004788:	4b12      	ldr	r3, [pc, #72]	; (80047d4 <MX_SPI3_Init+0x64>)
 800478a:	2200      	movs	r2, #0
 800478c:	60da      	str	r2, [r3, #12]
	hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800478e:	4b11      	ldr	r3, [pc, #68]	; (80047d4 <MX_SPI3_Init+0x64>)
 8004790:	2200      	movs	r2, #0
 8004792:	611a      	str	r2, [r3, #16]
	hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004794:	4b0f      	ldr	r3, [pc, #60]	; (80047d4 <MX_SPI3_Init+0x64>)
 8004796:	2200      	movs	r2, #0
 8004798:	615a      	str	r2, [r3, #20]
	hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800479a:	4b0e      	ldr	r3, [pc, #56]	; (80047d4 <MX_SPI3_Init+0x64>)
 800479c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80047a0:	619a      	str	r2, [r3, #24]
	hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80047a2:	4b0c      	ldr	r3, [pc, #48]	; (80047d4 <MX_SPI3_Init+0x64>)
 80047a4:	2238      	movs	r2, #56	; 0x38
 80047a6:	61da      	str	r2, [r3, #28]
	hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80047a8:	4b0a      	ldr	r3, [pc, #40]	; (80047d4 <MX_SPI3_Init+0x64>)
 80047aa:	2200      	movs	r2, #0
 80047ac:	621a      	str	r2, [r3, #32]
	hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80047ae:	4b09      	ldr	r3, [pc, #36]	; (80047d4 <MX_SPI3_Init+0x64>)
 80047b0:	2200      	movs	r2, #0
 80047b2:	625a      	str	r2, [r3, #36]	; 0x24
	hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047b4:	4b07      	ldr	r3, [pc, #28]	; (80047d4 <MX_SPI3_Init+0x64>)
 80047b6:	2200      	movs	r2, #0
 80047b8:	629a      	str	r2, [r3, #40]	; 0x28
	hspi3.Init.CRCPolynomial = 10;
 80047ba:	4b06      	ldr	r3, [pc, #24]	; (80047d4 <MX_SPI3_Init+0x64>)
 80047bc:	220a      	movs	r2, #10
 80047be:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80047c0:	4804      	ldr	r0, [pc, #16]	; (80047d4 <MX_SPI3_Init+0x64>)
 80047c2:	f006 f86d 	bl	800a8a0 <HAL_SPI_Init>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d001      	beq.n	80047d0 <MX_SPI3_Init+0x60>
	{
		Error_Handler();
 80047cc:	f000 f9fa 	bl	8004bc4 <Error_Handler>
	}
	/* USER CODE BEGIN SPI3_Init 2 */

	/* USER CODE END SPI3_Init 2 */

}
 80047d0:	bf00      	nop
 80047d2:	bd80      	pop	{r7, pc}
 80047d4:	200004c0 	.word	0x200004c0
 80047d8:	40003c00 	.word	0x40003c00

080047dc <MX_TIM6_Init>:
 * @brief TIM6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM6_Init(void)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b082      	sub	sp, #8
 80047e0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM6_Init 0 */

	/* USER CODE END TIM6_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80047e2:	463b      	mov	r3, r7
 80047e4:	2200      	movs	r2, #0
 80047e6:	601a      	str	r2, [r3, #0]
 80047e8:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM6_Init 1 */

	/* USER CODE END TIM6_Init 1 */
	htim6.Instance = TIM6;
 80047ea:	4b14      	ldr	r3, [pc, #80]	; (800483c <MX_TIM6_Init+0x60>)
 80047ec:	4a14      	ldr	r2, [pc, #80]	; (8004840 <MX_TIM6_Init+0x64>)
 80047ee:	601a      	str	r2, [r3, #0]
	htim6.Init.Prescaler = 21-1;
 80047f0:	4b12      	ldr	r3, [pc, #72]	; (800483c <MX_TIM6_Init+0x60>)
 80047f2:	2214      	movs	r2, #20
 80047f4:	605a      	str	r2, [r3, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80047f6:	4b11      	ldr	r3, [pc, #68]	; (800483c <MX_TIM6_Init+0x60>)
 80047f8:	2200      	movs	r2, #0
 80047fa:	609a      	str	r2, [r3, #8]
	htim6.Init.Period = 10-1;
 80047fc:	4b0f      	ldr	r3, [pc, #60]	; (800483c <MX_TIM6_Init+0x60>)
 80047fe:	2209      	movs	r2, #9
 8004800:	60da      	str	r2, [r3, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004802:	4b0e      	ldr	r3, [pc, #56]	; (800483c <MX_TIM6_Init+0x60>)
 8004804:	2200      	movs	r2, #0
 8004806:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004808:	480c      	ldr	r0, [pc, #48]	; (800483c <MX_TIM6_Init+0x60>)
 800480a:	f006 fe35 	bl	800b478 <HAL_TIM_Base_Init>
 800480e:	4603      	mov	r3, r0
 8004810:	2b00      	cmp	r3, #0
 8004812:	d001      	beq.n	8004818 <MX_TIM6_Init+0x3c>
	{
		Error_Handler();
 8004814:	f000 f9d6 	bl	8004bc4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004818:	2320      	movs	r3, #32
 800481a:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800481c:	2300      	movs	r3, #0
 800481e:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004820:	463b      	mov	r3, r7
 8004822:	4619      	mov	r1, r3
 8004824:	4805      	ldr	r0, [pc, #20]	; (800483c <MX_TIM6_Init+0x60>)
 8004826:	f007 f8b9 	bl	800b99c <HAL_TIMEx_MasterConfigSynchronization>
 800482a:	4603      	mov	r3, r0
 800482c:	2b00      	cmp	r3, #0
 800482e:	d001      	beq.n	8004834 <MX_TIM6_Init+0x58>
	{
		Error_Handler();
 8004830:	f000 f9c8 	bl	8004bc4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM6_Init 2 */

	/* USER CODE END TIM6_Init 2 */

}
 8004834:	bf00      	nop
 8004836:	3708      	adds	r7, #8
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}
 800483c:	20000518 	.word	0x20000518
 8004840:	40001000 	.word	0x40001000

08004844 <MX_TIM7_Init>:
 * @brief TIM7 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM7_Init(void)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b082      	sub	sp, #8
 8004848:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM7_Init 0 */

	/* USER CODE END TIM7_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800484a:	463b      	mov	r3, r7
 800484c:	2200      	movs	r2, #0
 800484e:	601a      	str	r2, [r3, #0]
 8004850:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM7_Init 1 */

	/* USER CODE END TIM7_Init 1 */
	htim7.Instance = TIM7;
 8004852:	4b14      	ldr	r3, [pc, #80]	; (80048a4 <MX_TIM7_Init+0x60>)
 8004854:	4a14      	ldr	r2, [pc, #80]	; (80048a8 <MX_TIM7_Init+0x64>)
 8004856:	601a      	str	r2, [r3, #0]
	htim7.Init.Prescaler = 21-1;
 8004858:	4b12      	ldr	r3, [pc, #72]	; (80048a4 <MX_TIM7_Init+0x60>)
 800485a:	2214      	movs	r2, #20
 800485c:	605a      	str	r2, [r3, #4]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800485e:	4b11      	ldr	r3, [pc, #68]	; (80048a4 <MX_TIM7_Init+0x60>)
 8004860:	2200      	movs	r2, #0
 8004862:	609a      	str	r2, [r3, #8]
	htim7.Init.Period = 10-1;
 8004864:	4b0f      	ldr	r3, [pc, #60]	; (80048a4 <MX_TIM7_Init+0x60>)
 8004866:	2209      	movs	r2, #9
 8004868:	60da      	str	r2, [r3, #12]
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800486a:	4b0e      	ldr	r3, [pc, #56]	; (80048a4 <MX_TIM7_Init+0x60>)
 800486c:	2200      	movs	r2, #0
 800486e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004870:	480c      	ldr	r0, [pc, #48]	; (80048a4 <MX_TIM7_Init+0x60>)
 8004872:	f006 fe01 	bl	800b478 <HAL_TIM_Base_Init>
 8004876:	4603      	mov	r3, r0
 8004878:	2b00      	cmp	r3, #0
 800487a:	d001      	beq.n	8004880 <MX_TIM7_Init+0x3c>
	{
		Error_Handler();
 800487c:	f000 f9a2 	bl	8004bc4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004880:	2320      	movs	r3, #32
 8004882:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004884:	2300      	movs	r3, #0
 8004886:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004888:	463b      	mov	r3, r7
 800488a:	4619      	mov	r1, r3
 800488c:	4805      	ldr	r0, [pc, #20]	; (80048a4 <MX_TIM7_Init+0x60>)
 800488e:	f007 f885 	bl	800b99c <HAL_TIMEx_MasterConfigSynchronization>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d001      	beq.n	800489c <MX_TIM7_Init+0x58>
	{
		Error_Handler();
 8004898:	f000 f994 	bl	8004bc4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM7_Init 2 */

	/* USER CODE END TIM7_Init 2 */

}
 800489c:	bf00      	nop
 800489e:	3708      	adds	r7, #8
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	20000560 	.word	0x20000560
 80048a8:	40001400 	.word	0x40001400

080048ac <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80048b0:	4b11      	ldr	r3, [pc, #68]	; (80048f8 <MX_USART1_UART_Init+0x4c>)
 80048b2:	4a12      	ldr	r2, [pc, #72]	; (80048fc <MX_USART1_UART_Init+0x50>)
 80048b4:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80048b6:	4b10      	ldr	r3, [pc, #64]	; (80048f8 <MX_USART1_UART_Init+0x4c>)
 80048b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80048bc:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80048be:	4b0e      	ldr	r3, [pc, #56]	; (80048f8 <MX_USART1_UART_Init+0x4c>)
 80048c0:	2200      	movs	r2, #0
 80048c2:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80048c4:	4b0c      	ldr	r3, [pc, #48]	; (80048f8 <MX_USART1_UART_Init+0x4c>)
 80048c6:	2200      	movs	r2, #0
 80048c8:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80048ca:	4b0b      	ldr	r3, [pc, #44]	; (80048f8 <MX_USART1_UART_Init+0x4c>)
 80048cc:	2200      	movs	r2, #0
 80048ce:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80048d0:	4b09      	ldr	r3, [pc, #36]	; (80048f8 <MX_USART1_UART_Init+0x4c>)
 80048d2:	220c      	movs	r2, #12
 80048d4:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80048d6:	4b08      	ldr	r3, [pc, #32]	; (80048f8 <MX_USART1_UART_Init+0x4c>)
 80048d8:	2200      	movs	r2, #0
 80048da:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80048dc:	4b06      	ldr	r3, [pc, #24]	; (80048f8 <MX_USART1_UART_Init+0x4c>)
 80048de:	2200      	movs	r2, #0
 80048e0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK)
 80048e2:	4805      	ldr	r0, [pc, #20]	; (80048f8 <MX_USART1_UART_Init+0x4c>)
 80048e4:	f007 f8ea 	bl	800babc <HAL_UART_Init>
 80048e8:	4603      	mov	r3, r0
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d001      	beq.n	80048f2 <MX_USART1_UART_Init+0x46>
	{
		Error_Handler();
 80048ee:	f000 f969 	bl	8004bc4 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80048f2:	bf00      	nop
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	bf00      	nop
 80048f8:	200005a8 	.word	0x200005a8
 80048fc:	40011000 	.word	0x40011000

08004900 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b082      	sub	sp, #8
 8004904:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8004906:	2300      	movs	r3, #0
 8004908:	607b      	str	r3, [r7, #4]
 800490a:	4b10      	ldr	r3, [pc, #64]	; (800494c <MX_DMA_Init+0x4c>)
 800490c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800490e:	4a0f      	ldr	r2, [pc, #60]	; (800494c <MX_DMA_Init+0x4c>)
 8004910:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004914:	6313      	str	r3, [r2, #48]	; 0x30
 8004916:	4b0d      	ldr	r3, [pc, #52]	; (800494c <MX_DMA_Init+0x4c>)
 8004918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800491a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800491e:	607b      	str	r3, [r7, #4]
 8004920:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8004922:	2200      	movs	r2, #0
 8004924:	2100      	movs	r1, #0
 8004926:	2010      	movs	r0, #16
 8004928:	f001 ffb5 	bl	8006896 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800492c:	2010      	movs	r0, #16
 800492e:	f001 ffce 	bl	80068ce <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8004932:	2200      	movs	r2, #0
 8004934:	2100      	movs	r1, #0
 8004936:	2011      	movs	r0, #17
 8004938:	f001 ffad 	bl	8006896 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800493c:	2011      	movs	r0, #17
 800493e:	f001 ffc6 	bl	80068ce <HAL_NVIC_EnableIRQ>

}
 8004942:	bf00      	nop
 8004944:	3708      	adds	r7, #8
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	40023800 	.word	0x40023800

08004950 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b08c      	sub	sp, #48	; 0x30
 8004954:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004956:	f107 031c 	add.w	r3, r7, #28
 800495a:	2200      	movs	r2, #0
 800495c:	601a      	str	r2, [r3, #0]
 800495e:	605a      	str	r2, [r3, #4]
 8004960:	609a      	str	r2, [r3, #8]
 8004962:	60da      	str	r2, [r3, #12]
 8004964:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8004966:	2300      	movs	r3, #0
 8004968:	61bb      	str	r3, [r7, #24]
 800496a:	4b60      	ldr	r3, [pc, #384]	; (8004aec <MX_GPIO_Init+0x19c>)
 800496c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800496e:	4a5f      	ldr	r2, [pc, #380]	; (8004aec <MX_GPIO_Init+0x19c>)
 8004970:	f043 0310 	orr.w	r3, r3, #16
 8004974:	6313      	str	r3, [r2, #48]	; 0x30
 8004976:	4b5d      	ldr	r3, [pc, #372]	; (8004aec <MX_GPIO_Init+0x19c>)
 8004978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800497a:	f003 0310 	and.w	r3, r3, #16
 800497e:	61bb      	str	r3, [r7, #24]
 8004980:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8004982:	2300      	movs	r3, #0
 8004984:	617b      	str	r3, [r7, #20]
 8004986:	4b59      	ldr	r3, [pc, #356]	; (8004aec <MX_GPIO_Init+0x19c>)
 8004988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800498a:	4a58      	ldr	r2, [pc, #352]	; (8004aec <MX_GPIO_Init+0x19c>)
 800498c:	f043 0304 	orr.w	r3, r3, #4
 8004990:	6313      	str	r3, [r2, #48]	; 0x30
 8004992:	4b56      	ldr	r3, [pc, #344]	; (8004aec <MX_GPIO_Init+0x19c>)
 8004994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004996:	f003 0304 	and.w	r3, r3, #4
 800499a:	617b      	str	r3, [r7, #20]
 800499c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800499e:	2300      	movs	r3, #0
 80049a0:	613b      	str	r3, [r7, #16]
 80049a2:	4b52      	ldr	r3, [pc, #328]	; (8004aec <MX_GPIO_Init+0x19c>)
 80049a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049a6:	4a51      	ldr	r2, [pc, #324]	; (8004aec <MX_GPIO_Init+0x19c>)
 80049a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80049ac:	6313      	str	r3, [r2, #48]	; 0x30
 80049ae:	4b4f      	ldr	r3, [pc, #316]	; (8004aec <MX_GPIO_Init+0x19c>)
 80049b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049b6:	613b      	str	r3, [r7, #16]
 80049b8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80049ba:	2300      	movs	r3, #0
 80049bc:	60fb      	str	r3, [r7, #12]
 80049be:	4b4b      	ldr	r3, [pc, #300]	; (8004aec <MX_GPIO_Init+0x19c>)
 80049c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c2:	4a4a      	ldr	r2, [pc, #296]	; (8004aec <MX_GPIO_Init+0x19c>)
 80049c4:	f043 0301 	orr.w	r3, r3, #1
 80049c8:	6313      	str	r3, [r2, #48]	; 0x30
 80049ca:	4b48      	ldr	r3, [pc, #288]	; (8004aec <MX_GPIO_Init+0x19c>)
 80049cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ce:	f003 0301 	and.w	r3, r3, #1
 80049d2:	60fb      	str	r3, [r7, #12]
 80049d4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80049d6:	2300      	movs	r3, #0
 80049d8:	60bb      	str	r3, [r7, #8]
 80049da:	4b44      	ldr	r3, [pc, #272]	; (8004aec <MX_GPIO_Init+0x19c>)
 80049dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049de:	4a43      	ldr	r2, [pc, #268]	; (8004aec <MX_GPIO_Init+0x19c>)
 80049e0:	f043 0302 	orr.w	r3, r3, #2
 80049e4:	6313      	str	r3, [r2, #48]	; 0x30
 80049e6:	4b41      	ldr	r3, [pc, #260]	; (8004aec <MX_GPIO_Init+0x19c>)
 80049e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ea:	f003 0302 	and.w	r3, r3, #2
 80049ee:	60bb      	str	r3, [r7, #8]
 80049f0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80049f2:	2300      	movs	r3, #0
 80049f4:	607b      	str	r3, [r7, #4]
 80049f6:	4b3d      	ldr	r3, [pc, #244]	; (8004aec <MX_GPIO_Init+0x19c>)
 80049f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049fa:	4a3c      	ldr	r2, [pc, #240]	; (8004aec <MX_GPIO_Init+0x19c>)
 80049fc:	f043 0308 	orr.w	r3, r3, #8
 8004a00:	6313      	str	r3, [r2, #48]	; 0x30
 8004a02:	4b3a      	ldr	r3, [pc, #232]	; (8004aec <MX_GPIO_Init+0x19c>)
 8004a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a06:	f003 0308 	and.w	r3, r3, #8
 8004a0a:	607b      	str	r3, [r7, #4]
 8004a0c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_SET);
 8004a0e:	2201      	movs	r2, #1
 8004a10:	2140      	movs	r1, #64	; 0x40
 8004a12:	4837      	ldr	r0, [pc, #220]	; (8004af0 <MX_GPIO_Init+0x1a0>)
 8004a14:	f003 f89a 	bl	8007b4c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 8004a18:	2200      	movs	r2, #0
 8004a1a:	2180      	movs	r1, #128	; 0x80
 8004a1c:	4834      	ldr	r0, [pc, #208]	; (8004af0 <MX_GPIO_Init+0x1a0>)
 8004a1e:	f003 f895 	bl	8007b4c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(FLASH25Q_CS_GPIO_Port, FLASH25Q_CS_Pin, GPIO_PIN_SET);
 8004a22:	2201      	movs	r2, #1
 8004a24:	2101      	movs	r1, #1
 8004a26:	4833      	ldr	r0, [pc, #204]	; (8004af4 <MX_GPIO_Init+0x1a4>)
 8004a28:	f003 f890 	bl	8007b4c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, SD_D0_Pin|SD_D1_Pin, GPIO_PIN_RESET);
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	f44f 7140 	mov.w	r1, #768	; 0x300
 8004a32:	4831      	ldr	r0, [pc, #196]	; (8004af8 <MX_GPIO_Init+0x1a8>)
 8004a34:	f003 f88a 	bl	8007b4c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SD_CMD_GPIO_Port, SD_CMD_Pin, GPIO_PIN_RESET);
 8004a38:	2200      	movs	r2, #0
 8004a3a:	2104      	movs	r1, #4
 8004a3c:	482f      	ldr	r0, [pc, #188]	; (8004afc <MX_GPIO_Init+0x1ac>)
 8004a3e:	f003 f885 	bl	8007b4c <HAL_GPIO_WritePin>

	/*Configure GPIO pins : KEY_1_Pin KEY_0_Pin */
	GPIO_InitStruct.Pin = KEY_1_Pin|KEY_0_Pin;
 8004a42:	2318      	movs	r3, #24
 8004a44:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004a46:	2300      	movs	r3, #0
 8004a48:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004a4e:	f107 031c 	add.w	r3, r7, #28
 8004a52:	4619      	mov	r1, r3
 8004a54:	482a      	ldr	r0, [pc, #168]	; (8004b00 <MX_GPIO_Init+0x1b0>)
 8004a56:	f002 fdc9 	bl	80075ec <HAL_GPIO_Init>

	/*Configure GPIO pins : LED_A_Pin LED_B_Pin */
	GPIO_InitStruct.Pin = LED_A_Pin|LED_B_Pin;
 8004a5a:	23c0      	movs	r3, #192	; 0xc0
 8004a5c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a62:	2300      	movs	r3, #0
 8004a64:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a66:	2300      	movs	r3, #0
 8004a68:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a6a:	f107 031c 	add.w	r3, r7, #28
 8004a6e:	4619      	mov	r1, r3
 8004a70:	481f      	ldr	r0, [pc, #124]	; (8004af0 <MX_GPIO_Init+0x1a0>)
 8004a72:	f002 fdbb 	bl	80075ec <HAL_GPIO_Init>

	/*Configure GPIO pin : TOUCH_IRQ_Pin */
	GPIO_InitStruct.Pin = TOUCH_IRQ_Pin;
 8004a76:	2320      	movs	r3, #32
 8004a78:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(TOUCH_IRQ_GPIO_Port, &GPIO_InitStruct);
 8004a82:	f107 031c 	add.w	r3, r7, #28
 8004a86:	4619      	mov	r1, r3
 8004a88:	481b      	ldr	r0, [pc, #108]	; (8004af8 <MX_GPIO_Init+0x1a8>)
 8004a8a:	f002 fdaf 	bl	80075ec <HAL_GPIO_Init>

	/*Configure GPIO pin : FLASH25Q_CS_Pin */
	GPIO_InitStruct.Pin = FLASH25Q_CS_Pin;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a92:	2301      	movs	r3, #1
 8004a94:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a96:	2301      	movs	r3, #1
 8004a98:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a9a:	2303      	movs	r3, #3
 8004a9c:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(FLASH25Q_CS_GPIO_Port, &GPIO_InitStruct);
 8004a9e:	f107 031c 	add.w	r3, r7, #28
 8004aa2:	4619      	mov	r1, r3
 8004aa4:	4813      	ldr	r0, [pc, #76]	; (8004af4 <MX_GPIO_Init+0x1a4>)
 8004aa6:	f002 fda1 	bl	80075ec <HAL_GPIO_Init>

	/*Configure GPIO pins : SD_D0_Pin SD_D1_Pin */
	GPIO_InitStruct.Pin = SD_D0_Pin|SD_D1_Pin;
 8004aaa:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004aae:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004abc:	f107 031c 	add.w	r3, r7, #28
 8004ac0:	4619      	mov	r1, r3
 8004ac2:	480d      	ldr	r0, [pc, #52]	; (8004af8 <MX_GPIO_Init+0x1a8>)
 8004ac4:	f002 fd92 	bl	80075ec <HAL_GPIO_Init>

	/*Configure GPIO pin : SD_CMD_Pin */
	GPIO_InitStruct.Pin = SD_CMD_Pin;
 8004ac8:	2304      	movs	r3, #4
 8004aca:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004acc:	2301      	movs	r3, #1
 8004ace:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(SD_CMD_GPIO_Port, &GPIO_InitStruct);
 8004ad8:	f107 031c 	add.w	r3, r7, #28
 8004adc:	4619      	mov	r1, r3
 8004ade:	4807      	ldr	r0, [pc, #28]	; (8004afc <MX_GPIO_Init+0x1ac>)
 8004ae0:	f002 fd84 	bl	80075ec <HAL_GPIO_Init>

}
 8004ae4:	bf00      	nop
 8004ae6:	3730      	adds	r7, #48	; 0x30
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}
 8004aec:	40023800 	.word	0x40023800
 8004af0:	40020000 	.word	0x40020000
 8004af4:	40020400 	.word	0x40020400
 8004af8:	40020800 	.word	0x40020800
 8004afc:	40020c00 	.word	0x40020c00
 8004b00:	40021000 	.word	0x40021000

08004b04 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b088      	sub	sp, #32
 8004b08:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN FSMC_Init 0 */

	/* USER CODE END FSMC_Init 0 */

	FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8004b0a:	1d3b      	adds	r3, r7, #4
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	601a      	str	r2, [r3, #0]
 8004b10:	605a      	str	r2, [r3, #4]
 8004b12:	609a      	str	r2, [r3, #8]
 8004b14:	60da      	str	r2, [r3, #12]
 8004b16:	611a      	str	r2, [r3, #16]
 8004b18:	615a      	str	r2, [r3, #20]
 8004b1a:	619a      	str	r2, [r3, #24]

	/* USER CODE END FSMC_Init 1 */

	/** Perform the SRAM1 memory initialization sequence
	 */
	hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8004b1c:	4b27      	ldr	r3, [pc, #156]	; (8004bbc <MX_FSMC_Init+0xb8>)
 8004b1e:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8004b22:	601a      	str	r2, [r3, #0]
	hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8004b24:	4b25      	ldr	r3, [pc, #148]	; (8004bbc <MX_FSMC_Init+0xb8>)
 8004b26:	4a26      	ldr	r2, [pc, #152]	; (8004bc0 <MX_FSMC_Init+0xbc>)
 8004b28:	605a      	str	r2, [r3, #4]
	/* hsram1.Init */
	hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8004b2a:	4b24      	ldr	r3, [pc, #144]	; (8004bbc <MX_FSMC_Init+0xb8>)
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	609a      	str	r2, [r3, #8]
	hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8004b30:	4b22      	ldr	r3, [pc, #136]	; (8004bbc <MX_FSMC_Init+0xb8>)
 8004b32:	2200      	movs	r2, #0
 8004b34:	60da      	str	r2, [r3, #12]
	hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8004b36:	4b21      	ldr	r3, [pc, #132]	; (8004bbc <MX_FSMC_Init+0xb8>)
 8004b38:	2200      	movs	r2, #0
 8004b3a:	611a      	str	r2, [r3, #16]
	hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8004b3c:	4b1f      	ldr	r3, [pc, #124]	; (8004bbc <MX_FSMC_Init+0xb8>)
 8004b3e:	2210      	movs	r2, #16
 8004b40:	615a      	str	r2, [r3, #20]
	hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8004b42:	4b1e      	ldr	r3, [pc, #120]	; (8004bbc <MX_FSMC_Init+0xb8>)
 8004b44:	2200      	movs	r2, #0
 8004b46:	619a      	str	r2, [r3, #24]
	hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8004b48:	4b1c      	ldr	r3, [pc, #112]	; (8004bbc <MX_FSMC_Init+0xb8>)
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	61da      	str	r2, [r3, #28]
	hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8004b4e:	4b1b      	ldr	r3, [pc, #108]	; (8004bbc <MX_FSMC_Init+0xb8>)
 8004b50:	2200      	movs	r2, #0
 8004b52:	621a      	str	r2, [r3, #32]
	hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8004b54:	4b19      	ldr	r3, [pc, #100]	; (8004bbc <MX_FSMC_Init+0xb8>)
 8004b56:	2200      	movs	r2, #0
 8004b58:	625a      	str	r2, [r3, #36]	; 0x24
	hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8004b5a:	4b18      	ldr	r3, [pc, #96]	; (8004bbc <MX_FSMC_Init+0xb8>)
 8004b5c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004b60:	629a      	str	r2, [r3, #40]	; 0x28
	hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8004b62:	4b16      	ldr	r3, [pc, #88]	; (8004bbc <MX_FSMC_Init+0xb8>)
 8004b64:	2200      	movs	r2, #0
 8004b66:	62da      	str	r2, [r3, #44]	; 0x2c
	hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8004b68:	4b14      	ldr	r3, [pc, #80]	; (8004bbc <MX_FSMC_Init+0xb8>)
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	631a      	str	r2, [r3, #48]	; 0x30
	hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8004b6e:	4b13      	ldr	r3, [pc, #76]	; (8004bbc <MX_FSMC_Init+0xb8>)
 8004b70:	2200      	movs	r2, #0
 8004b72:	635a      	str	r2, [r3, #52]	; 0x34
	hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8004b74:	4b11      	ldr	r3, [pc, #68]	; (8004bbc <MX_FSMC_Init+0xb8>)
 8004b76:	2200      	movs	r2, #0
 8004b78:	639a      	str	r2, [r3, #56]	; 0x38
	hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8004b7a:	4b10      	ldr	r3, [pc, #64]	; (8004bbc <MX_FSMC_Init+0xb8>)
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	645a      	str	r2, [r3, #68]	; 0x44
	/* Timing */
	Timing.AddressSetupTime = 2;
 8004b80:	2302      	movs	r3, #2
 8004b82:	607b      	str	r3, [r7, #4]
	Timing.AddressHoldTime = 15;
 8004b84:	230f      	movs	r3, #15
 8004b86:	60bb      	str	r3, [r7, #8]
	Timing.DataSetupTime = 5;
 8004b88:	2305      	movs	r3, #5
 8004b8a:	60fb      	str	r3, [r7, #12]
	Timing.BusTurnAroundDuration = 2;
 8004b8c:	2302      	movs	r3, #2
 8004b8e:	613b      	str	r3, [r7, #16]
	Timing.CLKDivision = 16;
 8004b90:	2310      	movs	r3, #16
 8004b92:	617b      	str	r3, [r7, #20]
	Timing.DataLatency = 17;
 8004b94:	2311      	movs	r3, #17
 8004b96:	61bb      	str	r3, [r7, #24]
	Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	61fb      	str	r3, [r7, #28]
	/* ExtTiming */

	if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8004b9c:	1d3b      	adds	r3, r7, #4
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	4806      	ldr	r0, [pc, #24]	; (8004bbc <MX_FSMC_Init+0xb8>)
 8004ba4:	f006 fc24 	bl	800b3f0 <HAL_SRAM_Init>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d001      	beq.n	8004bb2 <MX_FSMC_Init+0xae>
	{
		Error_Handler( );
 8004bae:	f000 f809 	bl	8004bc4 <Error_Handler>
	}

	/* USER CODE BEGIN FSMC_Init 2 */

	/* USER CODE END FSMC_Init 2 */
}
 8004bb2:	bf00      	nop
 8004bb4:	3720      	adds	r7, #32
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	200005ec 	.word	0x200005ec
 8004bc0:	a0000104 	.word	0xa0000104

08004bc4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004bc8:	b672      	cpsid	i
}
 8004bca:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8004bcc:	e7fe      	b.n	8004bcc <Error_Handler+0x8>

08004bce <RGB>:
#include "ssd1963.h"

uint32_t RGB(uint8_t r, uint8_t g, uint8_t b) {
 8004bce:	b480      	push	{r7}
 8004bd0:	b083      	sub	sp, #12
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	71fb      	strb	r3, [r7, #7]
 8004bd8:	460b      	mov	r3, r1
 8004bda:	71bb      	strb	r3, [r7, #6]
 8004bdc:	4613      	mov	r3, r2
 8004bde:	717b      	strb	r3, [r7, #5]
    return ((r & 0xFF) << 16) + ((g & 0xFF) << 8) + (b & 0xFF);
 8004be0:	79fb      	ldrb	r3, [r7, #7]
 8004be2:	041a      	lsls	r2, r3, #16
 8004be4:	79bb      	ldrb	r3, [r7, #6]
 8004be6:	021b      	lsls	r3, r3, #8
 8004be8:	441a      	add	r2, r3
 8004bea:	797b      	ldrb	r3, [r7, #5]
 8004bec:	4413      	add	r3, r2
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	370c      	adds	r7, #12
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf8:	4770      	bx	lr

08004bfa <H24_RGB565>:

uint16_t H24_RGB565(uint8_t reverse, uint32_t color24) {
 8004bfa:	b480      	push	{r7}
 8004bfc:	b085      	sub	sp, #20
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	4603      	mov	r3, r0
 8004c02:	6039      	str	r1, [r7, #0]
 8004c04:	71fb      	strb	r3, [r7, #7]
	uint8_t b = (color24 >> 16) & 0xFF;
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	0c1b      	lsrs	r3, r3, #16
 8004c0a:	73fb      	strb	r3, [r7, #15]
	uint8_t g = (color24 >> 8) & 0xFF;
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	0a1b      	lsrs	r3, r3, #8
 8004c10:	73bb      	strb	r3, [r7, #14]
	uint8_t r = color24 & 0xFF;
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	737b      	strb	r3, [r7, #13]
	if (reverse) return ((b / 8) << 11) | ((g / 4) << 5) | (r / 8);
 8004c16:	79fb      	ldrb	r3, [r7, #7]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d013      	beq.n	8004c44 <H24_RGB565+0x4a>
 8004c1c:	7bfb      	ldrb	r3, [r7, #15]
 8004c1e:	08db      	lsrs	r3, r3, #3
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	02db      	lsls	r3, r3, #11
 8004c24:	b21a      	sxth	r2, r3
 8004c26:	7bbb      	ldrb	r3, [r7, #14]
 8004c28:	089b      	lsrs	r3, r3, #2
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	015b      	lsls	r3, r3, #5
 8004c2e:	b21b      	sxth	r3, r3
 8004c30:	4313      	orrs	r3, r2
 8004c32:	b21a      	sxth	r2, r3
 8004c34:	7b7b      	ldrb	r3, [r7, #13]
 8004c36:	08db      	lsrs	r3, r3, #3
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	b21b      	sxth	r3, r3
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	b21b      	sxth	r3, r3
 8004c40:	b29b      	uxth	r3, r3
 8004c42:	e012      	b.n	8004c6a <H24_RGB565+0x70>
	else return ((r / 8) << 11) | ((g / 4) << 5) | (b / 8);
 8004c44:	7b7b      	ldrb	r3, [r7, #13]
 8004c46:	08db      	lsrs	r3, r3, #3
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	02db      	lsls	r3, r3, #11
 8004c4c:	b21a      	sxth	r2, r3
 8004c4e:	7bbb      	ldrb	r3, [r7, #14]
 8004c50:	089b      	lsrs	r3, r3, #2
 8004c52:	b2db      	uxtb	r3, r3
 8004c54:	015b      	lsls	r3, r3, #5
 8004c56:	b21b      	sxth	r3, r3
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	b21a      	sxth	r2, r3
 8004c5c:	7bfb      	ldrb	r3, [r7, #15]
 8004c5e:	08db      	lsrs	r3, r3, #3
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	b21b      	sxth	r3, r3
 8004c64:	4313      	orrs	r3, r2
 8004c66:	b21b      	sxth	r3, r3
 8004c68:	b29b      	uxth	r3, r3
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3714      	adds	r7, #20
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr

08004c76 <LCD_Send_Cmd>:

void LCD_Send_Cmd(uint16_t cmd) {
 8004c76:	b480      	push	{r7}
 8004c78:	b083      	sub	sp, #12
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	80fb      	strh	r3, [r7, #6]
	CMD = cmd;
 8004c80:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8004c84:	88fb      	ldrh	r3, [r7, #6]
 8004c86:	8013      	strh	r3, [r2, #0]
}
 8004c88:	bf00      	nop
 8004c8a:	370c      	adds	r7, #12
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <LCD_Send_Dat>:

void LCD_Send_Dat(uint16_t dat) {
 8004c94:	b480      	push	{r7}
 8004c96:	b085      	sub	sp, #20
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	80fb      	strh	r3, [r7, #6]
	for (uint8_t i = 0; i < 1; i++)
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	73fb      	strb	r3, [r7, #15]
 8004ca2:	e005      	b.n	8004cb0 <LCD_Send_Dat+0x1c>
	DAT = dat;
 8004ca4:	4a07      	ldr	r2, [pc, #28]	; (8004cc4 <LCD_Send_Dat+0x30>)
 8004ca6:	88fb      	ldrh	r3, [r7, #6]
 8004ca8:	8013      	strh	r3, [r2, #0]
	for (uint8_t i = 0; i < 1; i++)
 8004caa:	7bfb      	ldrb	r3, [r7, #15]
 8004cac:	3301      	adds	r3, #1
 8004cae:	73fb      	strb	r3, [r7, #15]
 8004cb0:	7bfb      	ldrb	r3, [r7, #15]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d0f6      	beq.n	8004ca4 <LCD_Send_Dat+0x10>
}
 8004cb6:	bf00      	nop
 8004cb8:	bf00      	nop
 8004cba:	3714      	adds	r7, #20
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc2:	4770      	bx	lr
 8004cc4:	60080000 	.word	0x60080000

08004cc8 <LCD_Window>:

void LCD_Window(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8004cc8:	b590      	push	{r4, r7, lr}
 8004cca:	b083      	sub	sp, #12
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	4604      	mov	r4, r0
 8004cd0:	4608      	mov	r0, r1
 8004cd2:	4611      	mov	r1, r2
 8004cd4:	461a      	mov	r2, r3
 8004cd6:	4623      	mov	r3, r4
 8004cd8:	80fb      	strh	r3, [r7, #6]
 8004cda:	4603      	mov	r3, r0
 8004cdc:	80bb      	strh	r3, [r7, #4]
 8004cde:	460b      	mov	r3, r1
 8004ce0:	807b      	strh	r3, [r7, #2]
 8004ce2:	4613      	mov	r3, r2
 8004ce4:	803b      	strh	r3, [r7, #0]
	LCD_Send_Cmd(LCD_COLUMN_ADDR);
 8004ce6:	202a      	movs	r0, #42	; 0x2a
 8004ce8:	f7ff ffc5 	bl	8004c76 <LCD_Send_Cmd>
	LCD_Send_Dat(y1 >> 8);
 8004cec:	88bb      	ldrh	r3, [r7, #4]
 8004cee:	0a1b      	lsrs	r3, r3, #8
 8004cf0:	b29b      	uxth	r3, r3
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f7ff ffce 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(y1 & 0x00FF);
 8004cf8:	88bb      	ldrh	r3, [r7, #4]
 8004cfa:	b2db      	uxtb	r3, r3
 8004cfc:	b29b      	uxth	r3, r3
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f7ff ffc8 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(y2 >> 8);
 8004d04:	883b      	ldrh	r3, [r7, #0]
 8004d06:	0a1b      	lsrs	r3, r3, #8
 8004d08:	b29b      	uxth	r3, r3
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f7ff ffc2 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(y2 & 0x00FF);
 8004d10:	883b      	ldrh	r3, [r7, #0]
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	4618      	mov	r0, r3
 8004d18:	f7ff ffbc 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Cmd(LCD_PAGE_ADDR);
 8004d1c:	202b      	movs	r0, #43	; 0x2b
 8004d1e:	f7ff ffaa 	bl	8004c76 <LCD_Send_Cmd>
	LCD_Send_Dat(x1 >> 8);
 8004d22:	88fb      	ldrh	r3, [r7, #6]
 8004d24:	0a1b      	lsrs	r3, r3, #8
 8004d26:	b29b      	uxth	r3, r3
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f7ff ffb3 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(x1 & 0x00FF);
 8004d2e:	88fb      	ldrh	r3, [r7, #6]
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	b29b      	uxth	r3, r3
 8004d34:	4618      	mov	r0, r3
 8004d36:	f7ff ffad 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(x2 >> 8);
 8004d3a:	887b      	ldrh	r3, [r7, #2]
 8004d3c:	0a1b      	lsrs	r3, r3, #8
 8004d3e:	b29b      	uxth	r3, r3
 8004d40:	4618      	mov	r0, r3
 8004d42:	f7ff ffa7 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(x2 & 0x00FF);
 8004d46:	887b      	ldrh	r3, [r7, #2]
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f7ff ffa1 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Cmd(LCD_GRAM);
 8004d52:	202c      	movs	r0, #44	; 0x2c
 8004d54:	f7ff ff8f 	bl	8004c76 <LCD_Send_Cmd>
}
 8004d58:	bf00      	nop
 8004d5a:	370c      	adds	r7, #12
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd90      	pop	{r4, r7, pc}

08004d60 <LCD_Rect_Fill>:
void LCD_Pixel(uint16_t x, uint16_t y, uint32_t color24) {
	LCD_Window(x, y, x, y);
	LCD_Send_Dat(H24_RGB565(1, color24));
}

void LCD_Rect_Fill(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint32_t color24) {
 8004d60:	b590      	push	{r4, r7, lr}
 8004d62:	b085      	sub	sp, #20
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	4604      	mov	r4, r0
 8004d68:	4608      	mov	r0, r1
 8004d6a:	4611      	mov	r1, r2
 8004d6c:	461a      	mov	r2, r3
 8004d6e:	4623      	mov	r3, r4
 8004d70:	80fb      	strh	r3, [r7, #6]
 8004d72:	4603      	mov	r3, r0
 8004d74:	80bb      	strh	r3, [r7, #4]
 8004d76:	460b      	mov	r3, r1
 8004d78:	807b      	strh	r3, [r7, #2]
 8004d7a:	4613      	mov	r3, r2
 8004d7c:	803b      	strh	r3, [r7, #0]
	uint32_t i = 0;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	60fb      	str	r3, [r7, #12]
	uint32_t j = (uint32_t) w * (uint32_t) h;
 8004d82:	887b      	ldrh	r3, [r7, #2]
 8004d84:	883a      	ldrh	r2, [r7, #0]
 8004d86:	fb02 f303 	mul.w	r3, r2, r3
 8004d8a:	60bb      	str	r3, [r7, #8]
	LCD_Window(y, x, y + h - 1, x + w - 1);
 8004d8c:	88ba      	ldrh	r2, [r7, #4]
 8004d8e:	883b      	ldrh	r3, [r7, #0]
 8004d90:	4413      	add	r3, r2
 8004d92:	b29b      	uxth	r3, r3
 8004d94:	3b01      	subs	r3, #1
 8004d96:	b29c      	uxth	r4, r3
 8004d98:	88fa      	ldrh	r2, [r7, #6]
 8004d9a:	887b      	ldrh	r3, [r7, #2]
 8004d9c:	4413      	add	r3, r2
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	3b01      	subs	r3, #1
 8004da2:	b29b      	uxth	r3, r3
 8004da4:	88f9      	ldrh	r1, [r7, #6]
 8004da6:	88b8      	ldrh	r0, [r7, #4]
 8004da8:	4622      	mov	r2, r4
 8004daa:	f7ff ff8d 	bl	8004cc8 <LCD_Window>
	for (i = 0; i < j; i++) LCD_Send_Dat(H24_RGB565(1, color24));
 8004dae:	2300      	movs	r3, #0
 8004db0:	60fb      	str	r3, [r7, #12]
 8004db2:	e00a      	b.n	8004dca <LCD_Rect_Fill+0x6a>
 8004db4:	6a39      	ldr	r1, [r7, #32]
 8004db6:	2001      	movs	r0, #1
 8004db8:	f7ff ff1f 	bl	8004bfa <H24_RGB565>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f7ff ff68 	bl	8004c94 <LCD_Send_Dat>
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	3301      	adds	r3, #1
 8004dc8:	60fb      	str	r3, [r7, #12]
 8004dca:	68fa      	ldr	r2, [r7, #12]
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d3f0      	bcc.n	8004db4 <LCD_Rect_Fill+0x54>
}
 8004dd2:	bf00      	nop
 8004dd4:	bf00      	nop
 8004dd6:	3714      	adds	r7, #20
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd90      	pop	{r4, r7, pc}

08004ddc <LCD_Line>:

void LCD_Line(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint8_t size, uint32_t color24) {
 8004ddc:	b590      	push	{r4, r7, lr}
 8004dde:	b08b      	sub	sp, #44	; 0x2c
 8004de0:	af02      	add	r7, sp, #8
 8004de2:	4604      	mov	r4, r0
 8004de4:	4608      	mov	r0, r1
 8004de6:	4611      	mov	r1, r2
 8004de8:	461a      	mov	r2, r3
 8004dea:	4623      	mov	r3, r4
 8004dec:	80fb      	strh	r3, [r7, #6]
 8004dee:	4603      	mov	r3, r0
 8004df0:	80bb      	strh	r3, [r7, #4]
 8004df2:	460b      	mov	r3, r1
 8004df4:	807b      	strh	r3, [r7, #2]
 8004df6:	4613      	mov	r3, r2
 8004df8:	803b      	strh	r3, [r7, #0]
	int deltaX = abs(x2 - x1);
 8004dfa:	887a      	ldrh	r2, [r7, #2]
 8004dfc:	88fb      	ldrh	r3, [r7, #6]
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	bfb8      	it	lt
 8004e04:	425b      	neglt	r3, r3
 8004e06:	61bb      	str	r3, [r7, #24]
	int deltaY = abs(y2 - y1);
 8004e08:	883a      	ldrh	r2, [r7, #0]
 8004e0a:	88bb      	ldrh	r3, [r7, #4]
 8004e0c:	1ad3      	subs	r3, r2, r3
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	bfb8      	it	lt
 8004e12:	425b      	neglt	r3, r3
 8004e14:	617b      	str	r3, [r7, #20]
	int signX = x1 < x2 ? 1 : -1;
 8004e16:	88fa      	ldrh	r2, [r7, #6]
 8004e18:	887b      	ldrh	r3, [r7, #2]
 8004e1a:	429a      	cmp	r2, r3
 8004e1c:	d201      	bcs.n	8004e22 <LCD_Line+0x46>
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e001      	b.n	8004e26 <LCD_Line+0x4a>
 8004e22:	f04f 33ff 	mov.w	r3, #4294967295
 8004e26:	613b      	str	r3, [r7, #16]
	int signY = y1 < y2 ? 1 : -1;
 8004e28:	88ba      	ldrh	r2, [r7, #4]
 8004e2a:	883b      	ldrh	r3, [r7, #0]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d201      	bcs.n	8004e34 <LCD_Line+0x58>
 8004e30:	2301      	movs	r3, #1
 8004e32:	e001      	b.n	8004e38 <LCD_Line+0x5c>
 8004e34:	f04f 33ff 	mov.w	r3, #4294967295
 8004e38:	60fb      	str	r3, [r7, #12]
	int error = deltaX - deltaY;
 8004e3a:	69ba      	ldr	r2, [r7, #24]
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	1ad3      	subs	r3, r2, r3
 8004e40:	61fb      	str	r3, [r7, #28]
	int error2 = 0;
 8004e42:	2300      	movs	r3, #0
 8004e44:	60bb      	str	r3, [r7, #8]
	for (;;)
	{
		LCD_Rect_Fill(x1, y1, size, size, color24);
 8004e46:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004e4a:	b29a      	uxth	r2, r3
 8004e4c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004e50:	b29c      	uxth	r4, r3
 8004e52:	88b9      	ldrh	r1, [r7, #4]
 8004e54:	88f8      	ldrh	r0, [r7, #6]
 8004e56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e58:	9300      	str	r3, [sp, #0]
 8004e5a:	4623      	mov	r3, r4
 8004e5c:	f7ff ff80 	bl	8004d60 <LCD_Rect_Fill>
		if (x1 == x2 && y1 == y2)
 8004e60:	88fa      	ldrh	r2, [r7, #6]
 8004e62:	887b      	ldrh	r3, [r7, #2]
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d103      	bne.n	8004e70 <LCD_Line+0x94>
 8004e68:	88ba      	ldrh	r2, [r7, #4]
 8004e6a:	883b      	ldrh	r3, [r7, #0]
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	d01e      	beq.n	8004eae <LCD_Line+0xd2>
		break;
		error2 = error * 2;
 8004e70:	69fb      	ldr	r3, [r7, #28]
 8004e72:	005b      	lsls	r3, r3, #1
 8004e74:	60bb      	str	r3, [r7, #8]
		if (error2 > -deltaY)
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	425b      	negs	r3, r3
 8004e7a:	68ba      	ldr	r2, [r7, #8]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	dd08      	ble.n	8004e92 <LCD_Line+0xb6>
		{
			error -= deltaY;
 8004e80:	69fa      	ldr	r2, [r7, #28]
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	1ad3      	subs	r3, r2, r3
 8004e86:	61fb      	str	r3, [r7, #28]
			x1 += signX;
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	b29a      	uxth	r2, r3
 8004e8c:	88fb      	ldrh	r3, [r7, #6]
 8004e8e:	4413      	add	r3, r2
 8004e90:	80fb      	strh	r3, [r7, #6]
		}
		if (error2 < deltaX)
 8004e92:	68ba      	ldr	r2, [r7, #8]
 8004e94:	69bb      	ldr	r3, [r7, #24]
 8004e96:	429a      	cmp	r2, r3
 8004e98:	dad5      	bge.n	8004e46 <LCD_Line+0x6a>
		{
			error += deltaX;
 8004e9a:	69fa      	ldr	r2, [r7, #28]
 8004e9c:	69bb      	ldr	r3, [r7, #24]
 8004e9e:	4413      	add	r3, r2
 8004ea0:	61fb      	str	r3, [r7, #28]
			y1 += signY;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	b29a      	uxth	r2, r3
 8004ea6:	88bb      	ldrh	r3, [r7, #4]
 8004ea8:	4413      	add	r3, r2
 8004eaa:	80bb      	strh	r3, [r7, #4]
		LCD_Rect_Fill(x1, y1, size, size, color24);
 8004eac:	e7cb      	b.n	8004e46 <LCD_Line+0x6a>
		break;
 8004eae:	bf00      	nop
		}
	}
}
 8004eb0:	bf00      	nop
 8004eb2:	3724      	adds	r7, #36	; 0x24
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd90      	pop	{r4, r7, pc}

08004eb8 <LCD_Rect>:
		x += xinc2;
		y += yinc2;
	}
}

void LCD_Rect(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint8_t size, uint32_t color24) {
 8004eb8:	b590      	push	{r4, r7, lr}
 8004eba:	b085      	sub	sp, #20
 8004ebc:	af02      	add	r7, sp, #8
 8004ebe:	4604      	mov	r4, r0
 8004ec0:	4608      	mov	r0, r1
 8004ec2:	4611      	mov	r1, r2
 8004ec4:	461a      	mov	r2, r3
 8004ec6:	4623      	mov	r3, r4
 8004ec8:	80fb      	strh	r3, [r7, #6]
 8004eca:	4603      	mov	r3, r0
 8004ecc:	80bb      	strh	r3, [r7, #4]
 8004ece:	460b      	mov	r3, r1
 8004ed0:	807b      	strh	r3, [r7, #2]
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	803b      	strh	r3, [r7, #0]
	LCD_Line(x, y, x + w, y, size, color24);
 8004ed6:	88fa      	ldrh	r2, [r7, #6]
 8004ed8:	887b      	ldrh	r3, [r7, #2]
 8004eda:	4413      	add	r3, r2
 8004edc:	b29a      	uxth	r2, r3
 8004ede:	88bc      	ldrh	r4, [r7, #4]
 8004ee0:	88b9      	ldrh	r1, [r7, #4]
 8004ee2:	88f8      	ldrh	r0, [r7, #6]
 8004ee4:	69fb      	ldr	r3, [r7, #28]
 8004ee6:	9301      	str	r3, [sp, #4]
 8004ee8:	7e3b      	ldrb	r3, [r7, #24]
 8004eea:	9300      	str	r3, [sp, #0]
 8004eec:	4623      	mov	r3, r4
 8004eee:	f7ff ff75 	bl	8004ddc <LCD_Line>
	LCD_Line(x, y + h, x + w, y + h, size, color24);
 8004ef2:	88ba      	ldrh	r2, [r7, #4]
 8004ef4:	883b      	ldrh	r3, [r7, #0]
 8004ef6:	4413      	add	r3, r2
 8004ef8:	b299      	uxth	r1, r3
 8004efa:	88fa      	ldrh	r2, [r7, #6]
 8004efc:	887b      	ldrh	r3, [r7, #2]
 8004efe:	4413      	add	r3, r2
 8004f00:	b29c      	uxth	r4, r3
 8004f02:	88ba      	ldrh	r2, [r7, #4]
 8004f04:	883b      	ldrh	r3, [r7, #0]
 8004f06:	4413      	add	r3, r2
 8004f08:	b29a      	uxth	r2, r3
 8004f0a:	88f8      	ldrh	r0, [r7, #6]
 8004f0c:	69fb      	ldr	r3, [r7, #28]
 8004f0e:	9301      	str	r3, [sp, #4]
 8004f10:	7e3b      	ldrb	r3, [r7, #24]
 8004f12:	9300      	str	r3, [sp, #0]
 8004f14:	4613      	mov	r3, r2
 8004f16:	4622      	mov	r2, r4
 8004f18:	f7ff ff60 	bl	8004ddc <LCD_Line>
	LCD_Line(x, y, x, y + h, size, color24);
 8004f1c:	88ba      	ldrh	r2, [r7, #4]
 8004f1e:	883b      	ldrh	r3, [r7, #0]
 8004f20:	4413      	add	r3, r2
 8004f22:	b29c      	uxth	r4, r3
 8004f24:	88fa      	ldrh	r2, [r7, #6]
 8004f26:	88b9      	ldrh	r1, [r7, #4]
 8004f28:	88f8      	ldrh	r0, [r7, #6]
 8004f2a:	69fb      	ldr	r3, [r7, #28]
 8004f2c:	9301      	str	r3, [sp, #4]
 8004f2e:	7e3b      	ldrb	r3, [r7, #24]
 8004f30:	9300      	str	r3, [sp, #0]
 8004f32:	4623      	mov	r3, r4
 8004f34:	f7ff ff52 	bl	8004ddc <LCD_Line>
	LCD_Line(x + w, y, x + w, y + h, size, color24);
 8004f38:	88fa      	ldrh	r2, [r7, #6]
 8004f3a:	887b      	ldrh	r3, [r7, #2]
 8004f3c:	4413      	add	r3, r2
 8004f3e:	b298      	uxth	r0, r3
 8004f40:	88fa      	ldrh	r2, [r7, #6]
 8004f42:	887b      	ldrh	r3, [r7, #2]
 8004f44:	4413      	add	r3, r2
 8004f46:	b29c      	uxth	r4, r3
 8004f48:	88ba      	ldrh	r2, [r7, #4]
 8004f4a:	883b      	ldrh	r3, [r7, #0]
 8004f4c:	4413      	add	r3, r2
 8004f4e:	b29a      	uxth	r2, r3
 8004f50:	88b9      	ldrh	r1, [r7, #4]
 8004f52:	69fb      	ldr	r3, [r7, #28]
 8004f54:	9301      	str	r3, [sp, #4]
 8004f56:	7e3b      	ldrb	r3, [r7, #24]
 8004f58:	9300      	str	r3, [sp, #0]
 8004f5a:	4613      	mov	r3, r2
 8004f5c:	4622      	mov	r2, r4
 8004f5e:	f7ff ff3d 	bl	8004ddc <LCD_Line>
}
 8004f62:	bf00      	nop
 8004f64:	370c      	adds	r7, #12
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd90      	pop	{r4, r7, pc}

08004f6a <LCD_Circle>:
			s += rx2 * ((4 * y) + 6);
		}
	}
}

void LCD_Circle(uint16_t x, uint16_t y, uint8_t radius, uint8_t fill, uint8_t size, uint32_t color24) {
 8004f6a:	b590      	push	{r4, r7, lr}
 8004f6c:	b089      	sub	sp, #36	; 0x24
 8004f6e:	af02      	add	r7, sp, #8
 8004f70:	4604      	mov	r4, r0
 8004f72:	4608      	mov	r0, r1
 8004f74:	4611      	mov	r1, r2
 8004f76:	461a      	mov	r2, r3
 8004f78:	4623      	mov	r3, r4
 8004f7a:	80fb      	strh	r3, [r7, #6]
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	80bb      	strh	r3, [r7, #4]
 8004f80:	460b      	mov	r3, r1
 8004f82:	70fb      	strb	r3, [r7, #3]
 8004f84:	4613      	mov	r3, r2
 8004f86:	70bb      	strb	r3, [r7, #2]
	int a_, b_, P;
	a_ = 0;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	617b      	str	r3, [r7, #20]
	b_ = radius;
 8004f8c:	78fb      	ldrb	r3, [r7, #3]
 8004f8e:	613b      	str	r3, [r7, #16]
	P = 1 - radius;
 8004f90:	78fb      	ldrb	r3, [r7, #3]
 8004f92:	f1c3 0301 	rsb	r3, r3, #1
 8004f96:	60fb      	str	r3, [r7, #12]
	while (a_ <= b_)
 8004f98:	e0fc      	b.n	8005194 <LCD_Circle+0x22a>
	{
		if (fill == 1)
 8004f9a:	78bb      	ldrb	r3, [r7, #2]
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d136      	bne.n	800500e <LCD_Circle+0xa4>
		{
			LCD_Rect_Fill(x - a_, y - b_, 2 * a_ + 1, 2 * b_ + 1, color24);
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	b29b      	uxth	r3, r3
 8004fa4:	88fa      	ldrh	r2, [r7, #6]
 8004fa6:	1ad3      	subs	r3, r2, r3
 8004fa8:	b298      	uxth	r0, r3
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	88ba      	ldrh	r2, [r7, #4]
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	b299      	uxth	r1, r3
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	b29b      	uxth	r3, r3
 8004fb8:	005b      	lsls	r3, r3, #1
 8004fba:	b29b      	uxth	r3, r3
 8004fbc:	3301      	adds	r3, #1
 8004fbe:	b29a      	uxth	r2, r3
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	005b      	lsls	r3, r3, #1
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	3301      	adds	r3, #1
 8004fca:	b29c      	uxth	r4, r3
 8004fcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fce:	9300      	str	r3, [sp, #0]
 8004fd0:	4623      	mov	r3, r4
 8004fd2:	f7ff fec5 	bl	8004d60 <LCD_Rect_Fill>
			LCD_Rect_Fill(x - b_, y - a_, 2 * b_ + 1, 2 * a_ + 1, color24);
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	88fa      	ldrh	r2, [r7, #6]
 8004fdc:	1ad3      	subs	r3, r2, r3
 8004fde:	b298      	uxth	r0, r3
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	b29b      	uxth	r3, r3
 8004fe4:	88ba      	ldrh	r2, [r7, #4]
 8004fe6:	1ad3      	subs	r3, r2, r3
 8004fe8:	b299      	uxth	r1, r3
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	005b      	lsls	r3, r3, #1
 8004ff0:	b29b      	uxth	r3, r3
 8004ff2:	3301      	adds	r3, #1
 8004ff4:	b29a      	uxth	r2, r3
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	b29b      	uxth	r3, r3
 8004ffa:	005b      	lsls	r3, r3, #1
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	3301      	adds	r3, #1
 8005000:	b29c      	uxth	r4, r3
 8005002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005004:	9300      	str	r3, [sp, #0]
 8005006:	4623      	mov	r3, r4
 8005008:	f7ff feaa 	bl	8004d60 <LCD_Rect_Fill>
 800500c:	e0a7      	b.n	800515e <LCD_Circle+0x1f4>
		}
		else
		{
			LCD_Rect_Fill(a_ + x, b_ + y, size, size, color24);
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	b29a      	uxth	r2, r3
 8005012:	88fb      	ldrh	r3, [r7, #6]
 8005014:	4413      	add	r3, r2
 8005016:	b298      	uxth	r0, r3
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	b29a      	uxth	r2, r3
 800501c:	88bb      	ldrh	r3, [r7, #4]
 800501e:	4413      	add	r3, r2
 8005020:	b299      	uxth	r1, r3
 8005022:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005026:	b29a      	uxth	r2, r3
 8005028:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800502c:	b29c      	uxth	r4, r3
 800502e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005030:	9300      	str	r3, [sp, #0]
 8005032:	4623      	mov	r3, r4
 8005034:	f7ff fe94 	bl	8004d60 <LCD_Rect_Fill>
			LCD_Rect_Fill(b_ + x, a_ + y, size, size, color24);
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	b29a      	uxth	r2, r3
 800503c:	88fb      	ldrh	r3, [r7, #6]
 800503e:	4413      	add	r3, r2
 8005040:	b298      	uxth	r0, r3
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	b29a      	uxth	r2, r3
 8005046:	88bb      	ldrh	r3, [r7, #4]
 8005048:	4413      	add	r3, r2
 800504a:	b299      	uxth	r1, r3
 800504c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005050:	b29a      	uxth	r2, r3
 8005052:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005056:	b29c      	uxth	r4, r3
 8005058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800505a:	9300      	str	r3, [sp, #0]
 800505c:	4623      	mov	r3, r4
 800505e:	f7ff fe7f 	bl	8004d60 <LCD_Rect_Fill>
			LCD_Rect_Fill(x - a_, b_ + y, size, size, color24);
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	b29b      	uxth	r3, r3
 8005066:	88fa      	ldrh	r2, [r7, #6]
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	b298      	uxth	r0, r3
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	b29a      	uxth	r2, r3
 8005070:	88bb      	ldrh	r3, [r7, #4]
 8005072:	4413      	add	r3, r2
 8005074:	b299      	uxth	r1, r3
 8005076:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800507a:	b29a      	uxth	r2, r3
 800507c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005080:	b29c      	uxth	r4, r3
 8005082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005084:	9300      	str	r3, [sp, #0]
 8005086:	4623      	mov	r3, r4
 8005088:	f7ff fe6a 	bl	8004d60 <LCD_Rect_Fill>
			LCD_Rect_Fill(x - b_, a_ + y, size, size, color24);
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	b29b      	uxth	r3, r3
 8005090:	88fa      	ldrh	r2, [r7, #6]
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	b298      	uxth	r0, r3
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	b29a      	uxth	r2, r3
 800509a:	88bb      	ldrh	r3, [r7, #4]
 800509c:	4413      	add	r3, r2
 800509e:	b299      	uxth	r1, r3
 80050a0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80050a4:	b29a      	uxth	r2, r3
 80050a6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80050aa:	b29c      	uxth	r4, r3
 80050ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050ae:	9300      	str	r3, [sp, #0]
 80050b0:	4623      	mov	r3, r4
 80050b2:	f7ff fe55 	bl	8004d60 <LCD_Rect_Fill>
			LCD_Rect_Fill(b_ + x, y - a_, size, size, color24);
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	b29a      	uxth	r2, r3
 80050ba:	88fb      	ldrh	r3, [r7, #6]
 80050bc:	4413      	add	r3, r2
 80050be:	b298      	uxth	r0, r3
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	88ba      	ldrh	r2, [r7, #4]
 80050c6:	1ad3      	subs	r3, r2, r3
 80050c8:	b299      	uxth	r1, r3
 80050ca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80050ce:	b29a      	uxth	r2, r3
 80050d0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80050d4:	b29c      	uxth	r4, r3
 80050d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050d8:	9300      	str	r3, [sp, #0]
 80050da:	4623      	mov	r3, r4
 80050dc:	f7ff fe40 	bl	8004d60 <LCD_Rect_Fill>
			LCD_Rect_Fill(a_ + x, y - b_, size, size, color24);
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	b29a      	uxth	r2, r3
 80050e4:	88fb      	ldrh	r3, [r7, #6]
 80050e6:	4413      	add	r3, r2
 80050e8:	b298      	uxth	r0, r3
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	b29b      	uxth	r3, r3
 80050ee:	88ba      	ldrh	r2, [r7, #4]
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	b299      	uxth	r1, r3
 80050f4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80050f8:	b29a      	uxth	r2, r3
 80050fa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80050fe:	b29c      	uxth	r4, r3
 8005100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005102:	9300      	str	r3, [sp, #0]
 8005104:	4623      	mov	r3, r4
 8005106:	f7ff fe2b 	bl	8004d60 <LCD_Rect_Fill>
			LCD_Rect_Fill(x - a_, y - b_, size, size, color24);
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	b29b      	uxth	r3, r3
 800510e:	88fa      	ldrh	r2, [r7, #6]
 8005110:	1ad3      	subs	r3, r2, r3
 8005112:	b298      	uxth	r0, r3
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	b29b      	uxth	r3, r3
 8005118:	88ba      	ldrh	r2, [r7, #4]
 800511a:	1ad3      	subs	r3, r2, r3
 800511c:	b299      	uxth	r1, r3
 800511e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005122:	b29a      	uxth	r2, r3
 8005124:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005128:	b29c      	uxth	r4, r3
 800512a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800512c:	9300      	str	r3, [sp, #0]
 800512e:	4623      	mov	r3, r4
 8005130:	f7ff fe16 	bl	8004d60 <LCD_Rect_Fill>
			LCD_Rect_Fill(x - b_, y - a_, size, size, color24);
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	b29b      	uxth	r3, r3
 8005138:	88fa      	ldrh	r2, [r7, #6]
 800513a:	1ad3      	subs	r3, r2, r3
 800513c:	b298      	uxth	r0, r3
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	b29b      	uxth	r3, r3
 8005142:	88ba      	ldrh	r2, [r7, #4]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	b299      	uxth	r1, r3
 8005148:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800514c:	b29a      	uxth	r2, r3
 800514e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005152:	b29c      	uxth	r4, r3
 8005154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005156:	9300      	str	r3, [sp, #0]
 8005158:	4623      	mov	r3, r4
 800515a:	f7ff fe01 	bl	8004d60 <LCD_Rect_Fill>
		}
		if (P < 0)
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2b00      	cmp	r3, #0
 8005162:	da09      	bge.n	8005178 <LCD_Circle+0x20e>
		{
			P = (P + 3) + (2 * a_);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	1cda      	adds	r2, r3, #3
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	005b      	lsls	r3, r3, #1
 800516c:	4413      	add	r3, r2
 800516e:	60fb      	str	r3, [r7, #12]
			a_++;
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	3301      	adds	r3, #1
 8005174:	617b      	str	r3, [r7, #20]
 8005176:	e00d      	b.n	8005194 <LCD_Circle+0x22a>
		}
		else
		{
			P = (P + 5) + (2 * (a_ - b_));
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	1d5a      	adds	r2, r3, #5
 800517c:	6979      	ldr	r1, [r7, #20]
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	1acb      	subs	r3, r1, r3
 8005182:	005b      	lsls	r3, r3, #1
 8005184:	4413      	add	r3, r2
 8005186:	60fb      	str	r3, [r7, #12]
			a_++;
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	3301      	adds	r3, #1
 800518c:	617b      	str	r3, [r7, #20]
			b_--;
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	3b01      	subs	r3, #1
 8005192:	613b      	str	r3, [r7, #16]
	while (a_ <= b_)
 8005194:	697a      	ldr	r2, [r7, #20]
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	429a      	cmp	r2, r3
 800519a:	f77f aefe 	ble.w	8004f9a <LCD_Circle+0x30>
		}
	}
}
 800519e:	bf00      	nop
 80051a0:	bf00      	nop
 80051a2:	371c      	adds	r7, #28
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd90      	pop	{r4, r7, pc}

080051a8 <LCD_Char>:
	LCD_Rect_Fill(x + r, y, length - 2 * r, width, color24);
	LCD_Circle_Fill_Helper(x + length - r - 1, y + r, r, 1, width - 2 * r - 1, color24);
	LCD_Circle_Fill_Helper(x + r, y + r, r, 2, width - 2 * r - 1, color24);
}

static void LCD_Char(int16_t x, int16_t y, const GFXglyph *glyph, const GFXfont *font, uint8_t size, uint32_t color24) {
 80051a8:	b590      	push	{r4, r7, lr}
 80051aa:	b08b      	sub	sp, #44	; 0x2c
 80051ac:	af02      	add	r7, sp, #8
 80051ae:	60ba      	str	r2, [r7, #8]
 80051b0:	607b      	str	r3, [r7, #4]
 80051b2:	4603      	mov	r3, r0
 80051b4:	81fb      	strh	r3, [r7, #14]
 80051b6:	460b      	mov	r3, r1
 80051b8:	81bb      	strh	r3, [r7, #12]
	uint8_t  *bitmap = font -> bitmap;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	617b      	str	r3, [r7, #20]
	uint16_t bo = glyph -> bitmapOffset;
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	881b      	ldrh	r3, [r3, #0]
 80051c4:	83fb      	strh	r3, [r7, #30]
	uint8_t bits = 0, bit = 0;
 80051c6:	2300      	movs	r3, #0
 80051c8:	777b      	strb	r3, [r7, #29]
 80051ca:	2300      	movs	r3, #0
 80051cc:	773b      	strb	r3, [r7, #28]
	uint16_t set_pixels = 0;
 80051ce:	2300      	movs	r3, #0
 80051d0:	837b      	strh	r3, [r7, #26]
	uint8_t  cur_x, cur_y;
	for(cur_y = 0; cur_y < glyph -> height; cur_y++)
 80051d2:	2300      	movs	r3, #0
 80051d4:	763b      	strb	r3, [r7, #24]
 80051d6:	e093      	b.n	8005300 <LCD_Char+0x158>
	{
		for(cur_x = 0; cur_x < glyph -> width; cur_x++)
 80051d8:	2300      	movs	r3, #0
 80051da:	767b      	strb	r3, [r7, #25]
 80051dc:	e052      	b.n	8005284 <LCD_Char+0xdc>
		{
			if(bit == 0)
 80051de:	7f3b      	ldrb	r3, [r7, #28]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d109      	bne.n	80051f8 <LCD_Char+0x50>
			{
				bits = (*(const unsigned char *)(&bitmap[bo++]));
 80051e4:	8bfb      	ldrh	r3, [r7, #30]
 80051e6:	1c5a      	adds	r2, r3, #1
 80051e8:	83fa      	strh	r2, [r7, #30]
 80051ea:	461a      	mov	r2, r3
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	4413      	add	r3, r2
 80051f0:	781b      	ldrb	r3, [r3, #0]
 80051f2:	777b      	strb	r3, [r7, #29]
				bit  = 0x80;
 80051f4:	2380      	movs	r3, #128	; 0x80
 80051f6:	773b      	strb	r3, [r7, #28]
			}
			if(bits & bit)
 80051f8:	7f7a      	ldrb	r2, [r7, #29]
 80051fa:	7f3b      	ldrb	r3, [r7, #28]
 80051fc:	4013      	ands	r3, r2
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	2b00      	cmp	r3, #0
 8005202:	d003      	beq.n	800520c <LCD_Char+0x64>
			{
				set_pixels++;
 8005204:	8b7b      	ldrh	r3, [r7, #26]
 8005206:	3301      	adds	r3, #1
 8005208:	837b      	strh	r3, [r7, #26]
 800520a:	e035      	b.n	8005278 <LCD_Char+0xd0>
			}
			else if (set_pixels > 0)
 800520c:	8b7b      	ldrh	r3, [r7, #26]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d032      	beq.n	8005278 <LCD_Char+0xd0>
			{
				LCD_Rect_Fill(x + (glyph -> xOffset + cur_x - set_pixels) * size, y + (glyph -> yOffset + cur_y) * size, size * set_pixels, size, color24);
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8005218:	461a      	mov	r2, r3
 800521a:	7e7b      	ldrb	r3, [r7, #25]
 800521c:	441a      	add	r2, r3
 800521e:	8b7b      	ldrh	r3, [r7, #26]
 8005220:	1ad3      	subs	r3, r2, r3
 8005222:	b29a      	uxth	r2, r3
 8005224:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005228:	b29b      	uxth	r3, r3
 800522a:	fb12 f303 	smulbb	r3, r2, r3
 800522e:	b29a      	uxth	r2, r3
 8005230:	89fb      	ldrh	r3, [r7, #14]
 8005232:	4413      	add	r3, r2
 8005234:	b298      	uxth	r0, r3
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	f993 3006 	ldrsb.w	r3, [r3, #6]
 800523c:	461a      	mov	r2, r3
 800523e:	7e3b      	ldrb	r3, [r7, #24]
 8005240:	4413      	add	r3, r2
 8005242:	b29a      	uxth	r2, r3
 8005244:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005248:	b29b      	uxth	r3, r3
 800524a:	fb12 f303 	smulbb	r3, r2, r3
 800524e:	b29a      	uxth	r2, r3
 8005250:	89bb      	ldrh	r3, [r7, #12]
 8005252:	4413      	add	r3, r2
 8005254:	b299      	uxth	r1, r3
 8005256:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800525a:	b29b      	uxth	r3, r3
 800525c:	8b7a      	ldrh	r2, [r7, #26]
 800525e:	fb12 f303 	smulbb	r3, r2, r3
 8005262:	b29a      	uxth	r2, r3
 8005264:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005268:	b29c      	uxth	r4, r3
 800526a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800526c:	9300      	str	r3, [sp, #0]
 800526e:	4623      	mov	r3, r4
 8005270:	f7ff fd76 	bl	8004d60 <LCD_Rect_Fill>
				set_pixels = 0;
 8005274:	2300      	movs	r3, #0
 8005276:	837b      	strh	r3, [r7, #26]
			}
			bit >>= 1;
 8005278:	7f3b      	ldrb	r3, [r7, #28]
 800527a:	085b      	lsrs	r3, r3, #1
 800527c:	773b      	strb	r3, [r7, #28]
		for(cur_x = 0; cur_x < glyph -> width; cur_x++)
 800527e:	7e7b      	ldrb	r3, [r7, #25]
 8005280:	3301      	adds	r3, #1
 8005282:	767b      	strb	r3, [r7, #25]
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	789b      	ldrb	r3, [r3, #2]
 8005288:	7e7a      	ldrb	r2, [r7, #25]
 800528a:	429a      	cmp	r2, r3
 800528c:	d3a7      	bcc.n	80051de <LCD_Char+0x36>
		}
		if (set_pixels > 0)
 800528e:	8b7b      	ldrh	r3, [r7, #26]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d032      	beq.n	80052fa <LCD_Char+0x152>
		{
			LCD_Rect_Fill(x + (glyph -> xOffset + cur_x-set_pixels) * size, y + (glyph -> yOffset + cur_y) * size, size * set_pixels, size, color24);
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800529a:	461a      	mov	r2, r3
 800529c:	7e7b      	ldrb	r3, [r7, #25]
 800529e:	441a      	add	r2, r3
 80052a0:	8b7b      	ldrh	r3, [r7, #26]
 80052a2:	1ad3      	subs	r3, r2, r3
 80052a4:	b29a      	uxth	r2, r3
 80052a6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80052aa:	b29b      	uxth	r3, r3
 80052ac:	fb12 f303 	smulbb	r3, r2, r3
 80052b0:	b29a      	uxth	r2, r3
 80052b2:	89fb      	ldrh	r3, [r7, #14]
 80052b4:	4413      	add	r3, r2
 80052b6:	b298      	uxth	r0, r3
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	f993 3006 	ldrsb.w	r3, [r3, #6]
 80052be:	461a      	mov	r2, r3
 80052c0:	7e3b      	ldrb	r3, [r7, #24]
 80052c2:	4413      	add	r3, r2
 80052c4:	b29a      	uxth	r2, r3
 80052c6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80052ca:	b29b      	uxth	r3, r3
 80052cc:	fb12 f303 	smulbb	r3, r2, r3
 80052d0:	b29a      	uxth	r2, r3
 80052d2:	89bb      	ldrh	r3, [r7, #12]
 80052d4:	4413      	add	r3, r2
 80052d6:	b299      	uxth	r1, r3
 80052d8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80052dc:	b29b      	uxth	r3, r3
 80052de:	8b7a      	ldrh	r2, [r7, #26]
 80052e0:	fb12 f303 	smulbb	r3, r2, r3
 80052e4:	b29a      	uxth	r2, r3
 80052e6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80052ea:	b29c      	uxth	r4, r3
 80052ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052ee:	9300      	str	r3, [sp, #0]
 80052f0:	4623      	mov	r3, r4
 80052f2:	f7ff fd35 	bl	8004d60 <LCD_Rect_Fill>
			set_pixels = 0;
 80052f6:	2300      	movs	r3, #0
 80052f8:	837b      	strh	r3, [r7, #26]
	for(cur_y = 0; cur_y < glyph -> height; cur_y++)
 80052fa:	7e3b      	ldrb	r3, [r7, #24]
 80052fc:	3301      	adds	r3, #1
 80052fe:	763b      	strb	r3, [r7, #24]
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	78db      	ldrb	r3, [r3, #3]
 8005304:	7e3a      	ldrb	r2, [r7, #24]
 8005306:	429a      	cmp	r2, r3
 8005308:	f4ff af66 	bcc.w	80051d8 <LCD_Char+0x30>
		}
	}
}
 800530c:	bf00      	nop
 800530e:	bf00      	nop
 8005310:	3724      	adds	r7, #36	; 0x24
 8005312:	46bd      	mov	sp, r7
 8005314:	bd90      	pop	{r4, r7, pc}

08005316 <LCD_Font>:

void LCD_Font(uint16_t x, uint16_t y, const char *text, const GFXfont *p_font, uint8_t size, uint32_t color24) {
 8005316:	b590      	push	{r4, r7, lr}
 8005318:	b08f      	sub	sp, #60	; 0x3c
 800531a:	af02      	add	r7, sp, #8
 800531c:	60ba      	str	r2, [r7, #8]
 800531e:	607b      	str	r3, [r7, #4]
 8005320:	4603      	mov	r3, r0
 8005322:	81fb      	strh	r3, [r7, #14]
 8005324:	460b      	mov	r3, r1
 8005326:	81bb      	strh	r3, [r7, #12]
	int16_t cursor_x = x;
 8005328:	89fb      	ldrh	r3, [r7, #14]
 800532a:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int16_t cursor_y = y;
 800532c:	89bb      	ldrh	r3, [r7, #12]
 800532e:	85bb      	strh	r3, [r7, #44]	; 0x2c
	GFXfont font;
	memcpy((&font), (p_font), (sizeof(GFXfont)));
 8005330:	f107 031c 	add.w	r3, r7, #28
 8005334:	220c      	movs	r2, #12
 8005336:	6879      	ldr	r1, [r7, #4]
 8005338:	4618      	mov	r0, r3
 800533a:	f007 fd41 	bl	800cdc0 <memcpy>
	for(uint16_t text_pos = 0; text_pos < strlen(text); text_pos++)
 800533e:	2300      	movs	r3, #0
 8005340:	857b      	strh	r3, [r7, #42]	; 0x2a
 8005342:	e056      	b.n	80053f2 <LCD_Font+0xdc>
	{
		char c = text[text_pos];
 8005344:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005346:	68ba      	ldr	r2, [r7, #8]
 8005348:	4413      	add	r3, r2
 800534a:	781b      	ldrb	r3, [r3, #0]
 800534c:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
		if(c == '\n')
 8005350:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8005354:	2b0a      	cmp	r3, #10
 8005356:	d10f      	bne.n	8005378 <LCD_Font+0x62>
		{
			cursor_x = x;
 8005358:	89fb      	ldrh	r3, [r7, #14]
 800535a:	85fb      	strh	r3, [r7, #46]	; 0x2e
			cursor_y += font.yAdvance * size;
 800535c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005360:	b29a      	uxth	r2, r3
 8005362:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8005366:	b29b      	uxth	r3, r3
 8005368:	fb12 f303 	smulbb	r3, r2, r3
 800536c:	b29a      	uxth	r2, r3
 800536e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005370:	4413      	add	r3, r2
 8005372:	b29b      	uxth	r3, r3
 8005374:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8005376:	e039      	b.n	80053ec <LCD_Font+0xd6>
		}
		else if(c >= font.first && c <= font.last && c != '\r')
 8005378:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800537c:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 8005380:	429a      	cmp	r2, r3
 8005382:	d333      	bcc.n	80053ec <LCD_Font+0xd6>
 8005384:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8005388:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 800538c:	429a      	cmp	r2, r3
 800538e:	d82d      	bhi.n	80053ec <LCD_Font+0xd6>
 8005390:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8005394:	2b0d      	cmp	r3, #13
 8005396:	d029      	beq.n	80053ec <LCD_Font+0xd6>
		{
			GFXglyph glyph;
			memcpy((&glyph), (&font.glyph[c - font.first]), (sizeof(GFXglyph)));
 8005398:	6a3a      	ldr	r2, [r7, #32]
 800539a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800539e:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 80053a2:	1a5b      	subs	r3, r3, r1
 80053a4:	00db      	lsls	r3, r3, #3
 80053a6:	18d1      	adds	r1, r2, r3
 80053a8:	f107 0314 	add.w	r3, r7, #20
 80053ac:	2208      	movs	r2, #8
 80053ae:	4618      	mov	r0, r3
 80053b0:	f007 fd06 	bl	800cdc0 <memcpy>
			LCD_Char(cursor_x, cursor_y, &glyph, &font, size, color24);
 80053b4:	f107 041c 	add.w	r4, r7, #28
 80053b8:	f107 0214 	add.w	r2, r7, #20
 80053bc:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 80053c0:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 80053c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053c6:	9301      	str	r3, [sp, #4]
 80053c8:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80053cc:	9300      	str	r3, [sp, #0]
 80053ce:	4623      	mov	r3, r4
 80053d0:	f7ff feea 	bl	80051a8 <LCD_Char>
			cursor_x += glyph.xAdvance * size;
 80053d4:	7e3b      	ldrb	r3, [r7, #24]
 80053d6:	b29a      	uxth	r2, r3
 80053d8:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80053dc:	b29b      	uxth	r3, r3
 80053de:	fb12 f303 	smulbb	r3, r2, r3
 80053e2:	b29a      	uxth	r2, r3
 80053e4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80053e6:	4413      	add	r3, r2
 80053e8:	b29b      	uxth	r3, r3
 80053ea:	85fb      	strh	r3, [r7, #46]	; 0x2e
	for(uint16_t text_pos = 0; text_pos < strlen(text); text_pos++)
 80053ec:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80053ee:	3301      	adds	r3, #1
 80053f0:	857b      	strh	r3, [r7, #42]	; 0x2a
 80053f2:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 80053f4:	68b8      	ldr	r0, [r7, #8]
 80053f6:	f7fa feeb 	bl	80001d0 <strlen>
 80053fa:	4603      	mov	r3, r0
 80053fc:	429c      	cmp	r4, r3
 80053fe:	d3a1      	bcc.n	8005344 <LCD_Font+0x2e>
		}
	}
}
 8005400:	bf00      	nop
 8005402:	bf00      	nop
 8005404:	3734      	adds	r7, #52	; 0x34
 8005406:	46bd      	mov	sp, r7
 8005408:	bd90      	pop	{r4, r7, pc}

0800540a <LCD_Init>:

void LCD_Init(void) {
 800540a:	b580      	push	{r7, lr}
 800540c:	af00      	add	r7, sp, #0
	//		LCD_RST_SET
	//    HAL_Delay (100);
	//    LCD_RST_RESET
	//    HAL_Delay (120);
	//    LCD_RST_SET
	HAL_Delay(150);
 800540e:	2096      	movs	r0, #150	; 0x96
 8005410:	f001 f942 	bl	8006698 <HAL_Delay>
	3.  Before PLL is locked, SSD1961/2/3 is operating at input clock frequency (e.g. 10MHz), registers
	programming cannot be set faster than half of the input clock frequency (5M words/s in this example).
	Example to program SSD1961 with M = 29, N = 2, VCO = 10M x 30 = 300 MHz, PLL frequency = 300M / 3 = 100
	MHz
	******************************/
	LCD_Send_Cmd(LCD_RESET);
 8005414:	2001      	movs	r0, #1
 8005416:	f7ff fc2e 	bl	8004c76 <LCD_Send_Cmd>
	LCD_Send_Cmd(LCD_DISPLAY_ON); 		
 800541a:	2029      	movs	r0, #41	; 0x29
 800541c:	f7ff fc2b 	bl	8004c76 <LCD_Send_Cmd>
	LCD_Send_Cmd(0xE2);//set frequency
 8005420:	20e2      	movs	r0, #226	; 0xe2
 8005422:	f7ff fc28 	bl	8004c76 <LCD_Send_Cmd>
	LCD_Send_Dat(0x1D);  // presceller(M=29) 
 8005426:	201d      	movs	r0, #29
 8005428:	f7ff fc34 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0x02);  //multiplier(N=2) 
 800542c:	2002      	movs	r0, #2
 800542e:	f7ff fc31 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0xFF);  //on-off multiplier and presceller
 8005432:	20ff      	movs	r0, #255	; 0xff
 8005434:	f7ff fc2e 	bl	8004c94 <LCD_Send_Dat>
	//3. Turn on the PLL 
	LCD_Send_Cmd(0xE0);
 8005438:	20e0      	movs	r0, #224	; 0xe0
 800543a:	f7ff fc1c 	bl	8004c76 <LCD_Send_Cmd>
	LCD_Send_Dat(0x01);
 800543e:	2001      	movs	r0, #1
 8005440:	f7ff fc28 	bl	8004c94 <LCD_Send_Dat>
	HAL_Delay(120); // Wait for 100us to let the PLL stable and read the PLL lock status bit. 
 8005444:	2078      	movs	r0, #120	; 0x78
 8005446:	f001 f927 	bl	8006698 <HAL_Delay>
	LCD_Send_Cmd(0xE0);
 800544a:	20e0      	movs	r0, #224	; 0xe0
 800544c:	f7ff fc13 	bl	8004c76 <LCD_Send_Cmd>
	//READ COMMAND 0xE4);   (Bit 2 = 1 if PLL locked) 
	LCD_Send_Dat(0x03); // 5. Switch the clock source to PLL 
 8005450:	2003      	movs	r0, #3
 8005452:	f7ff fc1f 	bl	8004c94 <LCD_Send_Dat>
	HAL_Delay(120);
 8005456:	2078      	movs	r0, #120	; 0x78
 8005458:	f001 f91e 	bl	8006698 <HAL_Delay>
	LCD_Send_Cmd(0x01); //6. Software Reset
 800545c:	2001      	movs	r0, #1
 800545e:	f7ff fc0a 	bl	8004c76 <LCD_Send_Cmd>
	HAL_Delay(120);
 8005462:	2078      	movs	r0, #120	; 0x78
 8005464:	f001 f918 	bl	8006698 <HAL_Delay>
	/*************
	Dot clock Freq = PLL Freq x (LCDC_FPR + 1) / 2^20
	For example,  22MHz = 100MHz * (LCDC_FPR+1) / 2^20
	LCDC_FPR = 230685 = 0x3851D
	********************/
	LCD_Send_Cmd(0xE6);  // 7. Configure the dot clock frequency
 8005468:	20e6      	movs	r0, #230	; 0xe6
 800546a:	f7ff fc04 	bl	8004c76 <LCD_Send_Cmd>
	LCD_Send_Dat(0x03);
 800546e:	2003      	movs	r0, #3
 8005470:	f7ff fc10 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0x85);
 8005474:	2085      	movs	r0, #133	; 0x85
 8005476:	f7ff fc0d 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0x1D);
 800547a:	201d      	movs	r0, #29
 800547c:	f7ff fc0a 	bl	8004c94 <LCD_Send_Dat>
	//8. Configure the LCD panel  
	//a. Set the panel size to 480 x 800 and polarity of LSHIFT, LLINE and LFRAME to active low 
	LCD_Send_Cmd(0xB0);
 8005480:	20b0      	movs	r0, #176	; 0xb0
 8005482:	f7ff fbf8 	bl	8004c76 <LCD_Send_Cmd>
	if (LSHIFT) LCD_Send_Dat(0x0C); /* 0x08 0x0C 0xAE(5') */else LCD_Send_Dat(0xAE); //18bit panel, disable dithering, LSHIFT: Data latch in rising edge, LLINE and LFRAME: active low 
 8005486:	20ae      	movs	r0, #174	; 0xae
 8005488:	f7ff fc04 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0x20);  /* 0x00 0x80 0x20(5') */    // TFT type 
 800548c:	2020      	movs	r0, #32
 800548e:	f7ff fc01 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0x03);     // Horizontal Width:  480 - 1 = 0x031F 
 8005492:	2003      	movs	r0, #3
 8005494:	f7ff fbfe 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0x1F);
 8005498:	201f      	movs	r0, #31
 800549a:	f7ff fbfb 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0x01);     // Vertical Width :  800 -1 = 0x01DF
 800549e:	2001      	movs	r0, #1
 80054a0:	f7ff fbf8 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0xDF);
 80054a4:	20df      	movs	r0, #223	; 0xdf
 80054a6:	f7ff fbf5 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0x2D);  /* 0x00 0x2d */   // 000 =  RGB
 80054aa:	202d      	movs	r0, #45	; 0x2d
 80054ac:	f7ff fbf2 	bl	8004c94 <LCD_Send_Dat>
											 //b. Set the horizontal period 
	LCD_Send_Cmd(0xB4); // Horizontal Display Period  
 80054b0:	20b4      	movs	r0, #180	; 0xb4
 80054b2:	f7ff fbe0 	bl	8004c76 <LCD_Send_Cmd>
	LCD_Send_Dat(0x03);    // HT: horizontal total period (display + non-display)  1 = 520-1 =  519 =0x0207
 80054b6:	2003      	movs	r0, #3
 80054b8:	f7ff fbec 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0xA0);
 80054bc:	20a0      	movs	r0, #160	; 0xa0
 80054be:	f7ff fbe9 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0x00);    // HPS: Horizontal Sync Pulse Start Position = Horizontal Pulse Width + Horizontal Back Porch = 16 = 0x10 
 80054c2:	2000      	movs	r0, #0
 80054c4:	f7ff fbe6 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0x2E);
 80054c8:	202e      	movs	r0, #46	; 0x2e
 80054ca:	f7ff fbe3 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0x30);     // HPW: Horizontal Sync Pulse Width - 1=8-1=7 
 80054ce:	2030      	movs	r0, #48	; 0x30
 80054d0:	f7ff fbe0 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0x00);    // LPS: Horizontal Display Period Start Position = 0x0000 
 80054d4:	2000      	movs	r0, #0
 80054d6:	f7ff fbdd 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0x0F);
 80054da:	200f      	movs	r0, #15
 80054dc:	f7ff fbda 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0x00);    // LPSPP: Horizontal Sync Pulse Subpixel Start Position(for serial TFT interface).  Dummy value for TFT interface. 
 80054e0:	2000      	movs	r0, #0
 80054e2:	f7ff fbd7 	bl	8004c94 <LCD_Send_Dat>
							 //c. Set the vertical period 
	LCD_Send_Cmd(0xB6);    // Vertical Display Period  
 80054e6:	20b6      	movs	r0, #182	; 0xb6
 80054e8:	f7ff fbc5 	bl	8004c76 <LCD_Send_Cmd>
	LCD_Send_Dat(0x02);     // VT: Vertical Total (display + non-display) Period  1  =647=0x287 
 80054ec:	2002      	movs	r0, #2
 80054ee:	f7ff fbd1 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0x0D);
 80054f2:	200d      	movs	r0, #13
 80054f4:	f7ff fbce 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0x00);     // VPS: Vertical Sync Pulse Start Position  =     Vertical Pulse Width + Vertical Back Porch = 2+2=4  
 80054f8:	2000      	movs	r0, #0
 80054fa:	f7ff fbcb 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0x10);
 80054fe:	2010      	movs	r0, #16
 8005500:	f7ff fbc8 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0x10);     //VPW: Vertical Sync Pulse Width  1 =1 
 8005504:	2010      	movs	r0, #16
 8005506:	f7ff fbc5 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0x08);     //FPS: Vertical Display Period Start Position = 0 
 800550a:	2008      	movs	r0, #8
 800550c:	f7ff fbc2 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0x00);
 8005510:	2000      	movs	r0, #0
 8005512:	f7ff fbbf 	bl	8004c94 <LCD_Send_Dat>
	//9. Set the back light control PWM clock frequency
	//PWM signal frequency = PLL clock / (256 * (PWMF[7:0] + 1)) / 256
	LCD_Send_Cmd(0xBE);    // PWM configuration 
 8005516:	20be      	movs	r0, #190	; 0xbe
 8005518:	f7ff fbad 	bl	8004c76 <LCD_Send_Cmd>
	LCD_Send_Dat(0x08);     // set PWM signal frequency to 170Hz when PLL frequency is 100MHz 
 800551c:	2008      	movs	r0, #8
 800551e:	f7ff fbb9 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0xFF);     // PWM duty cycle  (50%) 
 8005522:	20ff      	movs	r0, #255	; 0xff
 8005524:	f7ff fbb6 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Dat(0x01);     // 0x09 = enable DBC, 0x01 = disable DBC  //on
 8005528:	2001      	movs	r0, #1
 800552a:	f7ff fbb3 	bl	8004c94 <LCD_Send_Dat>
	LCD_Send_Cmd(0x36);     // set address_mode
 800552e:	2036      	movs	r0, #54	; 0x36
 8005530:	f7ff fba1 	bl	8004c76 <LCD_Send_Cmd>
	if (MIRROR_H) LCD_Send_Dat(0x02); else if (MIRROR_V) LCD_Send_Dat(0x03);
 8005534:	2003      	movs	r0, #3
 8005536:	f7ff fbad 	bl	8004c94 <LCD_Send_Dat>
	//13. Setup the MCU interface for 16-bit data write (565 RGB)
	LCD_Send_Cmd(0xF0);     // mcu interface config 
 800553a:	20f0      	movs	r0, #240	; 0xf0
 800553c:	f7ff fb9b 	bl	8004c76 <LCD_Send_Cmd>
	LCD_Send_Dat(0x03);     // 16 bit interface (565)
 8005540:	2003      	movs	r0, #3
 8005542:	f7ff fba7 	bl	8004c94 <LCD_Send_Dat>
							//10. Turn on the display 						
	LCD_Send_Cmd(LCD_DISPLAY_ON);     // display on 
 8005546:	2029      	movs	r0, #41	; 0x29
 8005548:	f7ff fb95 	bl	8004c76 <LCD_Send_Cmd>
}
 800554c:	bf00      	nop
 800554e:	bd80      	pop	{r7, pc}

08005550 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005550:	b480      	push	{r7}
 8005552:	b083      	sub	sp, #12
 8005554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005556:	2300      	movs	r3, #0
 8005558:	607b      	str	r3, [r7, #4]
 800555a:	4b10      	ldr	r3, [pc, #64]	; (800559c <HAL_MspInit+0x4c>)
 800555c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800555e:	4a0f      	ldr	r2, [pc, #60]	; (800559c <HAL_MspInit+0x4c>)
 8005560:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005564:	6453      	str	r3, [r2, #68]	; 0x44
 8005566:	4b0d      	ldr	r3, [pc, #52]	; (800559c <HAL_MspInit+0x4c>)
 8005568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800556a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800556e:	607b      	str	r3, [r7, #4]
 8005570:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005572:	2300      	movs	r3, #0
 8005574:	603b      	str	r3, [r7, #0]
 8005576:	4b09      	ldr	r3, [pc, #36]	; (800559c <HAL_MspInit+0x4c>)
 8005578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800557a:	4a08      	ldr	r2, [pc, #32]	; (800559c <HAL_MspInit+0x4c>)
 800557c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005580:	6413      	str	r3, [r2, #64]	; 0x40
 8005582:	4b06      	ldr	r3, [pc, #24]	; (800559c <HAL_MspInit+0x4c>)
 8005584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005586:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800558a:	603b      	str	r3, [r7, #0]
 800558c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800558e:	bf00      	nop
 8005590:	370c      	adds	r7, #12
 8005592:	46bd      	mov	sp, r7
 8005594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005598:	4770      	bx	lr
 800559a:	bf00      	nop
 800559c:	40023800 	.word	0x40023800

080055a0 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b08a      	sub	sp, #40	; 0x28
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055a8:	f107 0314 	add.w	r3, r7, #20
 80055ac:	2200      	movs	r2, #0
 80055ae:	601a      	str	r2, [r3, #0]
 80055b0:	605a      	str	r2, [r3, #4]
 80055b2:	609a      	str	r2, [r3, #8]
 80055b4:	60da      	str	r2, [r3, #12]
 80055b6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a4d      	ldr	r2, [pc, #308]	; (80056f4 <HAL_DAC_MspInit+0x154>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	f040 8093 	bne.w	80056ea <HAL_DAC_MspInit+0x14a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80055c4:	2300      	movs	r3, #0
 80055c6:	613b      	str	r3, [r7, #16]
 80055c8:	4b4b      	ldr	r3, [pc, #300]	; (80056f8 <HAL_DAC_MspInit+0x158>)
 80055ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055cc:	4a4a      	ldr	r2, [pc, #296]	; (80056f8 <HAL_DAC_MspInit+0x158>)
 80055ce:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80055d2:	6413      	str	r3, [r2, #64]	; 0x40
 80055d4:	4b48      	ldr	r3, [pc, #288]	; (80056f8 <HAL_DAC_MspInit+0x158>)
 80055d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80055dc:	613b      	str	r3, [r7, #16]
 80055de:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80055e0:	2300      	movs	r3, #0
 80055e2:	60fb      	str	r3, [r7, #12]
 80055e4:	4b44      	ldr	r3, [pc, #272]	; (80056f8 <HAL_DAC_MspInit+0x158>)
 80055e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055e8:	4a43      	ldr	r2, [pc, #268]	; (80056f8 <HAL_DAC_MspInit+0x158>)
 80055ea:	f043 0301 	orr.w	r3, r3, #1
 80055ee:	6313      	str	r3, [r2, #48]	; 0x30
 80055f0:	4b41      	ldr	r3, [pc, #260]	; (80056f8 <HAL_DAC_MspInit+0x158>)
 80055f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055f4:	f003 0301 	and.w	r3, r3, #1
 80055f8:	60fb      	str	r3, [r7, #12]
 80055fa:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80055fc:	2330      	movs	r3, #48	; 0x30
 80055fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005600:	2303      	movs	r3, #3
 8005602:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005604:	2300      	movs	r3, #0
 8005606:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005608:	f107 0314 	add.w	r3, r7, #20
 800560c:	4619      	mov	r1, r3
 800560e:	483b      	ldr	r0, [pc, #236]	; (80056fc <HAL_DAC_MspInit+0x15c>)
 8005610:	f001 ffec 	bl	80075ec <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 8005614:	4b3a      	ldr	r3, [pc, #232]	; (8005700 <HAL_DAC_MspInit+0x160>)
 8005616:	4a3b      	ldr	r2, [pc, #236]	; (8005704 <HAL_DAC_MspInit+0x164>)
 8005618:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 800561a:	4b39      	ldr	r3, [pc, #228]	; (8005700 <HAL_DAC_MspInit+0x160>)
 800561c:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8005620:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005622:	4b37      	ldr	r3, [pc, #220]	; (8005700 <HAL_DAC_MspInit+0x160>)
 8005624:	2240      	movs	r2, #64	; 0x40
 8005626:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005628:	4b35      	ldr	r3, [pc, #212]	; (8005700 <HAL_DAC_MspInit+0x160>)
 800562a:	2200      	movs	r2, #0
 800562c:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 800562e:	4b34      	ldr	r3, [pc, #208]	; (8005700 <HAL_DAC_MspInit+0x160>)
 8005630:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005634:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005636:	4b32      	ldr	r3, [pc, #200]	; (8005700 <HAL_DAC_MspInit+0x160>)
 8005638:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800563c:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800563e:	4b30      	ldr	r3, [pc, #192]	; (8005700 <HAL_DAC_MspInit+0x160>)
 8005640:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005644:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 8005646:	4b2e      	ldr	r3, [pc, #184]	; (8005700 <HAL_DAC_MspInit+0x160>)
 8005648:	f44f 7280 	mov.w	r2, #256	; 0x100
 800564c:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800564e:	4b2c      	ldr	r3, [pc, #176]	; (8005700 <HAL_DAC_MspInit+0x160>)
 8005650:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005654:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005656:	4b2a      	ldr	r3, [pc, #168]	; (8005700 <HAL_DAC_MspInit+0x160>)
 8005658:	2200      	movs	r2, #0
 800565a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 800565c:	4828      	ldr	r0, [pc, #160]	; (8005700 <HAL_DAC_MspInit+0x160>)
 800565e:	f001 fbc3 	bl	8006de8 <HAL_DMA_Init>
 8005662:	4603      	mov	r3, r0
 8005664:	2b00      	cmp	r3, #0
 8005666:	d001      	beq.n	800566c <HAL_DAC_MspInit+0xcc>
    {
      Error_Handler();
 8005668:	f7ff faac 	bl	8004bc4 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	4a24      	ldr	r2, [pc, #144]	; (8005700 <HAL_DAC_MspInit+0x160>)
 8005670:	609a      	str	r2, [r3, #8]
 8005672:	4a23      	ldr	r2, [pc, #140]	; (8005700 <HAL_DAC_MspInit+0x160>)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC2 Init */
    hdma_dac2.Instance = DMA1_Stream6;
 8005678:	4b23      	ldr	r3, [pc, #140]	; (8005708 <HAL_DAC_MspInit+0x168>)
 800567a:	4a24      	ldr	r2, [pc, #144]	; (800570c <HAL_DAC_MspInit+0x16c>)
 800567c:	601a      	str	r2, [r3, #0]
    hdma_dac2.Init.Channel = DMA_CHANNEL_7;
 800567e:	4b22      	ldr	r3, [pc, #136]	; (8005708 <HAL_DAC_MspInit+0x168>)
 8005680:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8005684:	605a      	str	r2, [r3, #4]
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005686:	4b20      	ldr	r3, [pc, #128]	; (8005708 <HAL_DAC_MspInit+0x168>)
 8005688:	2240      	movs	r2, #64	; 0x40
 800568a:	609a      	str	r2, [r3, #8]
    hdma_dac2.Init.PeriphInc = DMA_PINC_DISABLE;
 800568c:	4b1e      	ldr	r3, [pc, #120]	; (8005708 <HAL_DAC_MspInit+0x168>)
 800568e:	2200      	movs	r2, #0
 8005690:	60da      	str	r2, [r3, #12]
    hdma_dac2.Init.MemInc = DMA_MINC_ENABLE;
 8005692:	4b1d      	ldr	r3, [pc, #116]	; (8005708 <HAL_DAC_MspInit+0x168>)
 8005694:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005698:	611a      	str	r2, [r3, #16]
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800569a:	4b1b      	ldr	r3, [pc, #108]	; (8005708 <HAL_DAC_MspInit+0x168>)
 800569c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80056a0:	615a      	str	r2, [r3, #20]
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80056a2:	4b19      	ldr	r3, [pc, #100]	; (8005708 <HAL_DAC_MspInit+0x168>)
 80056a4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80056a8:	619a      	str	r2, [r3, #24]
    hdma_dac2.Init.Mode = DMA_CIRCULAR;
 80056aa:	4b17      	ldr	r3, [pc, #92]	; (8005708 <HAL_DAC_MspInit+0x168>)
 80056ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80056b0:	61da      	str	r2, [r3, #28]
    hdma_dac2.Init.Priority = DMA_PRIORITY_LOW;
 80056b2:	4b15      	ldr	r3, [pc, #84]	; (8005708 <HAL_DAC_MspInit+0x168>)
 80056b4:	2200      	movs	r2, #0
 80056b6:	621a      	str	r2, [r3, #32]
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80056b8:	4b13      	ldr	r3, [pc, #76]	; (8005708 <HAL_DAC_MspInit+0x168>)
 80056ba:	2200      	movs	r2, #0
 80056bc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 80056be:	4812      	ldr	r0, [pc, #72]	; (8005708 <HAL_DAC_MspInit+0x168>)
 80056c0:	f001 fb92 	bl	8006de8 <HAL_DMA_Init>
 80056c4:	4603      	mov	r3, r0
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d001      	beq.n	80056ce <HAL_DAC_MspInit+0x12e>
    {
      Error_Handler();
 80056ca:	f7ff fa7b 	bl	8004bc4 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac2);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a0d      	ldr	r2, [pc, #52]	; (8005708 <HAL_DAC_MspInit+0x168>)
 80056d2:	60da      	str	r2, [r3, #12]
 80056d4:	4a0c      	ldr	r2, [pc, #48]	; (8005708 <HAL_DAC_MspInit+0x168>)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80056da:	2200      	movs	r2, #0
 80056dc:	2100      	movs	r1, #0
 80056de:	2036      	movs	r0, #54	; 0x36
 80056e0:	f001 f8d9 	bl	8006896 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80056e4:	2036      	movs	r0, #54	; 0x36
 80056e6:	f001 f8f2 	bl	80068ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80056ea:	bf00      	nop
 80056ec:	3728      	adds	r7, #40	; 0x28
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop
 80056f4:	40007400 	.word	0x40007400
 80056f8:	40023800 	.word	0x40023800
 80056fc:	40020000 	.word	0x40020000
 8005700:	200002d0 	.word	0x200002d0
 8005704:	40026088 	.word	0x40026088
 8005708:	20000330 	.word	0x20000330
 800570c:	400260a0 	.word	0x400260a0

08005710 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b08a      	sub	sp, #40	; 0x28
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005718:	f107 0314 	add.w	r3, r7, #20
 800571c:	2200      	movs	r2, #0
 800571e:	601a      	str	r2, [r3, #0]
 8005720:	605a      	str	r2, [r3, #4]
 8005722:	609a      	str	r2, [r3, #8]
 8005724:	60da      	str	r2, [r3, #12]
 8005726:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a19      	ldr	r2, [pc, #100]	; (8005794 <HAL_I2C_MspInit+0x84>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d12b      	bne.n	800578a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005732:	2300      	movs	r3, #0
 8005734:	613b      	str	r3, [r7, #16]
 8005736:	4b18      	ldr	r3, [pc, #96]	; (8005798 <HAL_I2C_MspInit+0x88>)
 8005738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800573a:	4a17      	ldr	r2, [pc, #92]	; (8005798 <HAL_I2C_MspInit+0x88>)
 800573c:	f043 0302 	orr.w	r3, r3, #2
 8005740:	6313      	str	r3, [r2, #48]	; 0x30
 8005742:	4b15      	ldr	r3, [pc, #84]	; (8005798 <HAL_I2C_MspInit+0x88>)
 8005744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005746:	f003 0302 	and.w	r3, r3, #2
 800574a:	613b      	str	r3, [r7, #16]
 800574c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800574e:	23c0      	movs	r3, #192	; 0xc0
 8005750:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005752:	2312      	movs	r3, #18
 8005754:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005756:	2301      	movs	r3, #1
 8005758:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800575a:	2303      	movs	r3, #3
 800575c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800575e:	2304      	movs	r3, #4
 8005760:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005762:	f107 0314 	add.w	r3, r7, #20
 8005766:	4619      	mov	r1, r3
 8005768:	480c      	ldr	r0, [pc, #48]	; (800579c <HAL_I2C_MspInit+0x8c>)
 800576a:	f001 ff3f 	bl	80075ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800576e:	2300      	movs	r3, #0
 8005770:	60fb      	str	r3, [r7, #12]
 8005772:	4b09      	ldr	r3, [pc, #36]	; (8005798 <HAL_I2C_MspInit+0x88>)
 8005774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005776:	4a08      	ldr	r2, [pc, #32]	; (8005798 <HAL_I2C_MspInit+0x88>)
 8005778:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800577c:	6413      	str	r3, [r2, #64]	; 0x40
 800577e:	4b06      	ldr	r3, [pc, #24]	; (8005798 <HAL_I2C_MspInit+0x88>)
 8005780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005782:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005786:	60fb      	str	r3, [r7, #12]
 8005788:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800578a:	bf00      	nop
 800578c:	3728      	adds	r7, #40	; 0x28
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}
 8005792:	bf00      	nop
 8005794:	40005400 	.word	0x40005400
 8005798:	40023800 	.word	0x40023800
 800579c:	40020400 	.word	0x40020400

080057a0 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b082      	sub	sp, #8
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a0a      	ldr	r2, [pc, #40]	; (80057d8 <HAL_I2C_MspDeInit+0x38>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d10d      	bne.n	80057ce <HAL_I2C_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80057b2:	4b0a      	ldr	r3, [pc, #40]	; (80057dc <HAL_I2C_MspDeInit+0x3c>)
 80057b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057b6:	4a09      	ldr	r2, [pc, #36]	; (80057dc <HAL_I2C_MspDeInit+0x3c>)
 80057b8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80057bc:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 80057be:	2140      	movs	r1, #64	; 0x40
 80057c0:	4807      	ldr	r0, [pc, #28]	; (80057e0 <HAL_I2C_MspDeInit+0x40>)
 80057c2:	f002 f8af 	bl	8007924 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 80057c6:	2180      	movs	r1, #128	; 0x80
 80057c8:	4805      	ldr	r0, [pc, #20]	; (80057e0 <HAL_I2C_MspDeInit+0x40>)
 80057ca:	f002 f8ab 	bl	8007924 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80057ce:	bf00      	nop
 80057d0:	3708      	adds	r7, #8
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}
 80057d6:	bf00      	nop
 80057d8:	40005400 	.word	0x40005400
 80057dc:	40023800 	.word	0x40023800
 80057e0:	40020400 	.word	0x40020400

080057e4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b086      	sub	sp, #24
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80057ec:	f107 0308 	add.w	r3, r7, #8
 80057f0:	2200      	movs	r2, #0
 80057f2:	601a      	str	r2, [r3, #0]
 80057f4:	605a      	str	r2, [r3, #4]
 80057f6:	609a      	str	r2, [r3, #8]
 80057f8:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a0c      	ldr	r2, [pc, #48]	; (8005830 <HAL_RTC_MspInit+0x4c>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d111      	bne.n	8005828 <HAL_RTC_MspInit+0x44>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8005804:	2302      	movs	r3, #2
 8005806:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8005808:	f44f 7380 	mov.w	r3, #256	; 0x100
 800580c:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800580e:	f107 0308 	add.w	r3, r7, #8
 8005812:	4618      	mov	r0, r3
 8005814:	f004 fc30 	bl	800a078 <HAL_RCCEx_PeriphCLKConfig>
 8005818:	4603      	mov	r3, r0
 800581a:	2b00      	cmp	r3, #0
 800581c:	d001      	beq.n	8005822 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800581e:	f7ff f9d1 	bl	8004bc4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8005822:	4b04      	ldr	r3, [pc, #16]	; (8005834 <HAL_RTC_MspInit+0x50>)
 8005824:	2201      	movs	r2, #1
 8005826:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8005828:	bf00      	nop
 800582a:	3718      	adds	r7, #24
 800582c:	46bd      	mov	sp, r7
 800582e:	bd80      	pop	{r7, pc}
 8005830:	40002800 	.word	0x40002800
 8005834:	42470e3c 	.word	0x42470e3c

08005838 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b08e      	sub	sp, #56	; 0x38
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005840:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005844:	2200      	movs	r2, #0
 8005846:	601a      	str	r2, [r3, #0]
 8005848:	605a      	str	r2, [r3, #4]
 800584a:	609a      	str	r2, [r3, #8]
 800584c:	60da      	str	r2, [r3, #12]
 800584e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a5b      	ldr	r2, [pc, #364]	; (80059c4 <HAL_SPI_MspInit+0x18c>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d12c      	bne.n	80058b4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800585a:	2300      	movs	r3, #0
 800585c:	623b      	str	r3, [r7, #32]
 800585e:	4b5a      	ldr	r3, [pc, #360]	; (80059c8 <HAL_SPI_MspInit+0x190>)
 8005860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005862:	4a59      	ldr	r2, [pc, #356]	; (80059c8 <HAL_SPI_MspInit+0x190>)
 8005864:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005868:	6453      	str	r3, [r2, #68]	; 0x44
 800586a:	4b57      	ldr	r3, [pc, #348]	; (80059c8 <HAL_SPI_MspInit+0x190>)
 800586c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800586e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005872:	623b      	str	r3, [r7, #32]
 8005874:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005876:	2300      	movs	r3, #0
 8005878:	61fb      	str	r3, [r7, #28]
 800587a:	4b53      	ldr	r3, [pc, #332]	; (80059c8 <HAL_SPI_MspInit+0x190>)
 800587c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800587e:	4a52      	ldr	r2, [pc, #328]	; (80059c8 <HAL_SPI_MspInit+0x190>)
 8005880:	f043 0302 	orr.w	r3, r3, #2
 8005884:	6313      	str	r3, [r2, #48]	; 0x30
 8005886:	4b50      	ldr	r3, [pc, #320]	; (80059c8 <HAL_SPI_MspInit+0x190>)
 8005888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800588a:	f003 0302 	and.w	r3, r3, #2
 800588e:	61fb      	str	r3, [r7, #28]
 8005890:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8005892:	2338      	movs	r3, #56	; 0x38
 8005894:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005896:	2302      	movs	r3, #2
 8005898:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800589a:	2300      	movs	r3, #0
 800589c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800589e:	2303      	movs	r3, #3
 80058a0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80058a2:	2305      	movs	r3, #5
 80058a4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80058aa:	4619      	mov	r1, r3
 80058ac:	4847      	ldr	r0, [pc, #284]	; (80059cc <HAL_SPI_MspInit+0x194>)
 80058ae:	f001 fe9d 	bl	80075ec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80058b2:	e083      	b.n	80059bc <HAL_SPI_MspInit+0x184>
  else if(hspi->Instance==SPI2)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a45      	ldr	r2, [pc, #276]	; (80059d0 <HAL_SPI_MspInit+0x198>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d12d      	bne.n	800591a <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80058be:	2300      	movs	r3, #0
 80058c0:	61bb      	str	r3, [r7, #24]
 80058c2:	4b41      	ldr	r3, [pc, #260]	; (80059c8 <HAL_SPI_MspInit+0x190>)
 80058c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058c6:	4a40      	ldr	r2, [pc, #256]	; (80059c8 <HAL_SPI_MspInit+0x190>)
 80058c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80058cc:	6413      	str	r3, [r2, #64]	; 0x40
 80058ce:	4b3e      	ldr	r3, [pc, #248]	; (80059c8 <HAL_SPI_MspInit+0x190>)
 80058d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80058d6:	61bb      	str	r3, [r7, #24]
 80058d8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80058da:	2300      	movs	r3, #0
 80058dc:	617b      	str	r3, [r7, #20]
 80058de:	4b3a      	ldr	r3, [pc, #232]	; (80059c8 <HAL_SPI_MspInit+0x190>)
 80058e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058e2:	4a39      	ldr	r2, [pc, #228]	; (80059c8 <HAL_SPI_MspInit+0x190>)
 80058e4:	f043 0302 	orr.w	r3, r3, #2
 80058e8:	6313      	str	r3, [r2, #48]	; 0x30
 80058ea:	4b37      	ldr	r3, [pc, #220]	; (80059c8 <HAL_SPI_MspInit+0x190>)
 80058ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ee:	f003 0302 	and.w	r3, r3, #2
 80058f2:	617b      	str	r3, [r7, #20]
 80058f4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80058f6:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80058fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058fc:	2302      	movs	r3, #2
 80058fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005900:	2300      	movs	r3, #0
 8005902:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005904:	2303      	movs	r3, #3
 8005906:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005908:	2305      	movs	r3, #5
 800590a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800590c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005910:	4619      	mov	r1, r3
 8005912:	482e      	ldr	r0, [pc, #184]	; (80059cc <HAL_SPI_MspInit+0x194>)
 8005914:	f001 fe6a 	bl	80075ec <HAL_GPIO_Init>
}
 8005918:	e050      	b.n	80059bc <HAL_SPI_MspInit+0x184>
  else if(hspi->Instance==SPI3)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a2d      	ldr	r2, [pc, #180]	; (80059d4 <HAL_SPI_MspInit+0x19c>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d14b      	bne.n	80059bc <HAL_SPI_MspInit+0x184>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005924:	2300      	movs	r3, #0
 8005926:	613b      	str	r3, [r7, #16]
 8005928:	4b27      	ldr	r3, [pc, #156]	; (80059c8 <HAL_SPI_MspInit+0x190>)
 800592a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800592c:	4a26      	ldr	r2, [pc, #152]	; (80059c8 <HAL_SPI_MspInit+0x190>)
 800592e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005932:	6413      	str	r3, [r2, #64]	; 0x40
 8005934:	4b24      	ldr	r3, [pc, #144]	; (80059c8 <HAL_SPI_MspInit+0x190>)
 8005936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005938:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800593c:	613b      	str	r3, [r7, #16]
 800593e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005940:	2300      	movs	r3, #0
 8005942:	60fb      	str	r3, [r7, #12]
 8005944:	4b20      	ldr	r3, [pc, #128]	; (80059c8 <HAL_SPI_MspInit+0x190>)
 8005946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005948:	4a1f      	ldr	r2, [pc, #124]	; (80059c8 <HAL_SPI_MspInit+0x190>)
 800594a:	f043 0301 	orr.w	r3, r3, #1
 800594e:	6313      	str	r3, [r2, #48]	; 0x30
 8005950:	4b1d      	ldr	r3, [pc, #116]	; (80059c8 <HAL_SPI_MspInit+0x190>)
 8005952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005954:	f003 0301 	and.w	r3, r3, #1
 8005958:	60fb      	str	r3, [r7, #12]
 800595a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800595c:	2300      	movs	r3, #0
 800595e:	60bb      	str	r3, [r7, #8]
 8005960:	4b19      	ldr	r3, [pc, #100]	; (80059c8 <HAL_SPI_MspInit+0x190>)
 8005962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005964:	4a18      	ldr	r2, [pc, #96]	; (80059c8 <HAL_SPI_MspInit+0x190>)
 8005966:	f043 0304 	orr.w	r3, r3, #4
 800596a:	6313      	str	r3, [r2, #48]	; 0x30
 800596c:	4b16      	ldr	r3, [pc, #88]	; (80059c8 <HAL_SPI_MspInit+0x190>)
 800596e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005970:	f003 0304 	and.w	r3, r3, #4
 8005974:	60bb      	str	r3, [r7, #8]
 8005976:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005978:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800597c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800597e:	2302      	movs	r3, #2
 8005980:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005982:	2300      	movs	r3, #0
 8005984:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005986:	2303      	movs	r3, #3
 8005988:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800598a:	2306      	movs	r3, #6
 800598c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800598e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005992:	4619      	mov	r1, r3
 8005994:	4810      	ldr	r0, [pc, #64]	; (80059d8 <HAL_SPI_MspInit+0x1a0>)
 8005996:	f001 fe29 	bl	80075ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800599a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800599e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059a0:	2302      	movs	r3, #2
 80059a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059a4:	2300      	movs	r3, #0
 80059a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80059a8:	2303      	movs	r3, #3
 80059aa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80059ac:	2306      	movs	r3, #6
 80059ae:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80059b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80059b4:	4619      	mov	r1, r3
 80059b6:	4809      	ldr	r0, [pc, #36]	; (80059dc <HAL_SPI_MspInit+0x1a4>)
 80059b8:	f001 fe18 	bl	80075ec <HAL_GPIO_Init>
}
 80059bc:	bf00      	nop
 80059be:	3738      	adds	r7, #56	; 0x38
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}
 80059c4:	40013000 	.word	0x40013000
 80059c8:	40023800 	.word	0x40023800
 80059cc:	40020400 	.word	0x40020400
 80059d0:	40003800 	.word	0x40003800
 80059d4:	40003c00 	.word	0x40003c00
 80059d8:	40020000 	.word	0x40020000
 80059dc:	40020800 	.word	0x40020800

080059e0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a1c      	ldr	r2, [pc, #112]	; (8005a60 <HAL_TIM_Base_MspInit+0x80>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d116      	bne.n	8005a20 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80059f2:	2300      	movs	r3, #0
 80059f4:	60fb      	str	r3, [r7, #12]
 80059f6:	4b1b      	ldr	r3, [pc, #108]	; (8005a64 <HAL_TIM_Base_MspInit+0x84>)
 80059f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059fa:	4a1a      	ldr	r2, [pc, #104]	; (8005a64 <HAL_TIM_Base_MspInit+0x84>)
 80059fc:	f043 0310 	orr.w	r3, r3, #16
 8005a00:	6413      	str	r3, [r2, #64]	; 0x40
 8005a02:	4b18      	ldr	r3, [pc, #96]	; (8005a64 <HAL_TIM_Base_MspInit+0x84>)
 8005a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a06:	f003 0310 	and.w	r3, r3, #16
 8005a0a:	60fb      	str	r3, [r7, #12]
 8005a0c:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005a0e:	2200      	movs	r2, #0
 8005a10:	2100      	movs	r1, #0
 8005a12:	2036      	movs	r0, #54	; 0x36
 8005a14:	f000 ff3f 	bl	8006896 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005a18:	2036      	movs	r0, #54	; 0x36
 8005a1a:	f000 ff58 	bl	80068ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8005a1e:	e01a      	b.n	8005a56 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM7)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a10      	ldr	r2, [pc, #64]	; (8005a68 <HAL_TIM_Base_MspInit+0x88>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d115      	bne.n	8005a56 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	60bb      	str	r3, [r7, #8]
 8005a2e:	4b0d      	ldr	r3, [pc, #52]	; (8005a64 <HAL_TIM_Base_MspInit+0x84>)
 8005a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a32:	4a0c      	ldr	r2, [pc, #48]	; (8005a64 <HAL_TIM_Base_MspInit+0x84>)
 8005a34:	f043 0320 	orr.w	r3, r3, #32
 8005a38:	6413      	str	r3, [r2, #64]	; 0x40
 8005a3a:	4b0a      	ldr	r3, [pc, #40]	; (8005a64 <HAL_TIM_Base_MspInit+0x84>)
 8005a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a3e:	f003 0320 	and.w	r3, r3, #32
 8005a42:	60bb      	str	r3, [r7, #8]
 8005a44:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005a46:	2200      	movs	r2, #0
 8005a48:	2100      	movs	r1, #0
 8005a4a:	2037      	movs	r0, #55	; 0x37
 8005a4c:	f000 ff23 	bl	8006896 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005a50:	2037      	movs	r0, #55	; 0x37
 8005a52:	f000 ff3c 	bl	80068ce <HAL_NVIC_EnableIRQ>
}
 8005a56:	bf00      	nop
 8005a58:	3710      	adds	r7, #16
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}
 8005a5e:	bf00      	nop
 8005a60:	40001000 	.word	0x40001000
 8005a64:	40023800 	.word	0x40023800
 8005a68:	40001400 	.word	0x40001400

08005a6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b08a      	sub	sp, #40	; 0x28
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a74:	f107 0314 	add.w	r3, r7, #20
 8005a78:	2200      	movs	r2, #0
 8005a7a:	601a      	str	r2, [r3, #0]
 8005a7c:	605a      	str	r2, [r3, #4]
 8005a7e:	609a      	str	r2, [r3, #8]
 8005a80:	60da      	str	r2, [r3, #12]
 8005a82:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a1d      	ldr	r2, [pc, #116]	; (8005b00 <HAL_UART_MspInit+0x94>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d134      	bne.n	8005af8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005a8e:	2300      	movs	r3, #0
 8005a90:	613b      	str	r3, [r7, #16]
 8005a92:	4b1c      	ldr	r3, [pc, #112]	; (8005b04 <HAL_UART_MspInit+0x98>)
 8005a94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a96:	4a1b      	ldr	r2, [pc, #108]	; (8005b04 <HAL_UART_MspInit+0x98>)
 8005a98:	f043 0310 	orr.w	r3, r3, #16
 8005a9c:	6453      	str	r3, [r2, #68]	; 0x44
 8005a9e:	4b19      	ldr	r3, [pc, #100]	; (8005b04 <HAL_UART_MspInit+0x98>)
 8005aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aa2:	f003 0310 	and.w	r3, r3, #16
 8005aa6:	613b      	str	r3, [r7, #16]
 8005aa8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005aaa:	2300      	movs	r3, #0
 8005aac:	60fb      	str	r3, [r7, #12]
 8005aae:	4b15      	ldr	r3, [pc, #84]	; (8005b04 <HAL_UART_MspInit+0x98>)
 8005ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ab2:	4a14      	ldr	r2, [pc, #80]	; (8005b04 <HAL_UART_MspInit+0x98>)
 8005ab4:	f043 0301 	orr.w	r3, r3, #1
 8005ab8:	6313      	str	r3, [r2, #48]	; 0x30
 8005aba:	4b12      	ldr	r3, [pc, #72]	; (8005b04 <HAL_UART_MspInit+0x98>)
 8005abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005abe:	f003 0301 	and.w	r3, r3, #1
 8005ac2:	60fb      	str	r3, [r7, #12]
 8005ac4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005ac6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005aca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005acc:	2302      	movs	r3, #2
 8005ace:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ad4:	2303      	movs	r3, #3
 8005ad6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005ad8:	2307      	movs	r3, #7
 8005ada:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005adc:	f107 0314 	add.w	r3, r7, #20
 8005ae0:	4619      	mov	r1, r3
 8005ae2:	4809      	ldr	r0, [pc, #36]	; (8005b08 <HAL_UART_MspInit+0x9c>)
 8005ae4:	f001 fd82 	bl	80075ec <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005ae8:	2200      	movs	r2, #0
 8005aea:	2100      	movs	r1, #0
 8005aec:	2025      	movs	r0, #37	; 0x25
 8005aee:	f000 fed2 	bl	8006896 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005af2:	2025      	movs	r0, #37	; 0x25
 8005af4:	f000 feeb 	bl	80068ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8005af8:	bf00      	nop
 8005afa:	3728      	adds	r7, #40	; 0x28
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}
 8005b00:	40011000 	.word	0x40011000
 8005b04:	40023800 	.word	0x40023800
 8005b08:	40020000 	.word	0x40020000

08005b0c <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b086      	sub	sp, #24
 8005b10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8005b12:	1d3b      	adds	r3, r7, #4
 8005b14:	2200      	movs	r2, #0
 8005b16:	601a      	str	r2, [r3, #0]
 8005b18:	605a      	str	r2, [r3, #4]
 8005b1a:	609a      	str	r2, [r3, #8]
 8005b1c:	60da      	str	r2, [r3, #12]
 8005b1e:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8005b20:	4b1c      	ldr	r3, [pc, #112]	; (8005b94 <HAL_FSMC_MspInit+0x88>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d131      	bne.n	8005b8c <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8005b28:	4b1a      	ldr	r3, [pc, #104]	; (8005b94 <HAL_FSMC_MspInit+0x88>)
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8005b2e:	2300      	movs	r3, #0
 8005b30:	603b      	str	r3, [r7, #0]
 8005b32:	4b19      	ldr	r3, [pc, #100]	; (8005b98 <HAL_FSMC_MspInit+0x8c>)
 8005b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b36:	4a18      	ldr	r2, [pc, #96]	; (8005b98 <HAL_FSMC_MspInit+0x8c>)
 8005b38:	f043 0301 	orr.w	r3, r3, #1
 8005b3c:	6393      	str	r3, [r2, #56]	; 0x38
 8005b3e:	4b16      	ldr	r3, [pc, #88]	; (8005b98 <HAL_FSMC_MspInit+0x8c>)
 8005b40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b42:	f003 0301 	and.w	r3, r3, #1
 8005b46:	603b      	str	r3, [r7, #0]
 8005b48:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8005b4a:	f64f 7380 	movw	r3, #65408	; 0xff80
 8005b4e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b50:	2302      	movs	r3, #2
 8005b52:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b54:	2300      	movs	r3, #0
 8005b56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b58:	2303      	movs	r3, #3
 8005b5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8005b5c:	230c      	movs	r3, #12
 8005b5e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005b60:	1d3b      	adds	r3, r7, #4
 8005b62:	4619      	mov	r1, r3
 8005b64:	480d      	ldr	r0, [pc, #52]	; (8005b9c <HAL_FSMC_MspInit+0x90>)
 8005b66:	f001 fd41 	bl	80075ec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_13
 8005b6a:	f24e 73b3 	movw	r3, #59315	; 0xe7b3
 8005b6e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b70:	2302      	movs	r3, #2
 8005b72:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b74:	2300      	movs	r3, #0
 8005b76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b78:	2303      	movs	r3, #3
 8005b7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8005b7c:	230c      	movs	r3, #12
 8005b7e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005b80:	1d3b      	adds	r3, r7, #4
 8005b82:	4619      	mov	r1, r3
 8005b84:	4806      	ldr	r0, [pc, #24]	; (8005ba0 <HAL_FSMC_MspInit+0x94>)
 8005b86:	f001 fd31 	bl	80075ec <HAL_GPIO_Init>
 8005b8a:	e000      	b.n	8005b8e <HAL_FSMC_MspInit+0x82>
    return;
 8005b8c:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8005b8e:	3718      	adds	r7, #24
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}
 8005b94:	20001414 	.word	0x20001414
 8005b98:	40023800 	.word	0x40023800
 8005b9c:	40021000 	.word	0x40021000
 8005ba0:	40020c00 	.word	0x40020c00

08005ba4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b082      	sub	sp, #8
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8005bac:	f7ff ffae 	bl	8005b0c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8005bb0:	bf00      	nop
 8005bb2:	3708      	adds	r7, #8
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}

08005bb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005bbc:	e7fe      	b.n	8005bbc <NMI_Handler+0x4>

08005bbe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005bbe:	b480      	push	{r7}
 8005bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005bc2:	e7fe      	b.n	8005bc2 <HardFault_Handler+0x4>

08005bc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005bc8:	e7fe      	b.n	8005bc8 <MemManage_Handler+0x4>

08005bca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005bca:	b480      	push	{r7}
 8005bcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005bce:	e7fe      	b.n	8005bce <BusFault_Handler+0x4>

08005bd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005bd4:	e7fe      	b.n	8005bd4 <UsageFault_Handler+0x4>

08005bd6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005bd6:	b480      	push	{r7}
 8005bd8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005bda:	bf00      	nop
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be2:	4770      	bx	lr

08005be4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005be4:	b480      	push	{r7}
 8005be6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005be8:	bf00      	nop
 8005bea:	46bd      	mov	sp, r7
 8005bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf0:	4770      	bx	lr

08005bf2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005bf2:	b480      	push	{r7}
 8005bf4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005bf6:	bf00      	nop
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfe:	4770      	bx	lr

08005c00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	millis++;
 8005c04:	4b06      	ldr	r3, [pc, #24]	; (8005c20 <SysTick_Handler+0x20>)
 8005c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c0a:	1c50      	adds	r0, r2, #1
 8005c0c:	f143 0100 	adc.w	r1, r3, #0
 8005c10:	4b03      	ldr	r3, [pc, #12]	; (8005c20 <SysTick_Handler+0x20>)
 8005c12:	e9c3 0100 	strd	r0, r1, [r3]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005c16:	f000 fd1f 	bl	8006658 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005c1a:	bf00      	nop
 8005c1c:	bd80      	pop	{r7, pc}
 8005c1e:	bf00      	nop
 8005c20:	20001260 	.word	0x20001260

08005c24 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8005c28:	4802      	ldr	r0, [pc, #8]	; (8005c34 <DMA1_Stream5_IRQHandler+0x10>)
 8005c2a:	f001 fa75 	bl	8007118 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8005c2e:	bf00      	nop
 8005c30:	bd80      	pop	{r7, pc}
 8005c32:	bf00      	nop
 8005c34:	200002d0 	.word	0x200002d0

08005c38 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2);
 8005c3c:	4802      	ldr	r0, [pc, #8]	; (8005c48 <DMA1_Stream6_IRQHandler+0x10>)
 8005c3e:	f001 fa6b 	bl	8007118 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8005c42:	bf00      	nop
 8005c44:	bd80      	pop	{r7, pc}
 8005c46:	bf00      	nop
 8005c48:	20000330 	.word	0x20000330

08005c4c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005c50:	4802      	ldr	r0, [pc, #8]	; (8005c5c <USART1_IRQHandler+0x10>)
 8005c52:	f006 f843 	bl	800bcdc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005c56:	bf00      	nop
 8005c58:	bd80      	pop	{r7, pc}
 8005c5a:	bf00      	nop
 8005c5c:	200005a8 	.word	0x200005a8

08005c60 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8005c64:	4803      	ldr	r0, [pc, #12]	; (8005c74 <TIM6_DAC_IRQHandler+0x14>)
 8005c66:	f000 ff59 	bl	8006b1c <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8005c6a:	4803      	ldr	r0, [pc, #12]	; (8005c78 <TIM6_DAC_IRQHandler+0x18>)
 8005c6c:	f005 fcbc 	bl	800b5e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005c70:	bf00      	nop
 8005c72:	bd80      	pop	{r7, pc}
 8005c74:	200002bc 	.word	0x200002bc
 8005c78:	20000518 	.word	0x20000518

08005c7c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005c80:	4802      	ldr	r0, [pc, #8]	; (8005c8c <TIM7_IRQHandler+0x10>)
 8005c82:	f005 fcb1 	bl	800b5e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005c86:	bf00      	nop
 8005c88:	bd80      	pop	{r7, pc}
 8005c8a:	bf00      	nop
 8005c8c:	20000560 	.word	0x20000560

08005c90 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005c90:	b480      	push	{r7}
 8005c92:	af00      	add	r7, sp, #0
	return 1;
 8005c94:	2301      	movs	r3, #1
}
 8005c96:	4618      	mov	r0, r3
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr

08005ca0 <_kill>:

int _kill(int pid, int sig)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b082      	sub	sp, #8
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
 8005ca8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005caa:	f007 f84f 	bl	800cd4c <__errno>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	2216      	movs	r2, #22
 8005cb2:	601a      	str	r2, [r3, #0]
	return -1;
 8005cb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3708      	adds	r7, #8
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <_exit>:

void _exit (int status)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b082      	sub	sp, #8
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005cc8:	f04f 31ff 	mov.w	r1, #4294967295
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f7ff ffe7 	bl	8005ca0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005cd2:	e7fe      	b.n	8005cd2 <_exit+0x12>

08005cd4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b086      	sub	sp, #24
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	60f8      	str	r0, [r7, #12]
 8005cdc:	60b9      	str	r1, [r7, #8]
 8005cde:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	617b      	str	r3, [r7, #20]
 8005ce4:	e00a      	b.n	8005cfc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005ce6:	f3af 8000 	nop.w
 8005cea:	4601      	mov	r1, r0
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	1c5a      	adds	r2, r3, #1
 8005cf0:	60ba      	str	r2, [r7, #8]
 8005cf2:	b2ca      	uxtb	r2, r1
 8005cf4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	3301      	adds	r3, #1
 8005cfa:	617b      	str	r3, [r7, #20]
 8005cfc:	697a      	ldr	r2, [r7, #20]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	429a      	cmp	r2, r3
 8005d02:	dbf0      	blt.n	8005ce6 <_read+0x12>
	}

return len;
 8005d04:	687b      	ldr	r3, [r7, #4]
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3718      	adds	r7, #24
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}

08005d0e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005d0e:	b580      	push	{r7, lr}
 8005d10:	b086      	sub	sp, #24
 8005d12:	af00      	add	r7, sp, #0
 8005d14:	60f8      	str	r0, [r7, #12]
 8005d16:	60b9      	str	r1, [r7, #8]
 8005d18:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	617b      	str	r3, [r7, #20]
 8005d1e:	e009      	b.n	8005d34 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	1c5a      	adds	r2, r3, #1
 8005d24:	60ba      	str	r2, [r7, #8]
 8005d26:	781b      	ldrb	r3, [r3, #0]
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	3301      	adds	r3, #1
 8005d32:	617b      	str	r3, [r7, #20]
 8005d34:	697a      	ldr	r2, [r7, #20]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	429a      	cmp	r2, r3
 8005d3a:	dbf1      	blt.n	8005d20 <_write+0x12>
	}
	return len;
 8005d3c:	687b      	ldr	r3, [r7, #4]
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3718      	adds	r7, #24
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}

08005d46 <_close>:

int _close(int file)
{
 8005d46:	b480      	push	{r7}
 8005d48:	b083      	sub	sp, #12
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
	return -1;
 8005d4e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	370c      	adds	r7, #12
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr

08005d5e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005d5e:	b480      	push	{r7}
 8005d60:	b083      	sub	sp, #12
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	6078      	str	r0, [r7, #4]
 8005d66:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005d6e:	605a      	str	r2, [r3, #4]
	return 0;
 8005d70:	2300      	movs	r3, #0
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	370c      	adds	r7, #12
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr

08005d7e <_isatty>:

int _isatty(int file)
{
 8005d7e:	b480      	push	{r7}
 8005d80:	b083      	sub	sp, #12
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	6078      	str	r0, [r7, #4]
	return 1;
 8005d86:	2301      	movs	r3, #1
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	370c      	adds	r7, #12
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d92:	4770      	bx	lr

08005d94 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b085      	sub	sp, #20
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	60b9      	str	r1, [r7, #8]
 8005d9e:	607a      	str	r2, [r7, #4]
	return 0;
 8005da0:	2300      	movs	r3, #0
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	3714      	adds	r7, #20
 8005da6:	46bd      	mov	sp, r7
 8005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dac:	4770      	bx	lr
	...

08005db0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b086      	sub	sp, #24
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005db8:	4a14      	ldr	r2, [pc, #80]	; (8005e0c <_sbrk+0x5c>)
 8005dba:	4b15      	ldr	r3, [pc, #84]	; (8005e10 <_sbrk+0x60>)
 8005dbc:	1ad3      	subs	r3, r2, r3
 8005dbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005dc4:	4b13      	ldr	r3, [pc, #76]	; (8005e14 <_sbrk+0x64>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d102      	bne.n	8005dd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005dcc:	4b11      	ldr	r3, [pc, #68]	; (8005e14 <_sbrk+0x64>)
 8005dce:	4a12      	ldr	r2, [pc, #72]	; (8005e18 <_sbrk+0x68>)
 8005dd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005dd2:	4b10      	ldr	r3, [pc, #64]	; (8005e14 <_sbrk+0x64>)
 8005dd4:	681a      	ldr	r2, [r3, #0]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	4413      	add	r3, r2
 8005dda:	693a      	ldr	r2, [r7, #16]
 8005ddc:	429a      	cmp	r2, r3
 8005dde:	d207      	bcs.n	8005df0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005de0:	f006 ffb4 	bl	800cd4c <__errno>
 8005de4:	4603      	mov	r3, r0
 8005de6:	220c      	movs	r2, #12
 8005de8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005dea:	f04f 33ff 	mov.w	r3, #4294967295
 8005dee:	e009      	b.n	8005e04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005df0:	4b08      	ldr	r3, [pc, #32]	; (8005e14 <_sbrk+0x64>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005df6:	4b07      	ldr	r3, [pc, #28]	; (8005e14 <_sbrk+0x64>)
 8005df8:	681a      	ldr	r2, [r3, #0]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	4413      	add	r3, r2
 8005dfe:	4a05      	ldr	r2, [pc, #20]	; (8005e14 <_sbrk+0x64>)
 8005e00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005e02:	68fb      	ldr	r3, [r7, #12]
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3718      	adds	r7, #24
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}
 8005e0c:	20020000 	.word	0x20020000
 8005e10:	00000800 	.word	0x00000800
 8005e14:	20001418 	.word	0x20001418
 8005e18:	20001498 	.word	0x20001498

08005e1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005e20:	4b06      	ldr	r3, [pc, #24]	; (8005e3c <SystemInit+0x20>)
 8005e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e26:	4a05      	ldr	r2, [pc, #20]	; (8005e3c <SystemInit+0x20>)
 8005e28:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005e2c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005e30:	bf00      	nop
 8005e32:	46bd      	mov	sp, r7
 8005e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e38:	4770      	bx	lr
 8005e3a:	bf00      	nop
 8005e3c:	e000ed00 	.word	0xe000ed00

08005e40 <W25Q_Reset>:
#endif

w25_info_t  w25_info;
uint8_t buf[64] = {0};

void W25Q_Reset (void) {
 8005e40:	b580      	push	{r7, lr}
 8005e42:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_RESET);
 8005e44:	2200      	movs	r2, #0
 8005e46:	2101      	movs	r1, #1
 8005e48:	480b      	ldr	r0, [pc, #44]	; (8005e78 <W25Q_Reset+0x38>)
 8005e4a:	f001 fe7f 	bl	8007b4c <HAL_GPIO_WritePin>
	buf[0] = W25Q_ENABLE_RESET;
 8005e4e:	4b0b      	ldr	r3, [pc, #44]	; (8005e7c <W25Q_Reset+0x3c>)
 8005e50:	2266      	movs	r2, #102	; 0x66
 8005e52:	701a      	strb	r2, [r3, #0]
	buf[1] = W25Q_RESET;
 8005e54:	4b09      	ldr	r3, [pc, #36]	; (8005e7c <W25Q_Reset+0x3c>)
 8005e56:	2299      	movs	r2, #153	; 0x99
 8005e58:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit (&W25Q_SPI, buf, 2, 1000);
 8005e5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005e5e:	2202      	movs	r2, #2
 8005e60:	4906      	ldr	r1, [pc, #24]	; (8005e7c <W25Q_Reset+0x3c>)
 8005e62:	4807      	ldr	r0, [pc, #28]	; (8005e80 <W25Q_Reset+0x40>)
 8005e64:	f004 fda5 	bl	800a9b2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_SET);
 8005e68:	2201      	movs	r2, #1
 8005e6a:	2101      	movs	r1, #1
 8005e6c:	4802      	ldr	r0, [pc, #8]	; (8005e78 <W25Q_Reset+0x38>)
 8005e6e:	f001 fe6d 	bl	8007b4c <HAL_GPIO_WritePin>
}
 8005e72:	bf00      	nop
 8005e74:	bd80      	pop	{r7, pc}
 8005e76:	bf00      	nop
 8005e78:	40020400 	.word	0x40020400
 8005e7c:	20001440 	.word	0x20001440
 8005e80:	20000410 	.word	0x20000410

08005e84 <W25Q_Read_ID>:
	}
	HAL_SPI_Receive (&W25Q_SPI, data, sz, 1000);
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_SET);
}

uint32_t W25Q_Read_ID(void) {
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b082      	sub	sp, #8
 8005e88:	af00      	add	r7, sp, #0
	uint8_t dt[4];
	buf[0] = W25Q_GET_JEDEC_ID;
 8005e8a:	4b13      	ldr	r3, [pc, #76]	; (8005ed8 <W25Q_Read_ID+0x54>)
 8005e8c:	229f      	movs	r2, #159	; 0x9f
 8005e8e:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_RESET);
 8005e90:	2200      	movs	r2, #0
 8005e92:	2101      	movs	r1, #1
 8005e94:	4811      	ldr	r0, [pc, #68]	; (8005edc <W25Q_Read_ID+0x58>)
 8005e96:	f001 fe59 	bl	8007b4c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit (&W25Q_SPI, buf, 1, 1000);
 8005e9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	490d      	ldr	r1, [pc, #52]	; (8005ed8 <W25Q_Read_ID+0x54>)
 8005ea2:	480f      	ldr	r0, [pc, #60]	; (8005ee0 <W25Q_Read_ID+0x5c>)
 8005ea4:	f004 fd85 	bl	800a9b2 <HAL_SPI_Transmit>
	HAL_SPI_Receive (&W25Q_SPI, dt, 3, 1000);
 8005ea8:	1d39      	adds	r1, r7, #4
 8005eaa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005eae:	2203      	movs	r2, #3
 8005eb0:	480b      	ldr	r0, [pc, #44]	; (8005ee0 <W25Q_Read_ID+0x5c>)
 8005eb2:	f004 feba 	bl	800ac2a <HAL_SPI_Receive>
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_SET);
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	2101      	movs	r1, #1
 8005eba:	4808      	ldr	r0, [pc, #32]	; (8005edc <W25Q_Read_ID+0x58>)
 8005ebc:	f001 fe46 	bl	8007b4c <HAL_GPIO_WritePin>
	return (dt[0] << 16) | (dt[1] << 8) | dt[2];
 8005ec0:	793b      	ldrb	r3, [r7, #4]
 8005ec2:	041a      	lsls	r2, r3, #16
 8005ec4:	797b      	ldrb	r3, [r7, #5]
 8005ec6:	021b      	lsls	r3, r3, #8
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	79ba      	ldrb	r2, [r7, #6]
 8005ecc:	4313      	orrs	r3, r2
}
 8005ece:	4618      	mov	r0, r3
 8005ed0:	3708      	adds	r7, #8
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bd80      	pop	{r7, pc}
 8005ed6:	bf00      	nop
 8005ed8:	20001440 	.word	0x20001440
 8005edc:	40020400 	.word	0x40020400
 8005ee0:	20000410 	.word	0x20000410

08005ee4 <W25Q_Init>:

void W25Q_Init(void) {
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b08a      	sub	sp, #40	; 0x28
 8005ee8:	af00      	add	r7, sp, #0
	unsigned int id = W25Q_Read_ID();
 8005eea:	f7ff ffcb 	bl	8005e84 <W25Q_Read_ID>
 8005eee:	6278      	str	r0, [r7, #36]	; 0x24
	HAL_Delay(100);
 8005ef0:	2064      	movs	r0, #100	; 0x64
 8005ef2:	f000 fbd1 	bl	8006698 <HAL_Delay>
	W25Q_Reset();
 8005ef6:	f7ff ffa3 	bl	8005e40 <W25Q_Reset>
	HAL_Delay(100);
 8005efa:	2064      	movs	r0, #100	; 0x64
 8005efc:	f000 fbcc 	bl	8006698 <HAL_Delay>
	id &= 0x0000FFFF;
 8005f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f02:	b29b      	uxth	r3, r3
 8005f04:	627b      	str	r3, [r7, #36]	; 0x24
	w25_info.high_cap = 0;
 8005f06:	4b85      	ldr	r3, [pc, #532]	; (800611c <W25Q_Init+0x238>)
 8005f08:	2200      	movs	r2, #0
 8005f0a:	77da      	strb	r2, [r3, #31]
	switch(id)
 8005f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f0e:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8005f12:	3b11      	subs	r3, #17
 8005f14:	2b09      	cmp	r3, #9
 8005f16:	f200 81e7 	bhi.w	80062e8 <W25Q_Init+0x404>
 8005f1a:	a201      	add	r2, pc, #4	; (adr r2, 8005f20 <W25Q_Init+0x3c>)
 8005f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f20:	08005fa3 	.word	0x08005fa3
 8005f24:	08005f9b 	.word	0x08005f9b
 8005f28:	08005f93 	.word	0x08005f93
 8005f2c:	08005f8b 	.word	0x08005f8b
 8005f30:	08005f83 	.word	0x08005f83
 8005f34:	08005f7b 	.word	0x08005f7b
 8005f38:	08005f73 	.word	0x08005f73
 8005f3c:	08005f69 	.word	0x08005f69
 8005f40:	08005f59 	.word	0x08005f59
 8005f44:	08005f49 	.word	0x08005f49
	{
	case 0x401A:
		w25_info.high_cap=1;
 8005f48:	4b74      	ldr	r3, [pc, #464]	; (800611c <W25Q_Init+0x238>)
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	77da      	strb	r2, [r3, #31]
		w25_info.BlockCount=1024;
 8005f4e:	4b73      	ldr	r3, [pc, #460]	; (800611c <W25Q_Init+0x238>)
 8005f50:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005f54:	615a      	str	r2, [r3, #20]
		break;
 8005f56:	e028      	b.n	8005faa <W25Q_Init+0xc6>
	case 0x4019:
		w25_info.high_cap=1;
 8005f58:	4b70      	ldr	r3, [pc, #448]	; (800611c <W25Q_Init+0x238>)
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	77da      	strb	r2, [r3, #31]
		w25_info.BlockCount=512;
 8005f5e:	4b6f      	ldr	r3, [pc, #444]	; (800611c <W25Q_Init+0x238>)
 8005f60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f64:	615a      	str	r2, [r3, #20]
		break;
 8005f66:	e020      	b.n	8005faa <W25Q_Init+0xc6>
	case 0x4018:
		w25_info.BlockCount=256;
 8005f68:	4b6c      	ldr	r3, [pc, #432]	; (800611c <W25Q_Init+0x238>)
 8005f6a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005f6e:	615a      	str	r2, [r3, #20]
		break;
 8005f70:	e01b      	b.n	8005faa <W25Q_Init+0xc6>
	case 0x4017:
		w25_info.BlockCount=128;
 8005f72:	4b6a      	ldr	r3, [pc, #424]	; (800611c <W25Q_Init+0x238>)
 8005f74:	2280      	movs	r2, #128	; 0x80
 8005f76:	615a      	str	r2, [r3, #20]
		break;
 8005f78:	e017      	b.n	8005faa <W25Q_Init+0xc6>
	case 0x4016:
		w25_info.BlockCount=64;
 8005f7a:	4b68      	ldr	r3, [pc, #416]	; (800611c <W25Q_Init+0x238>)
 8005f7c:	2240      	movs	r2, #64	; 0x40
 8005f7e:	615a      	str	r2, [r3, #20]
		break;
 8005f80:	e013      	b.n	8005faa <W25Q_Init+0xc6>
	case 0x4015:
		w25_info.BlockCount=32;
 8005f82:	4b66      	ldr	r3, [pc, #408]	; (800611c <W25Q_Init+0x238>)
 8005f84:	2220      	movs	r2, #32
 8005f86:	615a      	str	r2, [r3, #20]
		break;
 8005f88:	e00f      	b.n	8005faa <W25Q_Init+0xc6>
	case 0x4014:
		w25_info.BlockCount=16;
 8005f8a:	4b64      	ldr	r3, [pc, #400]	; (800611c <W25Q_Init+0x238>)
 8005f8c:	2210      	movs	r2, #16
 8005f8e:	615a      	str	r2, [r3, #20]
		break;
 8005f90:	e00b      	b.n	8005faa <W25Q_Init+0xc6>
	case 0x4013:
		w25_info.BlockCount=8;
 8005f92:	4b62      	ldr	r3, [pc, #392]	; (800611c <W25Q_Init+0x238>)
 8005f94:	2208      	movs	r2, #8
 8005f96:	615a      	str	r2, [r3, #20]
		break;
 8005f98:	e007      	b.n	8005faa <W25Q_Init+0xc6>
	case 0x4012:
		w25_info.BlockCount=4;
 8005f9a:	4b60      	ldr	r3, [pc, #384]	; (800611c <W25Q_Init+0x238>)
 8005f9c:	2204      	movs	r2, #4
 8005f9e:	615a      	str	r2, [r3, #20]
		break;
 8005fa0:	e003      	b.n	8005faa <W25Q_Init+0xc6>
	case 0x4011:
		w25_info.BlockCount=2;
 8005fa2:	4b5e      	ldr	r3, [pc, #376]	; (800611c <W25Q_Init+0x238>)
 8005fa4:	2202      	movs	r2, #2
 8005fa6:	615a      	str	r2, [r3, #20]
		break;
 8005fa8:	bf00      	nop
	default:
		return;
	}
	w25_info.PageSize=256;
 8005faa:	4b5c      	ldr	r3, [pc, #368]	; (800611c <W25Q_Init+0x238>)
 8005fac:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005fb0:	801a      	strh	r2, [r3, #0]
	w25_info.SectorSize=0x1000;
 8005fb2:	4b5a      	ldr	r3, [pc, #360]	; (800611c <W25Q_Init+0x238>)
 8005fb4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005fb8:	609a      	str	r2, [r3, #8]
	w25_info.SectorCount=w25_info.BlockCount*16;
 8005fba:	4b58      	ldr	r3, [pc, #352]	; (800611c <W25Q_Init+0x238>)
 8005fbc:	695b      	ldr	r3, [r3, #20]
 8005fbe:	011b      	lsls	r3, r3, #4
 8005fc0:	4a56      	ldr	r2, [pc, #344]	; (800611c <W25Q_Init+0x238>)
 8005fc2:	60d3      	str	r3, [r2, #12]
	w25_info.PageCount=(w25_info.SectorCount*w25_info.SectorSize)/w25_info.PageSize;
 8005fc4:	4b55      	ldr	r3, [pc, #340]	; (800611c <W25Q_Init+0x238>)
 8005fc6:	68db      	ldr	r3, [r3, #12]
 8005fc8:	4a54      	ldr	r2, [pc, #336]	; (800611c <W25Q_Init+0x238>)
 8005fca:	6892      	ldr	r2, [r2, #8]
 8005fcc:	fb02 f303 	mul.w	r3, r2, r3
 8005fd0:	4a52      	ldr	r2, [pc, #328]	; (800611c <W25Q_Init+0x238>)
 8005fd2:	8812      	ldrh	r2, [r2, #0]
 8005fd4:	fbb3 f3f2 	udiv	r3, r3, r2
 8005fd8:	4a50      	ldr	r2, [pc, #320]	; (800611c <W25Q_Init+0x238>)
 8005fda:	6053      	str	r3, [r2, #4]
	w25_info.BlockSize=w25_info.SectorSize*16;
 8005fdc:	4b4f      	ldr	r3, [pc, #316]	; (800611c <W25Q_Init+0x238>)
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	011b      	lsls	r3, r3, #4
 8005fe2:	4a4e      	ldr	r2, [pc, #312]	; (800611c <W25Q_Init+0x238>)
 8005fe4:	6113      	str	r3, [r2, #16]
	w25_info.NumKB=(w25_info.SectorCount*w25_info.SectorSize)/1024;
 8005fe6:	4b4d      	ldr	r3, [pc, #308]	; (800611c <W25Q_Init+0x238>)
 8005fe8:	68db      	ldr	r3, [r3, #12]
 8005fea:	4a4c      	ldr	r2, [pc, #304]	; (800611c <W25Q_Init+0x238>)
 8005fec:	6892      	ldr	r2, [r2, #8]
 8005fee:	fb02 f303 	mul.w	r3, r2, r3
 8005ff2:	0a9b      	lsrs	r3, r3, #10
 8005ff4:	4a49      	ldr	r2, [pc, #292]	; (800611c <W25Q_Init+0x238>)
 8005ff6:	6193      	str	r3, [r2, #24]

#if (INIT_DEBUG == 1)
	char str1[30];
	sprintf(str1,"FLASH ID: 0x%X \r\n",id);
 8005ff8:	1d3b      	adds	r3, r7, #4
 8005ffa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ffc:	4948      	ldr	r1, [pc, #288]	; (8006120 <W25Q_Init+0x23c>)
 8005ffe:	4618      	mov	r0, r3
 8006000:	f007 fda8 	bl	800db54 <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t*)str1, strlen(str1), 0x1000);
 8006004:	1d3b      	adds	r3, r7, #4
 8006006:	4618      	mov	r0, r3
 8006008:	f7fa f8e2 	bl	80001d0 <strlen>
 800600c:	4603      	mov	r3, r0
 800600e:	b29a      	uxth	r2, r3
 8006010:	1d39      	adds	r1, r7, #4
 8006012:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006016:	4843      	ldr	r0, [pc, #268]	; (8006124 <W25Q_Init+0x240>)
 8006018:	f005 fd9d 	bl	800bb56 <HAL_UART_Transmit>

	w25_info.high_cap = 0;
 800601c:	4b3f      	ldr	r3, [pc, #252]	; (800611c <W25Q_Init+0x238>)
 800601e:	2200      	movs	r2, #0
 8006020:	77da      	strb	r2, [r3, #31]

	switch(id)
 8006022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006024:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8006028:	3b11      	subs	r3, #17
 800602a:	2b09      	cmp	r3, #9
 800602c:	f200 8090 	bhi.w	8006150 <W25Q_Init+0x26c>
 8006030:	a201      	add	r2, pc, #4	; (adr r2, 8006038 <W25Q_Init+0x154>)
 8006032:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006036:	bf00      	nop
 8006038:	08006109 	.word	0x08006109
 800603c:	080060f7 	.word	0x080060f7
 8006040:	080060e5 	.word	0x080060e5
 8006044:	080060d3 	.word	0x080060d3
 8006048:	080060c1 	.word	0x080060c1
 800604c:	080060af 	.word	0x080060af
 8006050:	0800609d 	.word	0x0800609d
 8006054:	08006089 	.word	0x08006089
 8006058:	08006075 	.word	0x08006075
 800605c:	08006061 	.word	0x08006061
	{
	case 0x401A:
		w25_info.BlockCount=1024;
 8006060:	4b2e      	ldr	r3, [pc, #184]	; (800611c <W25Q_Init+0x238>)
 8006062:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006066:	615a      	str	r2, [r3, #20]
		sprintf(str1,"FLASH CHIP: W25Q512 \r\n");
 8006068:	1d3b      	adds	r3, r7, #4
 800606a:	492f      	ldr	r1, [pc, #188]	; (8006128 <W25Q_Init+0x244>)
 800606c:	4618      	mov	r0, r3
 800606e:	f007 fd71 	bl	800db54 <siprintf>
		break;
 8006072:	e07f      	b.n	8006174 <W25Q_Init+0x290>
	case 0x4019:
		w25_info.BlockCount=512;
 8006074:	4b29      	ldr	r3, [pc, #164]	; (800611c <W25Q_Init+0x238>)
 8006076:	f44f 7200 	mov.w	r2, #512	; 0x200
 800607a:	615a      	str	r2, [r3, #20]
		sprintf(str1,"FLASH CHIP: W25Q256 \r\n");
 800607c:	1d3b      	adds	r3, r7, #4
 800607e:	492b      	ldr	r1, [pc, #172]	; (800612c <W25Q_Init+0x248>)
 8006080:	4618      	mov	r0, r3
 8006082:	f007 fd67 	bl	800db54 <siprintf>
		break;
 8006086:	e075      	b.n	8006174 <W25Q_Init+0x290>
	case 0x4018:
		w25_info.BlockCount=256;
 8006088:	4b24      	ldr	r3, [pc, #144]	; (800611c <W25Q_Init+0x238>)
 800608a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800608e:	615a      	str	r2, [r3, #20]
		sprintf(str1,"FLASH CHIP: W25Q128 \r\n");
 8006090:	1d3b      	adds	r3, r7, #4
 8006092:	4927      	ldr	r1, [pc, #156]	; (8006130 <W25Q_Init+0x24c>)
 8006094:	4618      	mov	r0, r3
 8006096:	f007 fd5d 	bl	800db54 <siprintf>
		break;
 800609a:	e06b      	b.n	8006174 <W25Q_Init+0x290>
	case 0x4017:
		w25_info.BlockCount=128;
 800609c:	4b1f      	ldr	r3, [pc, #124]	; (800611c <W25Q_Init+0x238>)
 800609e:	2280      	movs	r2, #128	; 0x80
 80060a0:	615a      	str	r2, [r3, #20]
		sprintf(str1,"FLASH CHIP: W25Q64 \r\n");
 80060a2:	1d3b      	adds	r3, r7, #4
 80060a4:	4923      	ldr	r1, [pc, #140]	; (8006134 <W25Q_Init+0x250>)
 80060a6:	4618      	mov	r0, r3
 80060a8:	f007 fd54 	bl	800db54 <siprintf>
		break;
 80060ac:	e062      	b.n	8006174 <W25Q_Init+0x290>
	case 0x4016:
		w25_info.BlockCount=64;
 80060ae:	4b1b      	ldr	r3, [pc, #108]	; (800611c <W25Q_Init+0x238>)
 80060b0:	2240      	movs	r2, #64	; 0x40
 80060b2:	615a      	str	r2, [r3, #20]
		sprintf(str1,"FLASH CHIP: W25Q32 \r\n");
 80060b4:	1d3b      	adds	r3, r7, #4
 80060b6:	4920      	ldr	r1, [pc, #128]	; (8006138 <W25Q_Init+0x254>)
 80060b8:	4618      	mov	r0, r3
 80060ba:	f007 fd4b 	bl	800db54 <siprintf>
		break;
 80060be:	e059      	b.n	8006174 <W25Q_Init+0x290>
	case 0x4015:
		w25_info.BlockCount=32;
 80060c0:	4b16      	ldr	r3, [pc, #88]	; (800611c <W25Q_Init+0x238>)
 80060c2:	2220      	movs	r2, #32
 80060c4:	615a      	str	r2, [r3, #20]
		sprintf(str1,"FLASH CHIP: W25Q16 \r\n");
 80060c6:	1d3b      	adds	r3, r7, #4
 80060c8:	491c      	ldr	r1, [pc, #112]	; (800613c <W25Q_Init+0x258>)
 80060ca:	4618      	mov	r0, r3
 80060cc:	f007 fd42 	bl	800db54 <siprintf>
		break;
 80060d0:	e050      	b.n	8006174 <W25Q_Init+0x290>
	case 0x4014:
		w25_info.BlockCount=16;
 80060d2:	4b12      	ldr	r3, [pc, #72]	; (800611c <W25Q_Init+0x238>)
 80060d4:	2210      	movs	r2, #16
 80060d6:	615a      	str	r2, [r3, #20]
		sprintf(str1,"FLASH CHIP: W25Q80 \r\n");
 80060d8:	1d3b      	adds	r3, r7, #4
 80060da:	4919      	ldr	r1, [pc, #100]	; (8006140 <W25Q_Init+0x25c>)
 80060dc:	4618      	mov	r0, r3
 80060de:	f007 fd39 	bl	800db54 <siprintf>
		break;
 80060e2:	e047      	b.n	8006174 <W25Q_Init+0x290>
	case 0x4013:
		w25_info.BlockCount=8;
 80060e4:	4b0d      	ldr	r3, [pc, #52]	; (800611c <W25Q_Init+0x238>)
 80060e6:	2208      	movs	r2, #8
 80060e8:	615a      	str	r2, [r3, #20]
		sprintf(str1,"FLASH CHIP: W25Q40 \r\n");
 80060ea:	1d3b      	adds	r3, r7, #4
 80060ec:	4915      	ldr	r1, [pc, #84]	; (8006144 <W25Q_Init+0x260>)
 80060ee:	4618      	mov	r0, r3
 80060f0:	f007 fd30 	bl	800db54 <siprintf>
		break;
 80060f4:	e03e      	b.n	8006174 <W25Q_Init+0x290>
	case 0x4012:
		w25_info.BlockCount=4;
 80060f6:	4b09      	ldr	r3, [pc, #36]	; (800611c <W25Q_Init+0x238>)
 80060f8:	2204      	movs	r2, #4
 80060fa:	615a      	str	r2, [r3, #20]
		sprintf(str1,"FLASH CHIP: W25Q20 \r\n");
 80060fc:	1d3b      	adds	r3, r7, #4
 80060fe:	4912      	ldr	r1, [pc, #72]	; (8006148 <W25Q_Init+0x264>)
 8006100:	4618      	mov	r0, r3
 8006102:	f007 fd27 	bl	800db54 <siprintf>
		break;
 8006106:	e035      	b.n	8006174 <W25Q_Init+0x290>
	case 0x4011:
		w25_info.BlockCount=2;
 8006108:	4b04      	ldr	r3, [pc, #16]	; (800611c <W25Q_Init+0x238>)
 800610a:	2202      	movs	r2, #2
 800610c:	615a      	str	r2, [r3, #20]
		sprintf(str1,"FLASH CHIP: W25Q10 \r\n");
 800610e:	1d3b      	adds	r3, r7, #4
 8006110:	490e      	ldr	r1, [pc, #56]	; (800614c <W25Q_Init+0x268>)
 8006112:	4618      	mov	r0, r3
 8006114:	f007 fd1e 	bl	800db54 <siprintf>
		break;
 8006118:	e02c      	b.n	8006174 <W25Q_Init+0x290>
 800611a:	bf00      	nop
 800611c:	2000141c 	.word	0x2000141c
 8006120:	08013774 	.word	0x08013774
 8006124:	200005a8 	.word	0x200005a8
 8006128:	08013788 	.word	0x08013788
 800612c:	080137a0 	.word	0x080137a0
 8006130:	080137b8 	.word	0x080137b8
 8006134:	080137d0 	.word	0x080137d0
 8006138:	080137e8 	.word	0x080137e8
 800613c:	08013800 	.word	0x08013800
 8006140:	08013818 	.word	0x08013818
 8006144:	08013830 	.word	0x08013830
 8006148:	08013848 	.word	0x08013848
 800614c:	08013860 	.word	0x08013860
	default:
		sprintf(str1,"FLASH CHIP: UNKNOWN ID \r\n");
 8006150:	1d3b      	adds	r3, r7, #4
 8006152:	4967      	ldr	r1, [pc, #412]	; (80062f0 <W25Q_Init+0x40c>)
 8006154:	4618      	mov	r0, r3
 8006156:	f007 fcfd 	bl	800db54 <siprintf>
		HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);
 800615a:	1d3b      	adds	r3, r7, #4
 800615c:	4618      	mov	r0, r3
 800615e:	f7fa f837 	bl	80001d0 <strlen>
 8006162:	4603      	mov	r3, r0
 8006164:	b29a      	uxth	r2, r3
 8006166:	1d39      	adds	r1, r7, #4
 8006168:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800616c:	4861      	ldr	r0, [pc, #388]	; (80062f4 <W25Q_Init+0x410>)
 800616e:	f005 fcf2 	bl	800bb56 <HAL_UART_Transmit>
		break;
 8006172:	bf00      	nop
	}

	HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);
 8006174:	1d3b      	adds	r3, r7, #4
 8006176:	4618      	mov	r0, r3
 8006178:	f7fa f82a 	bl	80001d0 <strlen>
 800617c:	4603      	mov	r3, r0
 800617e:	b29a      	uxth	r2, r3
 8006180:	1d39      	adds	r1, r7, #4
 8006182:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006186:	485b      	ldr	r0, [pc, #364]	; (80062f4 <W25Q_Init+0x410>)
 8006188:	f005 fce5 	bl	800bb56 <HAL_UART_Transmit>
	w25_info.PageSize=256;
 800618c:	4b5a      	ldr	r3, [pc, #360]	; (80062f8 <W25Q_Init+0x414>)
 800618e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006192:	801a      	strh	r2, [r3, #0]
	w25_info.SectorSize=0x1000;
 8006194:	4b58      	ldr	r3, [pc, #352]	; (80062f8 <W25Q_Init+0x414>)
 8006196:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800619a:	609a      	str	r2, [r3, #8]
	w25_info.SectorCount=w25_info.BlockCount*16;
 800619c:	4b56      	ldr	r3, [pc, #344]	; (80062f8 <W25Q_Init+0x414>)
 800619e:	695b      	ldr	r3, [r3, #20]
 80061a0:	011b      	lsls	r3, r3, #4
 80061a2:	4a55      	ldr	r2, [pc, #340]	; (80062f8 <W25Q_Init+0x414>)
 80061a4:	60d3      	str	r3, [r2, #12]
	w25_info.PageCount=(w25_info.SectorCount*w25_info.SectorSize)/w25_info.PageSize;
 80061a6:	4b54      	ldr	r3, [pc, #336]	; (80062f8 <W25Q_Init+0x414>)
 80061a8:	68db      	ldr	r3, [r3, #12]
 80061aa:	4a53      	ldr	r2, [pc, #332]	; (80062f8 <W25Q_Init+0x414>)
 80061ac:	6892      	ldr	r2, [r2, #8]
 80061ae:	fb02 f303 	mul.w	r3, r2, r3
 80061b2:	4a51      	ldr	r2, [pc, #324]	; (80062f8 <W25Q_Init+0x414>)
 80061b4:	8812      	ldrh	r2, [r2, #0]
 80061b6:	fbb3 f3f2 	udiv	r3, r3, r2
 80061ba:	4a4f      	ldr	r2, [pc, #316]	; (80062f8 <W25Q_Init+0x414>)
 80061bc:	6053      	str	r3, [r2, #4]
	w25_info.BlockSize=w25_info.SectorSize*16;
 80061be:	4b4e      	ldr	r3, [pc, #312]	; (80062f8 <W25Q_Init+0x414>)
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	011b      	lsls	r3, r3, #4
 80061c4:	4a4c      	ldr	r2, [pc, #304]	; (80062f8 <W25Q_Init+0x414>)
 80061c6:	6113      	str	r3, [r2, #16]
	w25_info.NumKB=(w25_info.SectorCount*w25_info.SectorSize)/1024;
 80061c8:	4b4b      	ldr	r3, [pc, #300]	; (80062f8 <W25Q_Init+0x414>)
 80061ca:	68db      	ldr	r3, [r3, #12]
 80061cc:	4a4a      	ldr	r2, [pc, #296]	; (80062f8 <W25Q_Init+0x414>)
 80061ce:	6892      	ldr	r2, [r2, #8]
 80061d0:	fb02 f303 	mul.w	r3, r2, r3
 80061d4:	0a9b      	lsrs	r3, r3, #10
 80061d6:	4a48      	ldr	r2, [pc, #288]	; (80062f8 <W25Q_Init+0x414>)
 80061d8:	6193      	str	r3, [r2, #24]
	sprintf(str1,"FLASH PAGE SIZE: %d Bytes \r\n",(unsigned int)w25_info.PageSize);
 80061da:	4b47      	ldr	r3, [pc, #284]	; (80062f8 <W25Q_Init+0x414>)
 80061dc:	881b      	ldrh	r3, [r3, #0]
 80061de:	461a      	mov	r2, r3
 80061e0:	1d3b      	adds	r3, r7, #4
 80061e2:	4946      	ldr	r1, [pc, #280]	; (80062fc <W25Q_Init+0x418>)
 80061e4:	4618      	mov	r0, r3
 80061e6:	f007 fcb5 	bl	800db54 <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);
 80061ea:	1d3b      	adds	r3, r7, #4
 80061ec:	4618      	mov	r0, r3
 80061ee:	f7f9 ffef 	bl	80001d0 <strlen>
 80061f2:	4603      	mov	r3, r0
 80061f4:	b29a      	uxth	r2, r3
 80061f6:	1d39      	adds	r1, r7, #4
 80061f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80061fc:	483d      	ldr	r0, [pc, #244]	; (80062f4 <W25Q_Init+0x410>)
 80061fe:	f005 fcaa 	bl	800bb56 <HAL_UART_Transmit>
	sprintf(str1,"FLASH PAGE COUNT: %u \r\n",(unsigned int)w25_info.PageCount);
 8006202:	4b3d      	ldr	r3, [pc, #244]	; (80062f8 <W25Q_Init+0x414>)
 8006204:	685a      	ldr	r2, [r3, #4]
 8006206:	1d3b      	adds	r3, r7, #4
 8006208:	493d      	ldr	r1, [pc, #244]	; (8006300 <W25Q_Init+0x41c>)
 800620a:	4618      	mov	r0, r3
 800620c:	f007 fca2 	bl	800db54 <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);
 8006210:	1d3b      	adds	r3, r7, #4
 8006212:	4618      	mov	r0, r3
 8006214:	f7f9 ffdc 	bl	80001d0 <strlen>
 8006218:	4603      	mov	r3, r0
 800621a:	b29a      	uxth	r2, r3
 800621c:	1d39      	adds	r1, r7, #4
 800621e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006222:	4834      	ldr	r0, [pc, #208]	; (80062f4 <W25Q_Init+0x410>)
 8006224:	f005 fc97 	bl	800bb56 <HAL_UART_Transmit>
	sprintf(str1,"FLASH SECTOR SIZE: %u Bytes \r\n",(unsigned int)w25_info.SectorSize);
 8006228:	4b33      	ldr	r3, [pc, #204]	; (80062f8 <W25Q_Init+0x414>)
 800622a:	689a      	ldr	r2, [r3, #8]
 800622c:	1d3b      	adds	r3, r7, #4
 800622e:	4935      	ldr	r1, [pc, #212]	; (8006304 <W25Q_Init+0x420>)
 8006230:	4618      	mov	r0, r3
 8006232:	f007 fc8f 	bl	800db54 <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);
 8006236:	1d3b      	adds	r3, r7, #4
 8006238:	4618      	mov	r0, r3
 800623a:	f7f9 ffc9 	bl	80001d0 <strlen>
 800623e:	4603      	mov	r3, r0
 8006240:	b29a      	uxth	r2, r3
 8006242:	1d39      	adds	r1, r7, #4
 8006244:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006248:	482a      	ldr	r0, [pc, #168]	; (80062f4 <W25Q_Init+0x410>)
 800624a:	f005 fc84 	bl	800bb56 <HAL_UART_Transmit>
	sprintf(str1,"FLASH SECTOR COUNT: %u \r\n",(unsigned int)w25_info.SectorCount);
 800624e:	4b2a      	ldr	r3, [pc, #168]	; (80062f8 <W25Q_Init+0x414>)
 8006250:	68da      	ldr	r2, [r3, #12]
 8006252:	1d3b      	adds	r3, r7, #4
 8006254:	492c      	ldr	r1, [pc, #176]	; (8006308 <W25Q_Init+0x424>)
 8006256:	4618      	mov	r0, r3
 8006258:	f007 fc7c 	bl	800db54 <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);
 800625c:	1d3b      	adds	r3, r7, #4
 800625e:	4618      	mov	r0, r3
 8006260:	f7f9 ffb6 	bl	80001d0 <strlen>
 8006264:	4603      	mov	r3, r0
 8006266:	b29a      	uxth	r2, r3
 8006268:	1d39      	adds	r1, r7, #4
 800626a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800626e:	4821      	ldr	r0, [pc, #132]	; (80062f4 <W25Q_Init+0x410>)
 8006270:	f005 fc71 	bl	800bb56 <HAL_UART_Transmit>
	sprintf(str1,"FLASH BLOCK SIZE: %u Bytes \r\n",(unsigned int)w25_info.BlockSize);
 8006274:	4b20      	ldr	r3, [pc, #128]	; (80062f8 <W25Q_Init+0x414>)
 8006276:	691a      	ldr	r2, [r3, #16]
 8006278:	1d3b      	adds	r3, r7, #4
 800627a:	4924      	ldr	r1, [pc, #144]	; (800630c <W25Q_Init+0x428>)
 800627c:	4618      	mov	r0, r3
 800627e:	f007 fc69 	bl	800db54 <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);
 8006282:	1d3b      	adds	r3, r7, #4
 8006284:	4618      	mov	r0, r3
 8006286:	f7f9 ffa3 	bl	80001d0 <strlen>
 800628a:	4603      	mov	r3, r0
 800628c:	b29a      	uxth	r2, r3
 800628e:	1d39      	adds	r1, r7, #4
 8006290:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006294:	4817      	ldr	r0, [pc, #92]	; (80062f4 <W25Q_Init+0x410>)
 8006296:	f005 fc5e 	bl	800bb56 <HAL_UART_Transmit>
	sprintf(str1,"FLASH BLOCK COUNT: %u \r\n",(unsigned int)w25_info.BlockCount);
 800629a:	4b17      	ldr	r3, [pc, #92]	; (80062f8 <W25Q_Init+0x414>)
 800629c:	695a      	ldr	r2, [r3, #20]
 800629e:	1d3b      	adds	r3, r7, #4
 80062a0:	491b      	ldr	r1, [pc, #108]	; (8006310 <W25Q_Init+0x42c>)
 80062a2:	4618      	mov	r0, r3
 80062a4:	f007 fc56 	bl	800db54 <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);
 80062a8:	1d3b      	adds	r3, r7, #4
 80062aa:	4618      	mov	r0, r3
 80062ac:	f7f9 ff90 	bl	80001d0 <strlen>
 80062b0:	4603      	mov	r3, r0
 80062b2:	b29a      	uxth	r2, r3
 80062b4:	1d39      	adds	r1, r7, #4
 80062b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80062ba:	480e      	ldr	r0, [pc, #56]	; (80062f4 <W25Q_Init+0x410>)
 80062bc:	f005 fc4b 	bl	800bb56 <HAL_UART_Transmit>
	sprintf(str1,"FLASH CAPACITY: %u KB \r\n",(unsigned int)w25_info.NumKB);
 80062c0:	4b0d      	ldr	r3, [pc, #52]	; (80062f8 <W25Q_Init+0x414>)
 80062c2:	699a      	ldr	r2, [r3, #24]
 80062c4:	1d3b      	adds	r3, r7, #4
 80062c6:	4913      	ldr	r1, [pc, #76]	; (8006314 <W25Q_Init+0x430>)
 80062c8:	4618      	mov	r0, r3
 80062ca:	f007 fc43 	bl	800db54 <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);
 80062ce:	1d3b      	adds	r3, r7, #4
 80062d0:	4618      	mov	r0, r3
 80062d2:	f7f9 ff7d 	bl	80001d0 <strlen>
 80062d6:	4603      	mov	r3, r0
 80062d8:	b29a      	uxth	r2, r3
 80062da:	1d39      	adds	r1, r7, #4
 80062dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80062e0:	4804      	ldr	r0, [pc, #16]	; (80062f4 <W25Q_Init+0x410>)
 80062e2:	f005 fc38 	bl	800bb56 <HAL_UART_Transmit>
 80062e6:	e000      	b.n	80062ea <W25Q_Init+0x406>
		return;
 80062e8:	bf00      	nop
#endif
}
 80062ea:	3728      	adds	r7, #40	; 0x28
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}
 80062f0:	08013878 	.word	0x08013878
 80062f4:	200005a8 	.word	0x200005a8
 80062f8:	2000141c 	.word	0x2000141c
 80062fc:	08013894 	.word	0x08013894
 8006300:	080138b4 	.word	0x080138b4
 8006304:	080138cc 	.word	0x080138cc
 8006308:	080138ec 	.word	0x080138ec
 800630c:	08013908 	.word	0x08013908
 8006310:	08013928 	.word	0x08013928
 8006314:	08013944 	.word	0x08013944

08006318 <remap>:
#include "xpt2046.h"

extern SPI_HandleTypeDef XPT2046_SPI;

inline static float remap(float x, float in_min, float in_max, float out_min, float out_max)
{
 8006318:	b480      	push	{r7}
 800631a:	b087      	sub	sp, #28
 800631c:	af00      	add	r7, sp, #0
 800631e:	ed87 0a05 	vstr	s0, [r7, #20]
 8006322:	edc7 0a04 	vstr	s1, [r7, #16]
 8006326:	ed87 1a03 	vstr	s2, [r7, #12]
 800632a:	edc7 1a02 	vstr	s3, [r7, #8]
 800632e:	ed87 2a01 	vstr	s4, [r7, #4]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8006332:	ed97 7a05 	vldr	s14, [r7, #20]
 8006336:	edd7 7a04 	vldr	s15, [r7, #16]
 800633a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800633e:	edd7 6a01 	vldr	s13, [r7, #4]
 8006342:	edd7 7a02 	vldr	s15, [r7, #8]
 8006346:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800634a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800634e:	ed97 7a03 	vldr	s14, [r7, #12]
 8006352:	edd7 7a04 	vldr	s15, [r7, #16]
 8006356:	ee77 7a67 	vsub.f32	s15, s14, s15
 800635a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800635e:	edd7 7a02 	vldr	s15, [r7, #8]
 8006362:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8006366:	eeb0 0a67 	vmov.f32	s0, s15
 800636a:	371c      	adds	r7, #28
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <XPT2046_Init>:

void XPT2046_Init(void)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	af00      	add	r7, sp, #0
	if (XPT2046_NSS_SOFT)	HAL_GPIO_WritePin(XPT2046_NSS_PORT, XPT2046_NSS_PIN, GPIO_PIN_RESET);
	HAL_SPI_Transmit(&XPT2046_SPI, (uint8_t*)XPT2046_ADDR_I, 1, 1000);
 8006378:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800637c:	2201      	movs	r2, #1
 800637e:	2180      	movs	r1, #128	; 0x80
 8006380:	4809      	ldr	r0, [pc, #36]	; (80063a8 <XPT2046_Init+0x34>)
 8006382:	f004 fb16 	bl	800a9b2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&XPT2046_SPI, 0x00, 1, 1000);
 8006386:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800638a:	2201      	movs	r2, #1
 800638c:	2100      	movs	r1, #0
 800638e:	4806      	ldr	r0, [pc, #24]	; (80063a8 <XPT2046_Init+0x34>)
 8006390:	f004 fb0f 	bl	800a9b2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&XPT2046_SPI, 0x00, 1, 1000);
 8006394:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006398:	2201      	movs	r2, #1
 800639a:	2100      	movs	r1, #0
 800639c:	4802      	ldr	r0, [pc, #8]	; (80063a8 <XPT2046_Init+0x34>)
 800639e:	f004 fb08 	bl	800a9b2 <HAL_SPI_Transmit>
	if (XPT2046_NSS_SOFT)	HAL_GPIO_WritePin(XPT2046_NSS_PORT, XPT2046_NSS_PIN, GPIO_PIN_SET);
}
 80063a2:	bf00      	nop
 80063a4:	bd80      	pop	{r7, pc}
 80063a6:	bf00      	nop
 80063a8:	20000468 	.word	0x20000468

080063ac <getRaw>:

uint16_t getRaw(uint8_t address)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b086      	sub	sp, #24
 80063b0:	af02      	add	r7, sp, #8
 80063b2:	4603      	mov	r3, r0
 80063b4:	71fb      	strb	r3, [r7, #7]
	uint8_t data;
	uint16_t LSB, MSB;
	if (XPT2046_NSS_SOFT)	HAL_GPIO_WritePin(XPT2046_NSS_PORT, XPT2046_NSS_PIN, GPIO_PIN_RESET);
	HAL_Delay(1);
 80063b6:	2001      	movs	r0, #1
 80063b8:	f000 f96e 	bl	8006698 <HAL_Delay>
	HAL_SPI_Transmit(&XPT2046_SPI, &address, 1, 1000);
 80063bc:	1df9      	adds	r1, r7, #7
 80063be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80063c2:	2201      	movs	r2, #1
 80063c4:	4814      	ldr	r0, [pc, #80]	; (8006418 <getRaw+0x6c>)
 80063c6:	f004 faf4 	bl	800a9b2 <HAL_SPI_Transmit>
	address = 0x00;
 80063ca:	2300      	movs	r3, #0
 80063cc:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_TransmitReceive(&XPT2046_SPI, &address, &data, sizeof(data), 1000);   
 80063ce:	f107 020b 	add.w	r2, r7, #11
 80063d2:	1df9      	adds	r1, r7, #7
 80063d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80063d8:	9300      	str	r3, [sp, #0]
 80063da:	2301      	movs	r3, #1
 80063dc:	480e      	ldr	r0, [pc, #56]	; (8006418 <getRaw+0x6c>)
 80063de:	f004 fd35 	bl	800ae4c <HAL_SPI_TransmitReceive>
	MSB = data;   
 80063e2:	7afb      	ldrb	r3, [r7, #11]
 80063e4:	81fb      	strh	r3, [r7, #14]
	address = 0x00;
 80063e6:	2300      	movs	r3, #0
 80063e8:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_TransmitReceive(&XPT2046_SPI, &address, &data, sizeof(data), 1000);   
 80063ea:	f107 020b 	add.w	r2, r7, #11
 80063ee:	1df9      	adds	r1, r7, #7
 80063f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80063f4:	9300      	str	r3, [sp, #0]
 80063f6:	2301      	movs	r3, #1
 80063f8:	4807      	ldr	r0, [pc, #28]	; (8006418 <getRaw+0x6c>)
 80063fa:	f004 fd27 	bl	800ae4c <HAL_SPI_TransmitReceive>
	LSB = data;
 80063fe:	7afb      	ldrb	r3, [r7, #11]
 8006400:	81bb      	strh	r3, [r7, #12]
	if (XPT2046_NSS_SOFT)	HAL_GPIO_WritePin(XPT2046_NSS_PORT, XPT2046_NSS_PIN, GPIO_PIN_SET);
	return ((MSB << 8) | (LSB)) >> 3;
 8006402:	89fb      	ldrh	r3, [r7, #14]
 8006404:	021a      	lsls	r2, r3, #8
 8006406:	89bb      	ldrh	r3, [r7, #12]
 8006408:	4313      	orrs	r3, r2
 800640a:	10db      	asrs	r3, r3, #3
 800640c:	b29b      	uxth	r3, r3
}
 800640e:	4618      	mov	r0, r3
 8006410:	3710      	adds	r7, #16
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}
 8006416:	bf00      	nop
 8006418:	20000468 	.word	0x20000468

0800641c <X>:

inline static uint16_t X(void)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b082      	sub	sp, #8
 8006420:	af00      	add	r7, sp, #0
	uint16_t x;
	x = (uint16_t) remap(getRaw(XPT2046_ADDR_X), RAW_MIN_X, RAW_MAX_X, OUT_MIN_X, OUT_MAX_X);
 8006422:	20d0      	movs	r0, #208	; 0xd0
 8006424:	f7ff ffc2 	bl	80063ac <getRaw>
 8006428:	4603      	mov	r3, r0
 800642a:	ee07 3a90 	vmov	s15, r3
 800642e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006432:	ed9f 2a13 	vldr	s4, [pc, #76]	; 8006480 <X+0x64>
 8006436:	eddf 1a13 	vldr	s3, [pc, #76]	; 8006484 <X+0x68>
 800643a:	ed9f 1a13 	vldr	s2, [pc, #76]	; 8006488 <X+0x6c>
 800643e:	eddf 0a13 	vldr	s1, [pc, #76]	; 800648c <X+0x70>
 8006442:	eeb0 0a67 	vmov.f32	s0, s15
 8006446:	f7ff ff67 	bl	8006318 <remap>
 800644a:	eef0 7a40 	vmov.f32	s15, s0
 800644e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006452:	ee17 3a90 	vmov	r3, s15
 8006456:	80fb      	strh	r3, [r7, #6]
	if (XPT2046_MIRROR_X) x = OUT_MAX_X - x;
 8006458:	88fb      	ldrh	r3, [r7, #6]
 800645a:	f5c3 7347 	rsb	r3, r3, #796	; 0x31c
 800645e:	3303      	adds	r3, #3
 8006460:	80fb      	strh	r3, [r7, #6]
	if (x > OUT_MIN_X && x < OUT_MAX_X) return x;
 8006462:	88fb      	ldrh	r3, [r7, #6]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d006      	beq.n	8006476 <X+0x5a>
 8006468:	88fb      	ldrh	r3, [r7, #6]
 800646a:	f240 321e 	movw	r2, #798	; 0x31e
 800646e:	4293      	cmp	r3, r2
 8006470:	d801      	bhi.n	8006476 <X+0x5a>
 8006472:	88fb      	ldrh	r3, [r7, #6]
 8006474:	e000      	b.n	8006478 <X+0x5c>
	else return 0;
 8006476:	2300      	movs	r3, #0
}
 8006478:	4618      	mov	r0, r3
 800647a:	3708      	adds	r7, #8
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}
 8006480:	4447c000 	.word	0x4447c000
 8006484:	00000000 	.word	0x00000000
 8006488:	457a0000 	.word	0x457a0000
 800648c:	43480000 	.word	0x43480000

08006490 <Y>:

inline static uint16_t Y(void)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b082      	sub	sp, #8
 8006494:	af00      	add	r7, sp, #0
	uint16_t y;
	y = (uint16_t) remap(getRaw(XPT2046_ADDR_Y), RAW_MIN_Y, RAW_MAX_Y, OUT_MIN_Y, OUT_MAX_Y);
 8006496:	2090      	movs	r0, #144	; 0x90
 8006498:	f7ff ff88 	bl	80063ac <getRaw>
 800649c:	4603      	mov	r3, r0
 800649e:	ee07 3a90 	vmov	s15, r3
 80064a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064a6:	ed9f 2a10 	vldr	s4, [pc, #64]	; 80064e8 <Y+0x58>
 80064aa:	eddf 1a10 	vldr	s3, [pc, #64]	; 80064ec <Y+0x5c>
 80064ae:	ed9f 1a10 	vldr	s2, [pc, #64]	; 80064f0 <Y+0x60>
 80064b2:	eddf 0a10 	vldr	s1, [pc, #64]	; 80064f4 <Y+0x64>
 80064b6:	eeb0 0a67 	vmov.f32	s0, s15
 80064ba:	f7ff ff2d 	bl	8006318 <remap>
 80064be:	eef0 7a40 	vmov.f32	s15, s0
 80064c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064c6:	ee17 3a90 	vmov	r3, s15
 80064ca:	80fb      	strh	r3, [r7, #6]
	if (XPT2046_MIRROR_Y) y = OUT_MAX_Y - y;
	if (y > OUT_MIN_Y && y < OUT_MAX_Y) return y;
 80064cc:	88fb      	ldrh	r3, [r7, #6]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d005      	beq.n	80064de <Y+0x4e>
 80064d2:	88fb      	ldrh	r3, [r7, #6]
 80064d4:	f5b3 7fef 	cmp.w	r3, #478	; 0x1de
 80064d8:	d801      	bhi.n	80064de <Y+0x4e>
 80064da:	88fb      	ldrh	r3, [r7, #6]
 80064dc:	e000      	b.n	80064e0 <Y+0x50>
	else return 0;
 80064de:	2300      	movs	r3, #0
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3708      	adds	r7, #8
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}
 80064e8:	43ef8000 	.word	0x43ef8000
 80064ec:	00000000 	.word	0x00000000
 80064f0:	456d8000 	.word	0x456d8000
 80064f4:	43480000 	.word	0x43480000

080064f8 <getX>:

uint16_t getX(void)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b082      	sub	sp, #8
 80064fc:	af00      	add	r7, sp, #0
	if (XPT2046_ACCURACY)
	{
		uint16_t x[2] = { 1, 2 };
 80064fe:	4b0a      	ldr	r3, [pc, #40]	; (8006528 <getX+0x30>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	607b      	str	r3, [r7, #4]
		while (x[0] != x[1])
 8006504:	e007      	b.n	8006516 <getX+0x1e>
		{
			if (XPT2046_REVERSED) { x[0] = Y(); x[1] = Y(); }
			else { x[0] = X(); x[1] = X(); }
 8006506:	f7ff ff89 	bl	800641c <X>
 800650a:	4603      	mov	r3, r0
 800650c:	80bb      	strh	r3, [r7, #4]
 800650e:	f7ff ff85 	bl	800641c <X>
 8006512:	4603      	mov	r3, r0
 8006514:	80fb      	strh	r3, [r7, #6]
		while (x[0] != x[1])
 8006516:	88ba      	ldrh	r2, [r7, #4]
 8006518:	88fb      	ldrh	r3, [r7, #6]
 800651a:	429a      	cmp	r2, r3
 800651c:	d1f3      	bne.n	8006506 <getX+0xe>
		}
		return x[0];
 800651e:	88bb      	ldrh	r3, [r7, #4]
	} 
	else if (XPT2046_REVERSED) return Y(); else return X();
}
 8006520:	4618      	mov	r0, r3
 8006522:	3708      	adds	r7, #8
 8006524:	46bd      	mov	sp, r7
 8006526:	bd80      	pop	{r7, pc}
 8006528:	08013960 	.word	0x08013960

0800652c <getY>:

uint16_t getY(void)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b082      	sub	sp, #8
 8006530:	af00      	add	r7, sp, #0
	if (XPT2046_ACCURACY)
	{
		uint16_t y[2] = { 1, 2 };
 8006532:	4b0a      	ldr	r3, [pc, #40]	; (800655c <getY+0x30>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	607b      	str	r3, [r7, #4]
		while (y[0] != y[1])
 8006538:	e007      	b.n	800654a <getY+0x1e>
		{
			if (XPT2046_REVERSED) { y[0] = X(); y[1] = X(); }
			else { y[0] = Y(); y[1] = Y(); }
 800653a:	f7ff ffa9 	bl	8006490 <Y>
 800653e:	4603      	mov	r3, r0
 8006540:	80bb      	strh	r3, [r7, #4]
 8006542:	f7ff ffa5 	bl	8006490 <Y>
 8006546:	4603      	mov	r3, r0
 8006548:	80fb      	strh	r3, [r7, #6]
		while (y[0] != y[1])
 800654a:	88ba      	ldrh	r2, [r7, #4]
 800654c:	88fb      	ldrh	r3, [r7, #6]
 800654e:	429a      	cmp	r2, r3
 8006550:	d1f3      	bne.n	800653a <getY+0xe>
		}
		return y[0];
 8006552:	88bb      	ldrh	r3, [r7, #4]
	}
	else if (XPT2046_REVERSED) return X(); else return Y();
}
 8006554:	4618      	mov	r0, r3
 8006556:	3708      	adds	r7, #8
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}
 800655c:	08013960 	.word	0x08013960

08006560 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006560:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006598 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006564:	480d      	ldr	r0, [pc, #52]	; (800659c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8006566:	490e      	ldr	r1, [pc, #56]	; (80065a0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8006568:	4a0e      	ldr	r2, [pc, #56]	; (80065a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800656a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800656c:	e002      	b.n	8006574 <LoopCopyDataInit>

0800656e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800656e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006570:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006572:	3304      	adds	r3, #4

08006574 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006574:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006576:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006578:	d3f9      	bcc.n	800656e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800657a:	4a0b      	ldr	r2, [pc, #44]	; (80065a8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800657c:	4c0b      	ldr	r4, [pc, #44]	; (80065ac <LoopFillZerobss+0x26>)
  movs r3, #0
 800657e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006580:	e001      	b.n	8006586 <LoopFillZerobss>

08006582 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006582:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006584:	3204      	adds	r2, #4

08006586 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006586:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006588:	d3fb      	bcc.n	8006582 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800658a:	f7ff fc47 	bl	8005e1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800658e:	f006 fbe3 	bl	800cd58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006592:	f7fb fd1d 	bl	8001fd0 <main>
  bx  lr    
 8006596:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006598:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800659c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80065a0:	20000250 	.word	0x20000250
  ldr r2, =_sidata
 80065a4:	080220b8 	.word	0x080220b8
  ldr r2, =_sbss
 80065a8:	20000250 	.word	0x20000250
  ldr r4, =_ebss
 80065ac:	20001494 	.word	0x20001494

080065b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80065b0:	e7fe      	b.n	80065b0 <ADC_IRQHandler>
	...

080065b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80065b8:	4b0e      	ldr	r3, [pc, #56]	; (80065f4 <HAL_Init+0x40>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a0d      	ldr	r2, [pc, #52]	; (80065f4 <HAL_Init+0x40>)
 80065be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80065c2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80065c4:	4b0b      	ldr	r3, [pc, #44]	; (80065f4 <HAL_Init+0x40>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a0a      	ldr	r2, [pc, #40]	; (80065f4 <HAL_Init+0x40>)
 80065ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80065ce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80065d0:	4b08      	ldr	r3, [pc, #32]	; (80065f4 <HAL_Init+0x40>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a07      	ldr	r2, [pc, #28]	; (80065f4 <HAL_Init+0x40>)
 80065d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80065da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80065dc:	2003      	movs	r0, #3
 80065de:	f000 f94f 	bl	8006880 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80065e2:	2000      	movs	r0, #0
 80065e4:	f000 f808 	bl	80065f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80065e8:	f7fe ffb2 	bl	8005550 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80065ec:	2300      	movs	r3, #0
}
 80065ee:	4618      	mov	r0, r3
 80065f0:	bd80      	pop	{r7, pc}
 80065f2:	bf00      	nop
 80065f4:	40023c00 	.word	0x40023c00

080065f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b082      	sub	sp, #8
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006600:	4b12      	ldr	r3, [pc, #72]	; (800664c <HAL_InitTick+0x54>)
 8006602:	681a      	ldr	r2, [r3, #0]
 8006604:	4b12      	ldr	r3, [pc, #72]	; (8006650 <HAL_InitTick+0x58>)
 8006606:	781b      	ldrb	r3, [r3, #0]
 8006608:	4619      	mov	r1, r3
 800660a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800660e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006612:	fbb2 f3f3 	udiv	r3, r2, r3
 8006616:	4618      	mov	r0, r3
 8006618:	f000 f967 	bl	80068ea <HAL_SYSTICK_Config>
 800661c:	4603      	mov	r3, r0
 800661e:	2b00      	cmp	r3, #0
 8006620:	d001      	beq.n	8006626 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006622:	2301      	movs	r3, #1
 8006624:	e00e      	b.n	8006644 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2b0f      	cmp	r3, #15
 800662a:	d80a      	bhi.n	8006642 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800662c:	2200      	movs	r2, #0
 800662e:	6879      	ldr	r1, [r7, #4]
 8006630:	f04f 30ff 	mov.w	r0, #4294967295
 8006634:	f000 f92f 	bl	8006896 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006638:	4a06      	ldr	r2, [pc, #24]	; (8006654 <HAL_InitTick+0x5c>)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800663e:	2300      	movs	r3, #0
 8006640:	e000      	b.n	8006644 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006642:	2301      	movs	r3, #1
}
 8006644:	4618      	mov	r0, r3
 8006646:	3708      	adds	r7, #8
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}
 800664c:	20000070 	.word	0x20000070
 8006650:	20000078 	.word	0x20000078
 8006654:	20000074 	.word	0x20000074

08006658 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006658:	b480      	push	{r7}
 800665a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800665c:	4b06      	ldr	r3, [pc, #24]	; (8006678 <HAL_IncTick+0x20>)
 800665e:	781b      	ldrb	r3, [r3, #0]
 8006660:	461a      	mov	r2, r3
 8006662:	4b06      	ldr	r3, [pc, #24]	; (800667c <HAL_IncTick+0x24>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4413      	add	r3, r2
 8006668:	4a04      	ldr	r2, [pc, #16]	; (800667c <HAL_IncTick+0x24>)
 800666a:	6013      	str	r3, [r2, #0]
}
 800666c:	bf00      	nop
 800666e:	46bd      	mov	sp, r7
 8006670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006674:	4770      	bx	lr
 8006676:	bf00      	nop
 8006678:	20000078 	.word	0x20000078
 800667c:	20001480 	.word	0x20001480

08006680 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006680:	b480      	push	{r7}
 8006682:	af00      	add	r7, sp, #0
  return uwTick;
 8006684:	4b03      	ldr	r3, [pc, #12]	; (8006694 <HAL_GetTick+0x14>)
 8006686:	681b      	ldr	r3, [r3, #0]
}
 8006688:	4618      	mov	r0, r3
 800668a:	46bd      	mov	sp, r7
 800668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006690:	4770      	bx	lr
 8006692:	bf00      	nop
 8006694:	20001480 	.word	0x20001480

08006698 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b084      	sub	sp, #16
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80066a0:	f7ff ffee 	bl	8006680 <HAL_GetTick>
 80066a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066b0:	d005      	beq.n	80066be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80066b2:	4b0a      	ldr	r3, [pc, #40]	; (80066dc <HAL_Delay+0x44>)
 80066b4:	781b      	ldrb	r3, [r3, #0]
 80066b6:	461a      	mov	r2, r3
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	4413      	add	r3, r2
 80066bc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80066be:	bf00      	nop
 80066c0:	f7ff ffde 	bl	8006680 <HAL_GetTick>
 80066c4:	4602      	mov	r2, r0
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	1ad3      	subs	r3, r2, r3
 80066ca:	68fa      	ldr	r2, [r7, #12]
 80066cc:	429a      	cmp	r2, r3
 80066ce:	d8f7      	bhi.n	80066c0 <HAL_Delay+0x28>
  {
  }
}
 80066d0:	bf00      	nop
 80066d2:	bf00      	nop
 80066d4:	3710      	adds	r7, #16
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}
 80066da:	bf00      	nop
 80066dc:	20000078 	.word	0x20000078

080066e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b085      	sub	sp, #20
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	f003 0307 	and.w	r3, r3, #7
 80066ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80066f0:	4b0c      	ldr	r3, [pc, #48]	; (8006724 <__NVIC_SetPriorityGrouping+0x44>)
 80066f2:	68db      	ldr	r3, [r3, #12]
 80066f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80066f6:	68ba      	ldr	r2, [r7, #8]
 80066f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80066fc:	4013      	ands	r3, r2
 80066fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006708:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800670c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006710:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006712:	4a04      	ldr	r2, [pc, #16]	; (8006724 <__NVIC_SetPriorityGrouping+0x44>)
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	60d3      	str	r3, [r2, #12]
}
 8006718:	bf00      	nop
 800671a:	3714      	adds	r7, #20
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr
 8006724:	e000ed00 	.word	0xe000ed00

08006728 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006728:	b480      	push	{r7}
 800672a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800672c:	4b04      	ldr	r3, [pc, #16]	; (8006740 <__NVIC_GetPriorityGrouping+0x18>)
 800672e:	68db      	ldr	r3, [r3, #12]
 8006730:	0a1b      	lsrs	r3, r3, #8
 8006732:	f003 0307 	and.w	r3, r3, #7
}
 8006736:	4618      	mov	r0, r3
 8006738:	46bd      	mov	sp, r7
 800673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673e:	4770      	bx	lr
 8006740:	e000ed00 	.word	0xe000ed00

08006744 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006744:	b480      	push	{r7}
 8006746:	b083      	sub	sp, #12
 8006748:	af00      	add	r7, sp, #0
 800674a:	4603      	mov	r3, r0
 800674c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800674e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006752:	2b00      	cmp	r3, #0
 8006754:	db0b      	blt.n	800676e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006756:	79fb      	ldrb	r3, [r7, #7]
 8006758:	f003 021f 	and.w	r2, r3, #31
 800675c:	4907      	ldr	r1, [pc, #28]	; (800677c <__NVIC_EnableIRQ+0x38>)
 800675e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006762:	095b      	lsrs	r3, r3, #5
 8006764:	2001      	movs	r0, #1
 8006766:	fa00 f202 	lsl.w	r2, r0, r2
 800676a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800676e:	bf00      	nop
 8006770:	370c      	adds	r7, #12
 8006772:	46bd      	mov	sp, r7
 8006774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006778:	4770      	bx	lr
 800677a:	bf00      	nop
 800677c:	e000e100 	.word	0xe000e100

08006780 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006780:	b480      	push	{r7}
 8006782:	b083      	sub	sp, #12
 8006784:	af00      	add	r7, sp, #0
 8006786:	4603      	mov	r3, r0
 8006788:	6039      	str	r1, [r7, #0]
 800678a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800678c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006790:	2b00      	cmp	r3, #0
 8006792:	db0a      	blt.n	80067aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	b2da      	uxtb	r2, r3
 8006798:	490c      	ldr	r1, [pc, #48]	; (80067cc <__NVIC_SetPriority+0x4c>)
 800679a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800679e:	0112      	lsls	r2, r2, #4
 80067a0:	b2d2      	uxtb	r2, r2
 80067a2:	440b      	add	r3, r1
 80067a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80067a8:	e00a      	b.n	80067c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	b2da      	uxtb	r2, r3
 80067ae:	4908      	ldr	r1, [pc, #32]	; (80067d0 <__NVIC_SetPriority+0x50>)
 80067b0:	79fb      	ldrb	r3, [r7, #7]
 80067b2:	f003 030f 	and.w	r3, r3, #15
 80067b6:	3b04      	subs	r3, #4
 80067b8:	0112      	lsls	r2, r2, #4
 80067ba:	b2d2      	uxtb	r2, r2
 80067bc:	440b      	add	r3, r1
 80067be:	761a      	strb	r2, [r3, #24]
}
 80067c0:	bf00      	nop
 80067c2:	370c      	adds	r7, #12
 80067c4:	46bd      	mov	sp, r7
 80067c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ca:	4770      	bx	lr
 80067cc:	e000e100 	.word	0xe000e100
 80067d0:	e000ed00 	.word	0xe000ed00

080067d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b089      	sub	sp, #36	; 0x24
 80067d8:	af00      	add	r7, sp, #0
 80067da:	60f8      	str	r0, [r7, #12]
 80067dc:	60b9      	str	r1, [r7, #8]
 80067de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f003 0307 	and.w	r3, r3, #7
 80067e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80067e8:	69fb      	ldr	r3, [r7, #28]
 80067ea:	f1c3 0307 	rsb	r3, r3, #7
 80067ee:	2b04      	cmp	r3, #4
 80067f0:	bf28      	it	cs
 80067f2:	2304      	movcs	r3, #4
 80067f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80067f6:	69fb      	ldr	r3, [r7, #28]
 80067f8:	3304      	adds	r3, #4
 80067fa:	2b06      	cmp	r3, #6
 80067fc:	d902      	bls.n	8006804 <NVIC_EncodePriority+0x30>
 80067fe:	69fb      	ldr	r3, [r7, #28]
 8006800:	3b03      	subs	r3, #3
 8006802:	e000      	b.n	8006806 <NVIC_EncodePriority+0x32>
 8006804:	2300      	movs	r3, #0
 8006806:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006808:	f04f 32ff 	mov.w	r2, #4294967295
 800680c:	69bb      	ldr	r3, [r7, #24]
 800680e:	fa02 f303 	lsl.w	r3, r2, r3
 8006812:	43da      	mvns	r2, r3
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	401a      	ands	r2, r3
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800681c:	f04f 31ff 	mov.w	r1, #4294967295
 8006820:	697b      	ldr	r3, [r7, #20]
 8006822:	fa01 f303 	lsl.w	r3, r1, r3
 8006826:	43d9      	mvns	r1, r3
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800682c:	4313      	orrs	r3, r2
         );
}
 800682e:	4618      	mov	r0, r3
 8006830:	3724      	adds	r7, #36	; 0x24
 8006832:	46bd      	mov	sp, r7
 8006834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006838:	4770      	bx	lr
	...

0800683c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b082      	sub	sp, #8
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	3b01      	subs	r3, #1
 8006848:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800684c:	d301      	bcc.n	8006852 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800684e:	2301      	movs	r3, #1
 8006850:	e00f      	b.n	8006872 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006852:	4a0a      	ldr	r2, [pc, #40]	; (800687c <SysTick_Config+0x40>)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	3b01      	subs	r3, #1
 8006858:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800685a:	210f      	movs	r1, #15
 800685c:	f04f 30ff 	mov.w	r0, #4294967295
 8006860:	f7ff ff8e 	bl	8006780 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006864:	4b05      	ldr	r3, [pc, #20]	; (800687c <SysTick_Config+0x40>)
 8006866:	2200      	movs	r2, #0
 8006868:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800686a:	4b04      	ldr	r3, [pc, #16]	; (800687c <SysTick_Config+0x40>)
 800686c:	2207      	movs	r2, #7
 800686e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006870:	2300      	movs	r3, #0
}
 8006872:	4618      	mov	r0, r3
 8006874:	3708      	adds	r7, #8
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}
 800687a:	bf00      	nop
 800687c:	e000e010 	.word	0xe000e010

08006880 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b082      	sub	sp, #8
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006888:	6878      	ldr	r0, [r7, #4]
 800688a:	f7ff ff29 	bl	80066e0 <__NVIC_SetPriorityGrouping>
}
 800688e:	bf00      	nop
 8006890:	3708      	adds	r7, #8
 8006892:	46bd      	mov	sp, r7
 8006894:	bd80      	pop	{r7, pc}

08006896 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006896:	b580      	push	{r7, lr}
 8006898:	b086      	sub	sp, #24
 800689a:	af00      	add	r7, sp, #0
 800689c:	4603      	mov	r3, r0
 800689e:	60b9      	str	r1, [r7, #8]
 80068a0:	607a      	str	r2, [r7, #4]
 80068a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80068a4:	2300      	movs	r3, #0
 80068a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80068a8:	f7ff ff3e 	bl	8006728 <__NVIC_GetPriorityGrouping>
 80068ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80068ae:	687a      	ldr	r2, [r7, #4]
 80068b0:	68b9      	ldr	r1, [r7, #8]
 80068b2:	6978      	ldr	r0, [r7, #20]
 80068b4:	f7ff ff8e 	bl	80067d4 <NVIC_EncodePriority>
 80068b8:	4602      	mov	r2, r0
 80068ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80068be:	4611      	mov	r1, r2
 80068c0:	4618      	mov	r0, r3
 80068c2:	f7ff ff5d 	bl	8006780 <__NVIC_SetPriority>
}
 80068c6:	bf00      	nop
 80068c8:	3718      	adds	r7, #24
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}

080068ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80068ce:	b580      	push	{r7, lr}
 80068d0:	b082      	sub	sp, #8
 80068d2:	af00      	add	r7, sp, #0
 80068d4:	4603      	mov	r3, r0
 80068d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80068d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068dc:	4618      	mov	r0, r3
 80068de:	f7ff ff31 	bl	8006744 <__NVIC_EnableIRQ>
}
 80068e2:	bf00      	nop
 80068e4:	3708      	adds	r7, #8
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bd80      	pop	{r7, pc}

080068ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80068ea:	b580      	push	{r7, lr}
 80068ec:	b082      	sub	sp, #8
 80068ee:	af00      	add	r7, sp, #0
 80068f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80068f2:	6878      	ldr	r0, [r7, #4]
 80068f4:	f7ff ffa2 	bl	800683c <SysTick_Config>
 80068f8:	4603      	mov	r3, r0
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3708      	adds	r7, #8
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}

08006902 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8006902:	b580      	push	{r7, lr}
 8006904:	b082      	sub	sp, #8
 8006906:	af00      	add	r7, sp, #0
 8006908:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d101      	bne.n	8006914 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8006910:	2301      	movs	r3, #1
 8006912:	e014      	b.n	800693e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	791b      	ldrb	r3, [r3, #4]
 8006918:	b2db      	uxtb	r3, r3
 800691a:	2b00      	cmp	r3, #0
 800691c:	d105      	bne.n	800692a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2200      	movs	r2, #0
 8006922:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f7fe fe3b 	bl	80055a0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2202      	movs	r2, #2
 800692e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2200      	movs	r2, #0
 8006934:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2201      	movs	r2, #1
 800693a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800693c:	2300      	movs	r3, #0
}
 800693e:	4618      	mov	r0, r3
 8006940:	3708      	adds	r7, #8
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}

08006946 <HAL_DAC_Stop>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8006946:	b480      	push	{r7}
 8006948:	b083      	sub	sp, #12
 800694a:	af00      	add	r7, sp, #0
 800694c:	6078      	str	r0, [r7, #4]
 800694e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	6819      	ldr	r1, [r3, #0]
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	f003 0310 	and.w	r3, r3, #16
 800695c:	2201      	movs	r2, #1
 800695e:	fa02 f303 	lsl.w	r3, r2, r3
 8006962:	43da      	mvns	r2, r3
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	400a      	ands	r2, r1
 800696a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2201      	movs	r2, #1
 8006970:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8006972:	2300      	movs	r3, #0
}
 8006974:	4618      	mov	r0, r3
 8006976:	370c      	adds	r7, #12
 8006978:	46bd      	mov	sp, r7
 800697a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697e:	4770      	bx	lr

08006980 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b086      	sub	sp, #24
 8006984:	af00      	add	r7, sp, #0
 8006986:	60f8      	str	r0, [r7, #12]
 8006988:	60b9      	str	r1, [r7, #8]
 800698a:	607a      	str	r2, [r7, #4]
 800698c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800698e:	2300      	movs	r3, #0
 8006990:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0U;
 8006992:	2300      	movs	r3, #0
 8006994:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	795b      	ldrb	r3, [r3, #5]
 800699a:	2b01      	cmp	r3, #1
 800699c:	d101      	bne.n	80069a2 <HAL_DAC_Start_DMA+0x22>
 800699e:	2302      	movs	r3, #2
 80069a0:	e0ab      	b.n	8006afa <HAL_DAC_Start_DMA+0x17a>
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2201      	movs	r2, #1
 80069a6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	2202      	movs	r2, #2
 80069ac:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d12f      	bne.n	8006a14 <HAL_DAC_Start_DMA+0x94>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	689b      	ldr	r3, [r3, #8]
 80069b8:	4a52      	ldr	r2, [pc, #328]	; (8006b04 <HAL_DAC_Start_DMA+0x184>)
 80069ba:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	689b      	ldr	r3, [r3, #8]
 80069c0:	4a51      	ldr	r2, [pc, #324]	; (8006b08 <HAL_DAC_Start_DMA+0x188>)
 80069c2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	689b      	ldr	r3, [r3, #8]
 80069c8:	4a50      	ldr	r2, [pc, #320]	; (8006b0c <HAL_DAC_Start_DMA+0x18c>)
 80069ca:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	681a      	ldr	r2, [r3, #0]
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80069da:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80069dc:	6a3b      	ldr	r3, [r7, #32]
 80069de:	2b08      	cmp	r3, #8
 80069e0:	d013      	beq.n	8006a0a <HAL_DAC_Start_DMA+0x8a>
 80069e2:	6a3b      	ldr	r3, [r7, #32]
 80069e4:	2b08      	cmp	r3, #8
 80069e6:	d845      	bhi.n	8006a74 <HAL_DAC_Start_DMA+0xf4>
 80069e8:	6a3b      	ldr	r3, [r7, #32]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d003      	beq.n	80069f6 <HAL_DAC_Start_DMA+0x76>
 80069ee:	6a3b      	ldr	r3, [r7, #32]
 80069f0:	2b04      	cmp	r3, #4
 80069f2:	d005      	beq.n	8006a00 <HAL_DAC_Start_DMA+0x80>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80069f4:	e03e      	b.n	8006a74 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	3308      	adds	r3, #8
 80069fc:	613b      	str	r3, [r7, #16]
        break;
 80069fe:	e03c      	b.n	8006a7a <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	330c      	adds	r3, #12
 8006a06:	613b      	str	r3, [r7, #16]
        break;
 8006a08:	e037      	b.n	8006a7a <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	3310      	adds	r3, #16
 8006a10:	613b      	str	r3, [r7, #16]
        break;
 8006a12:	e032      	b.n	8006a7a <HAL_DAC_Start_DMA+0xfa>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	68db      	ldr	r3, [r3, #12]
 8006a18:	4a3d      	ldr	r2, [pc, #244]	; (8006b10 <HAL_DAC_Start_DMA+0x190>)
 8006a1a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	68db      	ldr	r3, [r3, #12]
 8006a20:	4a3c      	ldr	r2, [pc, #240]	; (8006b14 <HAL_DAC_Start_DMA+0x194>)
 8006a22:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	68db      	ldr	r3, [r3, #12]
 8006a28:	4a3b      	ldr	r2, [pc, #236]	; (8006b18 <HAL_DAC_Start_DMA+0x198>)
 8006a2a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	681a      	ldr	r2, [r3, #0]
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006a3a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8006a3c:	6a3b      	ldr	r3, [r7, #32]
 8006a3e:	2b08      	cmp	r3, #8
 8006a40:	d013      	beq.n	8006a6a <HAL_DAC_Start_DMA+0xea>
 8006a42:	6a3b      	ldr	r3, [r7, #32]
 8006a44:	2b08      	cmp	r3, #8
 8006a46:	d817      	bhi.n	8006a78 <HAL_DAC_Start_DMA+0xf8>
 8006a48:	6a3b      	ldr	r3, [r7, #32]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d003      	beq.n	8006a56 <HAL_DAC_Start_DMA+0xd6>
 8006a4e:	6a3b      	ldr	r3, [r7, #32]
 8006a50:	2b04      	cmp	r3, #4
 8006a52:	d005      	beq.n	8006a60 <HAL_DAC_Start_DMA+0xe0>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8006a54:	e010      	b.n	8006a78 <HAL_DAC_Start_DMA+0xf8>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	3314      	adds	r3, #20
 8006a5c:	613b      	str	r3, [r7, #16]
        break;
 8006a5e:	e00c      	b.n	8006a7a <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	3318      	adds	r3, #24
 8006a66:	613b      	str	r3, [r7, #16]
        break;
 8006a68:	e007      	b.n	8006a7a <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	331c      	adds	r3, #28
 8006a70:	613b      	str	r3, [r7, #16]
        break;
 8006a72:	e002      	b.n	8006a7a <HAL_DAC_Start_DMA+0xfa>
        break;
 8006a74:	bf00      	nop
 8006a76:	e000      	b.n	8006a7a <HAL_DAC_Start_DMA+0xfa>
        break;
 8006a78:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d111      	bne.n	8006aa4 <HAL_DAC_Start_DMA+0x124>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	681a      	ldr	r2, [r3, #0]
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006a8e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	6898      	ldr	r0, [r3, #8]
 8006a94:	6879      	ldr	r1, [r7, #4]
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	693a      	ldr	r2, [r7, #16]
 8006a9a:	f000 fa53 	bl	8006f44 <HAL_DMA_Start_IT>
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	75fb      	strb	r3, [r7, #23]
 8006aa2:	e010      	b.n	8006ac6 <HAL_DAC_Start_DMA+0x146>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	681a      	ldr	r2, [r3, #0]
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8006ab2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	68d8      	ldr	r0, [r3, #12]
 8006ab8:	6879      	ldr	r1, [r7, #4]
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	693a      	ldr	r2, [r7, #16]
 8006abe:	f000 fa41 	bl	8006f44 <HAL_DMA_Start_IT>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8006acc:	7dfb      	ldrb	r3, [r7, #23]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d10c      	bne.n	8006aec <HAL_DAC_Start_DMA+0x16c>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	6819      	ldr	r1, [r3, #0]
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	f003 0310 	and.w	r3, r3, #16
 8006ade:	2201      	movs	r2, #1
 8006ae0:	409a      	lsls	r2, r3
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	430a      	orrs	r2, r1
 8006ae8:	601a      	str	r2, [r3, #0]
 8006aea:	e005      	b.n	8006af8 <HAL_DAC_Start_DMA+0x178>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	691b      	ldr	r3, [r3, #16]
 8006af0:	f043 0204 	orr.w	r2, r3, #4
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8006af8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	3718      	adds	r7, #24
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}
 8006b02:	bf00      	nop
 8006b04:	08006cbf 	.word	0x08006cbf
 8006b08:	08006ce1 	.word	0x08006ce1
 8006b0c:	08006cfd 	.word	0x08006cfd
 8006b10:	08006d7b 	.word	0x08006d7b
 8006b14:	08006d9d 	.word	0x08006d9d
 8006b18:	08006db9 	.word	0x08006db9

08006b1c <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b082      	sub	sp, #8
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006b2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b32:	d120      	bne.n	8006b76 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b3a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006b3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b42:	d118      	bne.n	8006b76 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2204      	movs	r2, #4
 8006b48:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	691b      	ldr	r3, [r3, #16]
 8006b4e:	f043 0201 	orr.w	r2, r3, #1
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006b5e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	681a      	ldr	r2, [r3, #0]
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006b6e:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f000 f84b 	bl	8006c0c <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

#if defined(DAC_CHANNEL2_SUPPORT)
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006b80:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006b84:	d120      	bne.n	8006bc8 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b8c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006b90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006b94:	d118      	bne.n	8006bc8 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2204      	movs	r2, #4
 8006b9a:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	691b      	ldr	r3, [r3, #16]
 8006ba0:	f043 0202 	orr.w	r2, r3, #2
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8006bb0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	681a      	ldr	r2, [r3, #0]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8006bc0:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8006bc2:	6878      	ldr	r0, [r7, #4]
 8006bc4:	f000 f8cf 	bl	8006d66 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
}
 8006bc8:	bf00      	nop
 8006bca:	3708      	adds	r7, #8
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bd80      	pop	{r7, pc}

08006bd0 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	b083      	sub	sp, #12
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8006bd8:	bf00      	nop
 8006bda:	370c      	adds	r7, #12
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be2:	4770      	bx	lr

08006be4 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b083      	sub	sp, #12
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8006bec:	bf00      	nop
 8006bee:	370c      	adds	r7, #12
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf6:	4770      	bx	lr

08006bf8 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b083      	sub	sp, #12
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8006c00:	bf00      	nop
 8006c02:	370c      	adds	r7, #12
 8006c04:	46bd      	mov	sp, r7
 8006c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0a:	4770      	bx	lr

08006c0c <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b083      	sub	sp, #12
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8006c14:	bf00      	nop
 8006c16:	370c      	adds	r7, #12
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1e:	4770      	bx	lr

08006c20 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8006c20:	b480      	push	{r7}
 8006c22:	b087      	sub	sp, #28
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	60f8      	str	r0, [r7, #12]
 8006c28:	60b9      	str	r1, [r7, #8]
 8006c2a:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	795b      	ldrb	r3, [r3, #5]
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d101      	bne.n	8006c38 <HAL_DAC_ConfigChannel+0x18>
 8006c34:	2302      	movs	r3, #2
 8006c36:	e03c      	b.n	8006cb2 <HAL_DAC_ConfigChannel+0x92>
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	2202      	movs	r2, #2
 8006c42:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	f003 0310 	and.w	r3, r3, #16
 8006c52:	f640 72fe 	movw	r2, #4094	; 0xffe
 8006c56:	fa02 f303 	lsl.w	r3, r2, r3
 8006c5a:	43db      	mvns	r3, r3
 8006c5c:	697a      	ldr	r2, [r7, #20]
 8006c5e:	4013      	ands	r3, r2
 8006c60:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	681a      	ldr	r2, [r3, #0]
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	685b      	ldr	r3, [r3, #4]
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	f003 0310 	and.w	r3, r3, #16
 8006c74:	693a      	ldr	r2, [r7, #16]
 8006c76:	fa02 f303 	lsl.w	r3, r2, r3
 8006c7a:	697a      	ldr	r2, [r7, #20]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	697a      	ldr	r2, [r7, #20]
 8006c86:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	6819      	ldr	r1, [r3, #0]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	f003 0310 	and.w	r3, r3, #16
 8006c94:	22c0      	movs	r2, #192	; 0xc0
 8006c96:	fa02 f303 	lsl.w	r3, r2, r3
 8006c9a:	43da      	mvns	r2, r3
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	400a      	ands	r2, r1
 8006ca2:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	2200      	movs	r2, #0
 8006cae:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006cb0:	2300      	movs	r3, #0
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	371c      	adds	r7, #28
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbc:	4770      	bx	lr

08006cbe <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8006cbe:	b580      	push	{r7, lr}
 8006cc0:	b084      	sub	sp, #16
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cca:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8006ccc:	68f8      	ldr	r0, [r7, #12]
 8006cce:	f7ff ff7f 	bl	8006bd0 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	2201      	movs	r2, #1
 8006cd6:	711a      	strb	r2, [r3, #4]
}
 8006cd8:	bf00      	nop
 8006cda:	3710      	adds	r7, #16
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}

08006ce0 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b084      	sub	sp, #16
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cec:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8006cee:	68f8      	ldr	r0, [r7, #12]
 8006cf0:	f7ff ff78 	bl	8006be4 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8006cf4:	bf00      	nop
 8006cf6:	3710      	adds	r7, #16
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b084      	sub	sp, #16
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d08:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	691b      	ldr	r3, [r3, #16]
 8006d0e:	f043 0204 	orr.w	r2, r3, #4
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8006d16:	68f8      	ldr	r0, [r7, #12]
 8006d18:	f7ff ff6e 	bl	8006bf8 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	2201      	movs	r2, #1
 8006d20:	711a      	strb	r2, [r3, #4]
}
 8006d22:	bf00      	nop
 8006d24:	3710      	adds	r7, #16
 8006d26:	46bd      	mov	sp, r7
 8006d28:	bd80      	pop	{r7, pc}

08006d2a <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006d2a:	b480      	push	{r7}
 8006d2c:	b083      	sub	sp, #12
 8006d2e:	af00      	add	r7, sp, #0
 8006d30:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8006d32:	bf00      	nop
 8006d34:	370c      	adds	r7, #12
 8006d36:	46bd      	mov	sp, r7
 8006d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3c:	4770      	bx	lr

08006d3e <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006d3e:	b480      	push	{r7}
 8006d40:	b083      	sub	sp, #12
 8006d42:	af00      	add	r7, sp, #0
 8006d44:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8006d46:	bf00      	nop
 8006d48:	370c      	adds	r7, #12
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr

08006d52 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006d52:	b480      	push	{r7}
 8006d54:	b083      	sub	sp, #12
 8006d56:	af00      	add	r7, sp, #0
 8006d58:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8006d5a:	bf00      	nop
 8006d5c:	370c      	adds	r7, #12
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d64:	4770      	bx	lr

08006d66 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006d66:	b480      	push	{r7}
 8006d68:	b083      	sub	sp, #12
 8006d6a:	af00      	add	r7, sp, #0
 8006d6c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8006d6e:	bf00      	nop
 8006d70:	370c      	adds	r7, #12
 8006d72:	46bd      	mov	sp, r7
 8006d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d78:	4770      	bx	lr

08006d7a <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8006d7a:	b580      	push	{r7, lr}
 8006d7c:	b084      	sub	sp, #16
 8006d7e:	af00      	add	r7, sp, #0
 8006d80:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d86:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8006d88:	68f8      	ldr	r0, [r7, #12]
 8006d8a:	f7ff ffce 	bl	8006d2a <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	2201      	movs	r2, #1
 8006d92:	711a      	strb	r2, [r3, #4]
}
 8006d94:	bf00      	nop
 8006d96:	3710      	adds	r7, #16
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}

08006d9c <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b084      	sub	sp, #16
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006da8:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8006daa:	68f8      	ldr	r0, [r7, #12]
 8006dac:	f7ff ffc7 	bl	8006d3e <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8006db0:	bf00      	nop
 8006db2:	3710      	adds	r7, #16
 8006db4:	46bd      	mov	sp, r7
 8006db6:	bd80      	pop	{r7, pc}

08006db8 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b084      	sub	sp, #16
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dc4:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	691b      	ldr	r3, [r3, #16]
 8006dca:	f043 0204 	orr.w	r2, r3, #4
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8006dd2:	68f8      	ldr	r0, [r7, #12]
 8006dd4:	f7ff ffbd 	bl	8006d52 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2201      	movs	r2, #1
 8006ddc:	711a      	strb	r2, [r3, #4]
}
 8006dde:	bf00      	nop
 8006de0:	3710      	adds	r7, #16
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}
	...

08006de8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b086      	sub	sp, #24
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006df0:	2300      	movs	r3, #0
 8006df2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006df4:	f7ff fc44 	bl	8006680 <HAL_GetTick>
 8006df8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d101      	bne.n	8006e04 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006e00:	2301      	movs	r3, #1
 8006e02:	e099      	b.n	8006f38 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2202      	movs	r2, #2
 8006e08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	681a      	ldr	r2, [r3, #0]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f022 0201 	bic.w	r2, r2, #1
 8006e22:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006e24:	e00f      	b.n	8006e46 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006e26:	f7ff fc2b 	bl	8006680 <HAL_GetTick>
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	693b      	ldr	r3, [r7, #16]
 8006e2e:	1ad3      	subs	r3, r2, r3
 8006e30:	2b05      	cmp	r3, #5
 8006e32:	d908      	bls.n	8006e46 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2220      	movs	r2, #32
 8006e38:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2203      	movs	r2, #3
 8006e3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8006e42:	2303      	movs	r3, #3
 8006e44:	e078      	b.n	8006f38 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f003 0301 	and.w	r3, r3, #1
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d1e8      	bne.n	8006e26 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006e5c:	697a      	ldr	r2, [r7, #20]
 8006e5e:	4b38      	ldr	r3, [pc, #224]	; (8006f40 <HAL_DMA_Init+0x158>)
 8006e60:	4013      	ands	r3, r2
 8006e62:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	685a      	ldr	r2, [r3, #4]
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	689b      	ldr	r3, [r3, #8]
 8006e6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006e72:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	691b      	ldr	r3, [r3, #16]
 8006e78:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006e7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	699b      	ldr	r3, [r3, #24]
 8006e84:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006e8a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6a1b      	ldr	r3, [r3, #32]
 8006e90:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006e92:	697a      	ldr	r2, [r7, #20]
 8006e94:	4313      	orrs	r3, r2
 8006e96:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e9c:	2b04      	cmp	r3, #4
 8006e9e:	d107      	bne.n	8006eb0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	697a      	ldr	r2, [r7, #20]
 8006eac:	4313      	orrs	r3, r2
 8006eae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	697a      	ldr	r2, [r7, #20]
 8006eb6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	695b      	ldr	r3, [r3, #20]
 8006ebe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006ec0:	697b      	ldr	r3, [r7, #20]
 8006ec2:	f023 0307 	bic.w	r3, r3, #7
 8006ec6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ecc:	697a      	ldr	r2, [r7, #20]
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed6:	2b04      	cmp	r3, #4
 8006ed8:	d117      	bne.n	8006f0a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ede:	697a      	ldr	r2, [r7, #20]
 8006ee0:	4313      	orrs	r3, r2
 8006ee2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d00e      	beq.n	8006f0a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f000 fb01 	bl	80074f4 <DMA_CheckFifoParam>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d008      	beq.n	8006f0a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2240      	movs	r2, #64	; 0x40
 8006efc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2201      	movs	r2, #1
 8006f02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006f06:	2301      	movs	r3, #1
 8006f08:	e016      	b.n	8006f38 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	697a      	ldr	r2, [r7, #20]
 8006f10:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f000 fab8 	bl	8007488 <DMA_CalcBaseAndBitshift>
 8006f18:	4603      	mov	r3, r0
 8006f1a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f20:	223f      	movs	r2, #63	; 0x3f
 8006f22:	409a      	lsls	r2, r3
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2201      	movs	r2, #1
 8006f32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006f36:	2300      	movs	r3, #0
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	3718      	adds	r7, #24
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd80      	pop	{r7, pc}
 8006f40:	f010803f 	.word	0xf010803f

08006f44 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b086      	sub	sp, #24
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	60f8      	str	r0, [r7, #12]
 8006f4c:	60b9      	str	r1, [r7, #8]
 8006f4e:	607a      	str	r2, [r7, #4]
 8006f50:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f52:	2300      	movs	r3, #0
 8006f54:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f5a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006f62:	2b01      	cmp	r3, #1
 8006f64:	d101      	bne.n	8006f6a <HAL_DMA_Start_IT+0x26>
 8006f66:	2302      	movs	r3, #2
 8006f68:	e040      	b.n	8006fec <HAL_DMA_Start_IT+0xa8>
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2201      	movs	r2, #1
 8006f6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006f78:	b2db      	uxtb	r3, r3
 8006f7a:	2b01      	cmp	r3, #1
 8006f7c:	d12f      	bne.n	8006fde <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2202      	movs	r2, #2
 8006f82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	2200      	movs	r2, #0
 8006f8a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	687a      	ldr	r2, [r7, #4]
 8006f90:	68b9      	ldr	r1, [r7, #8]
 8006f92:	68f8      	ldr	r0, [r7, #12]
 8006f94:	f000 fa4a 	bl	800742c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f9c:	223f      	movs	r2, #63	; 0x3f
 8006f9e:	409a      	lsls	r2, r3
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	681a      	ldr	r2, [r3, #0]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f042 0216 	orr.w	r2, r2, #22
 8006fb2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d007      	beq.n	8006fcc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	681a      	ldr	r2, [r3, #0]
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f042 0208 	orr.w	r2, r2, #8
 8006fca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	681a      	ldr	r2, [r3, #0]
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f042 0201 	orr.w	r2, r2, #1
 8006fda:	601a      	str	r2, [r3, #0]
 8006fdc:	e005      	b.n	8006fea <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006fe6:	2302      	movs	r3, #2
 8006fe8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006fea:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	3718      	adds	r7, #24
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}

08006ff4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b084      	sub	sp, #16
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007000:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8007002:	f7ff fb3d 	bl	8006680 <HAL_GetTick>
 8007006:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800700e:	b2db      	uxtb	r3, r3
 8007010:	2b02      	cmp	r3, #2
 8007012:	d008      	beq.n	8007026 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2280      	movs	r2, #128	; 0x80
 8007018:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2200      	movs	r2, #0
 800701e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8007022:	2301      	movs	r3, #1
 8007024:	e052      	b.n	80070cc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	681a      	ldr	r2, [r3, #0]
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f022 0216 	bic.w	r2, r2, #22
 8007034:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	695a      	ldr	r2, [r3, #20]
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007044:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800704a:	2b00      	cmp	r3, #0
 800704c:	d103      	bne.n	8007056 <HAL_DMA_Abort+0x62>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007052:	2b00      	cmp	r3, #0
 8007054:	d007      	beq.n	8007066 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	681a      	ldr	r2, [r3, #0]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f022 0208 	bic.w	r2, r2, #8
 8007064:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	681a      	ldr	r2, [r3, #0]
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f022 0201 	bic.w	r2, r2, #1
 8007074:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007076:	e013      	b.n	80070a0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007078:	f7ff fb02 	bl	8006680 <HAL_GetTick>
 800707c:	4602      	mov	r2, r0
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	1ad3      	subs	r3, r2, r3
 8007082:	2b05      	cmp	r3, #5
 8007084:	d90c      	bls.n	80070a0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2220      	movs	r2, #32
 800708a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2203      	movs	r2, #3
 8007090:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2200      	movs	r2, #0
 8007098:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800709c:	2303      	movs	r3, #3
 800709e:	e015      	b.n	80070cc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f003 0301 	and.w	r3, r3, #1
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d1e4      	bne.n	8007078 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070b2:	223f      	movs	r2, #63	; 0x3f
 80070b4:	409a      	lsls	r2, r3
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2201      	movs	r2, #1
 80070be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2200      	movs	r2, #0
 80070c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80070ca:	2300      	movs	r3, #0
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	3710      	adds	r7, #16
 80070d0:	46bd      	mov	sp, r7
 80070d2:	bd80      	pop	{r7, pc}

080070d4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b083      	sub	sp, #12
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80070e2:	b2db      	uxtb	r3, r3
 80070e4:	2b02      	cmp	r3, #2
 80070e6:	d004      	beq.n	80070f2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2280      	movs	r2, #128	; 0x80
 80070ec:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80070ee:	2301      	movs	r3, #1
 80070f0:	e00c      	b.n	800710c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2205      	movs	r2, #5
 80070f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	681a      	ldr	r2, [r3, #0]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f022 0201 	bic.w	r2, r2, #1
 8007108:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800710a:	2300      	movs	r3, #0
}
 800710c:	4618      	mov	r0, r3
 800710e:	370c      	adds	r7, #12
 8007110:	46bd      	mov	sp, r7
 8007112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007116:	4770      	bx	lr

08007118 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b086      	sub	sp, #24
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007120:	2300      	movs	r3, #0
 8007122:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007124:	4b8e      	ldr	r3, [pc, #568]	; (8007360 <HAL_DMA_IRQHandler+0x248>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4a8e      	ldr	r2, [pc, #568]	; (8007364 <HAL_DMA_IRQHandler+0x24c>)
 800712a:	fba2 2303 	umull	r2, r3, r2, r3
 800712e:	0a9b      	lsrs	r3, r3, #10
 8007130:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007136:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007138:	693b      	ldr	r3, [r7, #16]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007142:	2208      	movs	r2, #8
 8007144:	409a      	lsls	r2, r3
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	4013      	ands	r3, r2
 800714a:	2b00      	cmp	r3, #0
 800714c:	d01a      	beq.n	8007184 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f003 0304 	and.w	r3, r3, #4
 8007158:	2b00      	cmp	r3, #0
 800715a:	d013      	beq.n	8007184 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	681a      	ldr	r2, [r3, #0]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f022 0204 	bic.w	r2, r2, #4
 800716a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007170:	2208      	movs	r2, #8
 8007172:	409a      	lsls	r2, r3
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800717c:	f043 0201 	orr.w	r2, r3, #1
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007188:	2201      	movs	r2, #1
 800718a:	409a      	lsls	r2, r3
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	4013      	ands	r3, r2
 8007190:	2b00      	cmp	r3, #0
 8007192:	d012      	beq.n	80071ba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	695b      	ldr	r3, [r3, #20]
 800719a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d00b      	beq.n	80071ba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071a6:	2201      	movs	r2, #1
 80071a8:	409a      	lsls	r2, r3
 80071aa:	693b      	ldr	r3, [r7, #16]
 80071ac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071b2:	f043 0202 	orr.w	r2, r3, #2
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071be:	2204      	movs	r2, #4
 80071c0:	409a      	lsls	r2, r3
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	4013      	ands	r3, r2
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d012      	beq.n	80071f0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f003 0302 	and.w	r3, r3, #2
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d00b      	beq.n	80071f0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071dc:	2204      	movs	r2, #4
 80071de:	409a      	lsls	r2, r3
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071e8:	f043 0204 	orr.w	r2, r3, #4
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071f4:	2210      	movs	r2, #16
 80071f6:	409a      	lsls	r2, r3
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	4013      	ands	r3, r2
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d043      	beq.n	8007288 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f003 0308 	and.w	r3, r3, #8
 800720a:	2b00      	cmp	r3, #0
 800720c:	d03c      	beq.n	8007288 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007212:	2210      	movs	r2, #16
 8007214:	409a      	lsls	r2, r3
 8007216:	693b      	ldr	r3, [r7, #16]
 8007218:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007224:	2b00      	cmp	r3, #0
 8007226:	d018      	beq.n	800725a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007232:	2b00      	cmp	r3, #0
 8007234:	d108      	bne.n	8007248 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800723a:	2b00      	cmp	r3, #0
 800723c:	d024      	beq.n	8007288 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	4798      	blx	r3
 8007246:	e01f      	b.n	8007288 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800724c:	2b00      	cmp	r3, #0
 800724e:	d01b      	beq.n	8007288 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	4798      	blx	r3
 8007258:	e016      	b.n	8007288 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007264:	2b00      	cmp	r3, #0
 8007266:	d107      	bne.n	8007278 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	681a      	ldr	r2, [r3, #0]
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f022 0208 	bic.w	r2, r2, #8
 8007276:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800727c:	2b00      	cmp	r3, #0
 800727e:	d003      	beq.n	8007288 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007284:	6878      	ldr	r0, [r7, #4]
 8007286:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800728c:	2220      	movs	r2, #32
 800728e:	409a      	lsls	r2, r3
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	4013      	ands	r3, r2
 8007294:	2b00      	cmp	r3, #0
 8007296:	f000 808f 	beq.w	80073b8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f003 0310 	and.w	r3, r3, #16
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	f000 8087 	beq.w	80073b8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072ae:	2220      	movs	r2, #32
 80072b0:	409a      	lsls	r2, r3
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80072bc:	b2db      	uxtb	r3, r3
 80072be:	2b05      	cmp	r3, #5
 80072c0:	d136      	bne.n	8007330 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	681a      	ldr	r2, [r3, #0]
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f022 0216 	bic.w	r2, r2, #22
 80072d0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	695a      	ldr	r2, [r3, #20]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80072e0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d103      	bne.n	80072f2 <HAL_DMA_IRQHandler+0x1da>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d007      	beq.n	8007302 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	681a      	ldr	r2, [r3, #0]
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f022 0208 	bic.w	r2, r2, #8
 8007300:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007306:	223f      	movs	r2, #63	; 0x3f
 8007308:	409a      	lsls	r2, r3
 800730a:	693b      	ldr	r3, [r7, #16]
 800730c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2201      	movs	r2, #1
 8007312:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2200      	movs	r2, #0
 800731a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007322:	2b00      	cmp	r3, #0
 8007324:	d07e      	beq.n	8007424 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	4798      	blx	r3
        }
        return;
 800732e:	e079      	b.n	8007424 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800733a:	2b00      	cmp	r3, #0
 800733c:	d01d      	beq.n	800737a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007348:	2b00      	cmp	r3, #0
 800734a:	d10d      	bne.n	8007368 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007350:	2b00      	cmp	r3, #0
 8007352:	d031      	beq.n	80073b8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007358:	6878      	ldr	r0, [r7, #4]
 800735a:	4798      	blx	r3
 800735c:	e02c      	b.n	80073b8 <HAL_DMA_IRQHandler+0x2a0>
 800735e:	bf00      	nop
 8007360:	20000070 	.word	0x20000070
 8007364:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800736c:	2b00      	cmp	r3, #0
 800736e:	d023      	beq.n	80073b8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	4798      	blx	r3
 8007378:	e01e      	b.n	80073b8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007384:	2b00      	cmp	r3, #0
 8007386:	d10f      	bne.n	80073a8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	681a      	ldr	r2, [r3, #0]
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f022 0210 	bic.w	r2, r2, #16
 8007396:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2201      	movs	r2, #1
 800739c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2200      	movs	r2, #0
 80073a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d003      	beq.n	80073b8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073b4:	6878      	ldr	r0, [r7, #4]
 80073b6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d032      	beq.n	8007426 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073c4:	f003 0301 	and.w	r3, r3, #1
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d022      	beq.n	8007412 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2205      	movs	r2, #5
 80073d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	681a      	ldr	r2, [r3, #0]
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f022 0201 	bic.w	r2, r2, #1
 80073e2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	3301      	adds	r3, #1
 80073e8:	60bb      	str	r3, [r7, #8]
 80073ea:	697a      	ldr	r2, [r7, #20]
 80073ec:	429a      	cmp	r2, r3
 80073ee:	d307      	bcc.n	8007400 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f003 0301 	and.w	r3, r3, #1
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d1f2      	bne.n	80073e4 <HAL_DMA_IRQHandler+0x2cc>
 80073fe:	e000      	b.n	8007402 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8007400:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2201      	movs	r2, #1
 8007406:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2200      	movs	r2, #0
 800740e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007416:	2b00      	cmp	r3, #0
 8007418:	d005      	beq.n	8007426 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	4798      	blx	r3
 8007422:	e000      	b.n	8007426 <HAL_DMA_IRQHandler+0x30e>
        return;
 8007424:	bf00      	nop
    }
  }
}
 8007426:	3718      	adds	r7, #24
 8007428:	46bd      	mov	sp, r7
 800742a:	bd80      	pop	{r7, pc}

0800742c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800742c:	b480      	push	{r7}
 800742e:	b085      	sub	sp, #20
 8007430:	af00      	add	r7, sp, #0
 8007432:	60f8      	str	r0, [r7, #12]
 8007434:	60b9      	str	r1, [r7, #8]
 8007436:	607a      	str	r2, [r7, #4]
 8007438:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	681a      	ldr	r2, [r3, #0]
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007448:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	683a      	ldr	r2, [r7, #0]
 8007450:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	2b40      	cmp	r3, #64	; 0x40
 8007458:	d108      	bne.n	800746c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	687a      	ldr	r2, [r7, #4]
 8007460:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	68ba      	ldr	r2, [r7, #8]
 8007468:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800746a:	e007      	b.n	800747c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	68ba      	ldr	r2, [r7, #8]
 8007472:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	687a      	ldr	r2, [r7, #4]
 800747a:	60da      	str	r2, [r3, #12]
}
 800747c:	bf00      	nop
 800747e:	3714      	adds	r7, #20
 8007480:	46bd      	mov	sp, r7
 8007482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007486:	4770      	bx	lr

08007488 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007488:	b480      	push	{r7}
 800748a:	b085      	sub	sp, #20
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	b2db      	uxtb	r3, r3
 8007496:	3b10      	subs	r3, #16
 8007498:	4a14      	ldr	r2, [pc, #80]	; (80074ec <DMA_CalcBaseAndBitshift+0x64>)
 800749a:	fba2 2303 	umull	r2, r3, r2, r3
 800749e:	091b      	lsrs	r3, r3, #4
 80074a0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80074a2:	4a13      	ldr	r2, [pc, #76]	; (80074f0 <DMA_CalcBaseAndBitshift+0x68>)
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	4413      	add	r3, r2
 80074a8:	781b      	ldrb	r3, [r3, #0]
 80074aa:	461a      	mov	r2, r3
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2b03      	cmp	r3, #3
 80074b4:	d909      	bls.n	80074ca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80074be:	f023 0303 	bic.w	r3, r3, #3
 80074c2:	1d1a      	adds	r2, r3, #4
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	659a      	str	r2, [r3, #88]	; 0x58
 80074c8:	e007      	b.n	80074da <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80074d2:	f023 0303 	bic.w	r3, r3, #3
 80074d6:	687a      	ldr	r2, [r7, #4]
 80074d8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80074de:	4618      	mov	r0, r3
 80074e0:	3714      	adds	r7, #20
 80074e2:	46bd      	mov	sp, r7
 80074e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e8:	4770      	bx	lr
 80074ea:	bf00      	nop
 80074ec:	aaaaaaab 	.word	0xaaaaaaab
 80074f0:	080219f0 	.word	0x080219f0

080074f4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80074f4:	b480      	push	{r7}
 80074f6:	b085      	sub	sp, #20
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80074fc:	2300      	movs	r3, #0
 80074fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007504:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	699b      	ldr	r3, [r3, #24]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d11f      	bne.n	800754e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	2b03      	cmp	r3, #3
 8007512:	d856      	bhi.n	80075c2 <DMA_CheckFifoParam+0xce>
 8007514:	a201      	add	r2, pc, #4	; (adr r2, 800751c <DMA_CheckFifoParam+0x28>)
 8007516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800751a:	bf00      	nop
 800751c:	0800752d 	.word	0x0800752d
 8007520:	0800753f 	.word	0x0800753f
 8007524:	0800752d 	.word	0x0800752d
 8007528:	080075c3 	.word	0x080075c3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007530:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007534:	2b00      	cmp	r3, #0
 8007536:	d046      	beq.n	80075c6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007538:	2301      	movs	r3, #1
 800753a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800753c:	e043      	b.n	80075c6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007542:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007546:	d140      	bne.n	80075ca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007548:	2301      	movs	r3, #1
 800754a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800754c:	e03d      	b.n	80075ca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	699b      	ldr	r3, [r3, #24]
 8007552:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007556:	d121      	bne.n	800759c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007558:	68bb      	ldr	r3, [r7, #8]
 800755a:	2b03      	cmp	r3, #3
 800755c:	d837      	bhi.n	80075ce <DMA_CheckFifoParam+0xda>
 800755e:	a201      	add	r2, pc, #4	; (adr r2, 8007564 <DMA_CheckFifoParam+0x70>)
 8007560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007564:	08007575 	.word	0x08007575
 8007568:	0800757b 	.word	0x0800757b
 800756c:	08007575 	.word	0x08007575
 8007570:	0800758d 	.word	0x0800758d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007574:	2301      	movs	r3, #1
 8007576:	73fb      	strb	r3, [r7, #15]
      break;
 8007578:	e030      	b.n	80075dc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800757e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007582:	2b00      	cmp	r3, #0
 8007584:	d025      	beq.n	80075d2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8007586:	2301      	movs	r3, #1
 8007588:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800758a:	e022      	b.n	80075d2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007590:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007594:	d11f      	bne.n	80075d6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8007596:	2301      	movs	r3, #1
 8007598:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800759a:	e01c      	b.n	80075d6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	2b02      	cmp	r3, #2
 80075a0:	d903      	bls.n	80075aa <DMA_CheckFifoParam+0xb6>
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	2b03      	cmp	r3, #3
 80075a6:	d003      	beq.n	80075b0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80075a8:	e018      	b.n	80075dc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80075aa:	2301      	movs	r3, #1
 80075ac:	73fb      	strb	r3, [r7, #15]
      break;
 80075ae:	e015      	b.n	80075dc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d00e      	beq.n	80075da <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80075bc:	2301      	movs	r3, #1
 80075be:	73fb      	strb	r3, [r7, #15]
      break;
 80075c0:	e00b      	b.n	80075da <DMA_CheckFifoParam+0xe6>
      break;
 80075c2:	bf00      	nop
 80075c4:	e00a      	b.n	80075dc <DMA_CheckFifoParam+0xe8>
      break;
 80075c6:	bf00      	nop
 80075c8:	e008      	b.n	80075dc <DMA_CheckFifoParam+0xe8>
      break;
 80075ca:	bf00      	nop
 80075cc:	e006      	b.n	80075dc <DMA_CheckFifoParam+0xe8>
      break;
 80075ce:	bf00      	nop
 80075d0:	e004      	b.n	80075dc <DMA_CheckFifoParam+0xe8>
      break;
 80075d2:	bf00      	nop
 80075d4:	e002      	b.n	80075dc <DMA_CheckFifoParam+0xe8>
      break;   
 80075d6:	bf00      	nop
 80075d8:	e000      	b.n	80075dc <DMA_CheckFifoParam+0xe8>
      break;
 80075da:	bf00      	nop
    }
  } 
  
  return status; 
 80075dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80075de:	4618      	mov	r0, r3
 80075e0:	3714      	adds	r7, #20
 80075e2:	46bd      	mov	sp, r7
 80075e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e8:	4770      	bx	lr
 80075ea:	bf00      	nop

080075ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b089      	sub	sp, #36	; 0x24
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
 80075f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80075f6:	2300      	movs	r3, #0
 80075f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80075fa:	2300      	movs	r3, #0
 80075fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80075fe:	2300      	movs	r3, #0
 8007600:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007602:	2300      	movs	r3, #0
 8007604:	61fb      	str	r3, [r7, #28]
 8007606:	e16b      	b.n	80078e0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007608:	2201      	movs	r2, #1
 800760a:	69fb      	ldr	r3, [r7, #28]
 800760c:	fa02 f303 	lsl.w	r3, r2, r3
 8007610:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	697a      	ldr	r2, [r7, #20]
 8007618:	4013      	ands	r3, r2
 800761a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800761c:	693a      	ldr	r2, [r7, #16]
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	429a      	cmp	r2, r3
 8007622:	f040 815a 	bne.w	80078da <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	685b      	ldr	r3, [r3, #4]
 800762a:	f003 0303 	and.w	r3, r3, #3
 800762e:	2b01      	cmp	r3, #1
 8007630:	d005      	beq.n	800763e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	685b      	ldr	r3, [r3, #4]
 8007636:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800763a:	2b02      	cmp	r3, #2
 800763c:	d130      	bne.n	80076a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	689b      	ldr	r3, [r3, #8]
 8007642:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007644:	69fb      	ldr	r3, [r7, #28]
 8007646:	005b      	lsls	r3, r3, #1
 8007648:	2203      	movs	r2, #3
 800764a:	fa02 f303 	lsl.w	r3, r2, r3
 800764e:	43db      	mvns	r3, r3
 8007650:	69ba      	ldr	r2, [r7, #24]
 8007652:	4013      	ands	r3, r2
 8007654:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	68da      	ldr	r2, [r3, #12]
 800765a:	69fb      	ldr	r3, [r7, #28]
 800765c:	005b      	lsls	r3, r3, #1
 800765e:	fa02 f303 	lsl.w	r3, r2, r3
 8007662:	69ba      	ldr	r2, [r7, #24]
 8007664:	4313      	orrs	r3, r2
 8007666:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	69ba      	ldr	r2, [r7, #24]
 800766c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	685b      	ldr	r3, [r3, #4]
 8007672:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007674:	2201      	movs	r2, #1
 8007676:	69fb      	ldr	r3, [r7, #28]
 8007678:	fa02 f303 	lsl.w	r3, r2, r3
 800767c:	43db      	mvns	r3, r3
 800767e:	69ba      	ldr	r2, [r7, #24]
 8007680:	4013      	ands	r3, r2
 8007682:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	685b      	ldr	r3, [r3, #4]
 8007688:	091b      	lsrs	r3, r3, #4
 800768a:	f003 0201 	and.w	r2, r3, #1
 800768e:	69fb      	ldr	r3, [r7, #28]
 8007690:	fa02 f303 	lsl.w	r3, r2, r3
 8007694:	69ba      	ldr	r2, [r7, #24]
 8007696:	4313      	orrs	r3, r2
 8007698:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	69ba      	ldr	r2, [r7, #24]
 800769e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	685b      	ldr	r3, [r3, #4]
 80076a4:	f003 0303 	and.w	r3, r3, #3
 80076a8:	2b03      	cmp	r3, #3
 80076aa:	d017      	beq.n	80076dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	68db      	ldr	r3, [r3, #12]
 80076b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80076b2:	69fb      	ldr	r3, [r7, #28]
 80076b4:	005b      	lsls	r3, r3, #1
 80076b6:	2203      	movs	r2, #3
 80076b8:	fa02 f303 	lsl.w	r3, r2, r3
 80076bc:	43db      	mvns	r3, r3
 80076be:	69ba      	ldr	r2, [r7, #24]
 80076c0:	4013      	ands	r3, r2
 80076c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	689a      	ldr	r2, [r3, #8]
 80076c8:	69fb      	ldr	r3, [r7, #28]
 80076ca:	005b      	lsls	r3, r3, #1
 80076cc:	fa02 f303 	lsl.w	r3, r2, r3
 80076d0:	69ba      	ldr	r2, [r7, #24]
 80076d2:	4313      	orrs	r3, r2
 80076d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	69ba      	ldr	r2, [r7, #24]
 80076da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	f003 0303 	and.w	r3, r3, #3
 80076e4:	2b02      	cmp	r3, #2
 80076e6:	d123      	bne.n	8007730 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80076e8:	69fb      	ldr	r3, [r7, #28]
 80076ea:	08da      	lsrs	r2, r3, #3
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	3208      	adds	r2, #8
 80076f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80076f6:	69fb      	ldr	r3, [r7, #28]
 80076f8:	f003 0307 	and.w	r3, r3, #7
 80076fc:	009b      	lsls	r3, r3, #2
 80076fe:	220f      	movs	r2, #15
 8007700:	fa02 f303 	lsl.w	r3, r2, r3
 8007704:	43db      	mvns	r3, r3
 8007706:	69ba      	ldr	r2, [r7, #24]
 8007708:	4013      	ands	r3, r2
 800770a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	691a      	ldr	r2, [r3, #16]
 8007710:	69fb      	ldr	r3, [r7, #28]
 8007712:	f003 0307 	and.w	r3, r3, #7
 8007716:	009b      	lsls	r3, r3, #2
 8007718:	fa02 f303 	lsl.w	r3, r2, r3
 800771c:	69ba      	ldr	r2, [r7, #24]
 800771e:	4313      	orrs	r3, r2
 8007720:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007722:	69fb      	ldr	r3, [r7, #28]
 8007724:	08da      	lsrs	r2, r3, #3
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	3208      	adds	r2, #8
 800772a:	69b9      	ldr	r1, [r7, #24]
 800772c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007736:	69fb      	ldr	r3, [r7, #28]
 8007738:	005b      	lsls	r3, r3, #1
 800773a:	2203      	movs	r2, #3
 800773c:	fa02 f303 	lsl.w	r3, r2, r3
 8007740:	43db      	mvns	r3, r3
 8007742:	69ba      	ldr	r2, [r7, #24]
 8007744:	4013      	ands	r3, r2
 8007746:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	685b      	ldr	r3, [r3, #4]
 800774c:	f003 0203 	and.w	r2, r3, #3
 8007750:	69fb      	ldr	r3, [r7, #28]
 8007752:	005b      	lsls	r3, r3, #1
 8007754:	fa02 f303 	lsl.w	r3, r2, r3
 8007758:	69ba      	ldr	r2, [r7, #24]
 800775a:	4313      	orrs	r3, r2
 800775c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	69ba      	ldr	r2, [r7, #24]
 8007762:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	685b      	ldr	r3, [r3, #4]
 8007768:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800776c:	2b00      	cmp	r3, #0
 800776e:	f000 80b4 	beq.w	80078da <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007772:	2300      	movs	r3, #0
 8007774:	60fb      	str	r3, [r7, #12]
 8007776:	4b60      	ldr	r3, [pc, #384]	; (80078f8 <HAL_GPIO_Init+0x30c>)
 8007778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800777a:	4a5f      	ldr	r2, [pc, #380]	; (80078f8 <HAL_GPIO_Init+0x30c>)
 800777c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007780:	6453      	str	r3, [r2, #68]	; 0x44
 8007782:	4b5d      	ldr	r3, [pc, #372]	; (80078f8 <HAL_GPIO_Init+0x30c>)
 8007784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007786:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800778a:	60fb      	str	r3, [r7, #12]
 800778c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800778e:	4a5b      	ldr	r2, [pc, #364]	; (80078fc <HAL_GPIO_Init+0x310>)
 8007790:	69fb      	ldr	r3, [r7, #28]
 8007792:	089b      	lsrs	r3, r3, #2
 8007794:	3302      	adds	r3, #2
 8007796:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800779a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800779c:	69fb      	ldr	r3, [r7, #28]
 800779e:	f003 0303 	and.w	r3, r3, #3
 80077a2:	009b      	lsls	r3, r3, #2
 80077a4:	220f      	movs	r2, #15
 80077a6:	fa02 f303 	lsl.w	r3, r2, r3
 80077aa:	43db      	mvns	r3, r3
 80077ac:	69ba      	ldr	r2, [r7, #24]
 80077ae:	4013      	ands	r3, r2
 80077b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	4a52      	ldr	r2, [pc, #328]	; (8007900 <HAL_GPIO_Init+0x314>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d02b      	beq.n	8007812 <HAL_GPIO_Init+0x226>
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	4a51      	ldr	r2, [pc, #324]	; (8007904 <HAL_GPIO_Init+0x318>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d025      	beq.n	800780e <HAL_GPIO_Init+0x222>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	4a50      	ldr	r2, [pc, #320]	; (8007908 <HAL_GPIO_Init+0x31c>)
 80077c6:	4293      	cmp	r3, r2
 80077c8:	d01f      	beq.n	800780a <HAL_GPIO_Init+0x21e>
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	4a4f      	ldr	r2, [pc, #316]	; (800790c <HAL_GPIO_Init+0x320>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d019      	beq.n	8007806 <HAL_GPIO_Init+0x21a>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	4a4e      	ldr	r2, [pc, #312]	; (8007910 <HAL_GPIO_Init+0x324>)
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d013      	beq.n	8007802 <HAL_GPIO_Init+0x216>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	4a4d      	ldr	r2, [pc, #308]	; (8007914 <HAL_GPIO_Init+0x328>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d00d      	beq.n	80077fe <HAL_GPIO_Init+0x212>
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	4a4c      	ldr	r2, [pc, #304]	; (8007918 <HAL_GPIO_Init+0x32c>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d007      	beq.n	80077fa <HAL_GPIO_Init+0x20e>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	4a4b      	ldr	r2, [pc, #300]	; (800791c <HAL_GPIO_Init+0x330>)
 80077ee:	4293      	cmp	r3, r2
 80077f0:	d101      	bne.n	80077f6 <HAL_GPIO_Init+0x20a>
 80077f2:	2307      	movs	r3, #7
 80077f4:	e00e      	b.n	8007814 <HAL_GPIO_Init+0x228>
 80077f6:	2308      	movs	r3, #8
 80077f8:	e00c      	b.n	8007814 <HAL_GPIO_Init+0x228>
 80077fa:	2306      	movs	r3, #6
 80077fc:	e00a      	b.n	8007814 <HAL_GPIO_Init+0x228>
 80077fe:	2305      	movs	r3, #5
 8007800:	e008      	b.n	8007814 <HAL_GPIO_Init+0x228>
 8007802:	2304      	movs	r3, #4
 8007804:	e006      	b.n	8007814 <HAL_GPIO_Init+0x228>
 8007806:	2303      	movs	r3, #3
 8007808:	e004      	b.n	8007814 <HAL_GPIO_Init+0x228>
 800780a:	2302      	movs	r3, #2
 800780c:	e002      	b.n	8007814 <HAL_GPIO_Init+0x228>
 800780e:	2301      	movs	r3, #1
 8007810:	e000      	b.n	8007814 <HAL_GPIO_Init+0x228>
 8007812:	2300      	movs	r3, #0
 8007814:	69fa      	ldr	r2, [r7, #28]
 8007816:	f002 0203 	and.w	r2, r2, #3
 800781a:	0092      	lsls	r2, r2, #2
 800781c:	4093      	lsls	r3, r2
 800781e:	69ba      	ldr	r2, [r7, #24]
 8007820:	4313      	orrs	r3, r2
 8007822:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007824:	4935      	ldr	r1, [pc, #212]	; (80078fc <HAL_GPIO_Init+0x310>)
 8007826:	69fb      	ldr	r3, [r7, #28]
 8007828:	089b      	lsrs	r3, r3, #2
 800782a:	3302      	adds	r3, #2
 800782c:	69ba      	ldr	r2, [r7, #24]
 800782e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007832:	4b3b      	ldr	r3, [pc, #236]	; (8007920 <HAL_GPIO_Init+0x334>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007838:	693b      	ldr	r3, [r7, #16]
 800783a:	43db      	mvns	r3, r3
 800783c:	69ba      	ldr	r2, [r7, #24]
 800783e:	4013      	ands	r3, r2
 8007840:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	685b      	ldr	r3, [r3, #4]
 8007846:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800784a:	2b00      	cmp	r3, #0
 800784c:	d003      	beq.n	8007856 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800784e:	69ba      	ldr	r2, [r7, #24]
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	4313      	orrs	r3, r2
 8007854:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007856:	4a32      	ldr	r2, [pc, #200]	; (8007920 <HAL_GPIO_Init+0x334>)
 8007858:	69bb      	ldr	r3, [r7, #24]
 800785a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800785c:	4b30      	ldr	r3, [pc, #192]	; (8007920 <HAL_GPIO_Init+0x334>)
 800785e:	685b      	ldr	r3, [r3, #4]
 8007860:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007862:	693b      	ldr	r3, [r7, #16]
 8007864:	43db      	mvns	r3, r3
 8007866:	69ba      	ldr	r2, [r7, #24]
 8007868:	4013      	ands	r3, r2
 800786a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	685b      	ldr	r3, [r3, #4]
 8007870:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007874:	2b00      	cmp	r3, #0
 8007876:	d003      	beq.n	8007880 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007878:	69ba      	ldr	r2, [r7, #24]
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	4313      	orrs	r3, r2
 800787e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007880:	4a27      	ldr	r2, [pc, #156]	; (8007920 <HAL_GPIO_Init+0x334>)
 8007882:	69bb      	ldr	r3, [r7, #24]
 8007884:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007886:	4b26      	ldr	r3, [pc, #152]	; (8007920 <HAL_GPIO_Init+0x334>)
 8007888:	689b      	ldr	r3, [r3, #8]
 800788a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	43db      	mvns	r3, r3
 8007890:	69ba      	ldr	r2, [r7, #24]
 8007892:	4013      	ands	r3, r2
 8007894:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	685b      	ldr	r3, [r3, #4]
 800789a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d003      	beq.n	80078aa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80078a2:	69ba      	ldr	r2, [r7, #24]
 80078a4:	693b      	ldr	r3, [r7, #16]
 80078a6:	4313      	orrs	r3, r2
 80078a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80078aa:	4a1d      	ldr	r2, [pc, #116]	; (8007920 <HAL_GPIO_Init+0x334>)
 80078ac:	69bb      	ldr	r3, [r7, #24]
 80078ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80078b0:	4b1b      	ldr	r3, [pc, #108]	; (8007920 <HAL_GPIO_Init+0x334>)
 80078b2:	68db      	ldr	r3, [r3, #12]
 80078b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	43db      	mvns	r3, r3
 80078ba:	69ba      	ldr	r2, [r7, #24]
 80078bc:	4013      	ands	r3, r2
 80078be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d003      	beq.n	80078d4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80078cc:	69ba      	ldr	r2, [r7, #24]
 80078ce:	693b      	ldr	r3, [r7, #16]
 80078d0:	4313      	orrs	r3, r2
 80078d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80078d4:	4a12      	ldr	r2, [pc, #72]	; (8007920 <HAL_GPIO_Init+0x334>)
 80078d6:	69bb      	ldr	r3, [r7, #24]
 80078d8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80078da:	69fb      	ldr	r3, [r7, #28]
 80078dc:	3301      	adds	r3, #1
 80078de:	61fb      	str	r3, [r7, #28]
 80078e0:	69fb      	ldr	r3, [r7, #28]
 80078e2:	2b0f      	cmp	r3, #15
 80078e4:	f67f ae90 	bls.w	8007608 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80078e8:	bf00      	nop
 80078ea:	bf00      	nop
 80078ec:	3724      	adds	r7, #36	; 0x24
 80078ee:	46bd      	mov	sp, r7
 80078f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f4:	4770      	bx	lr
 80078f6:	bf00      	nop
 80078f8:	40023800 	.word	0x40023800
 80078fc:	40013800 	.word	0x40013800
 8007900:	40020000 	.word	0x40020000
 8007904:	40020400 	.word	0x40020400
 8007908:	40020800 	.word	0x40020800
 800790c:	40020c00 	.word	0x40020c00
 8007910:	40021000 	.word	0x40021000
 8007914:	40021400 	.word	0x40021400
 8007918:	40021800 	.word	0x40021800
 800791c:	40021c00 	.word	0x40021c00
 8007920:	40013c00 	.word	0x40013c00

08007924 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007924:	b480      	push	{r7}
 8007926:	b087      	sub	sp, #28
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
 800792c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800792e:	2300      	movs	r3, #0
 8007930:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8007932:	2300      	movs	r3, #0
 8007934:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8007936:	2300      	movs	r3, #0
 8007938:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800793a:	2300      	movs	r3, #0
 800793c:	617b      	str	r3, [r7, #20]
 800793e:	e0cd      	b.n	8007adc <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007940:	2201      	movs	r2, #1
 8007942:	697b      	ldr	r3, [r7, #20]
 8007944:	fa02 f303 	lsl.w	r3, r2, r3
 8007948:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800794a:	683a      	ldr	r2, [r7, #0]
 800794c:	693b      	ldr	r3, [r7, #16]
 800794e:	4013      	ands	r3, r2
 8007950:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8007952:	68fa      	ldr	r2, [r7, #12]
 8007954:	693b      	ldr	r3, [r7, #16]
 8007956:	429a      	cmp	r2, r3
 8007958:	f040 80bd 	bne.w	8007ad6 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800795c:	4a65      	ldr	r2, [pc, #404]	; (8007af4 <HAL_GPIO_DeInit+0x1d0>)
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	089b      	lsrs	r3, r3, #2
 8007962:	3302      	adds	r3, #2
 8007964:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007968:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	f003 0303 	and.w	r3, r3, #3
 8007970:	009b      	lsls	r3, r3, #2
 8007972:	220f      	movs	r2, #15
 8007974:	fa02 f303 	lsl.w	r3, r2, r3
 8007978:	68ba      	ldr	r2, [r7, #8]
 800797a:	4013      	ands	r3, r2
 800797c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	4a5d      	ldr	r2, [pc, #372]	; (8007af8 <HAL_GPIO_DeInit+0x1d4>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d02b      	beq.n	80079de <HAL_GPIO_DeInit+0xba>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	4a5c      	ldr	r2, [pc, #368]	; (8007afc <HAL_GPIO_DeInit+0x1d8>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d025      	beq.n	80079da <HAL_GPIO_DeInit+0xb6>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	4a5b      	ldr	r2, [pc, #364]	; (8007b00 <HAL_GPIO_DeInit+0x1dc>)
 8007992:	4293      	cmp	r3, r2
 8007994:	d01f      	beq.n	80079d6 <HAL_GPIO_DeInit+0xb2>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	4a5a      	ldr	r2, [pc, #360]	; (8007b04 <HAL_GPIO_DeInit+0x1e0>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d019      	beq.n	80079d2 <HAL_GPIO_DeInit+0xae>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	4a59      	ldr	r2, [pc, #356]	; (8007b08 <HAL_GPIO_DeInit+0x1e4>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	d013      	beq.n	80079ce <HAL_GPIO_DeInit+0xaa>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	4a58      	ldr	r2, [pc, #352]	; (8007b0c <HAL_GPIO_DeInit+0x1e8>)
 80079aa:	4293      	cmp	r3, r2
 80079ac:	d00d      	beq.n	80079ca <HAL_GPIO_DeInit+0xa6>
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	4a57      	ldr	r2, [pc, #348]	; (8007b10 <HAL_GPIO_DeInit+0x1ec>)
 80079b2:	4293      	cmp	r3, r2
 80079b4:	d007      	beq.n	80079c6 <HAL_GPIO_DeInit+0xa2>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	4a56      	ldr	r2, [pc, #344]	; (8007b14 <HAL_GPIO_DeInit+0x1f0>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d101      	bne.n	80079c2 <HAL_GPIO_DeInit+0x9e>
 80079be:	2307      	movs	r3, #7
 80079c0:	e00e      	b.n	80079e0 <HAL_GPIO_DeInit+0xbc>
 80079c2:	2308      	movs	r3, #8
 80079c4:	e00c      	b.n	80079e0 <HAL_GPIO_DeInit+0xbc>
 80079c6:	2306      	movs	r3, #6
 80079c8:	e00a      	b.n	80079e0 <HAL_GPIO_DeInit+0xbc>
 80079ca:	2305      	movs	r3, #5
 80079cc:	e008      	b.n	80079e0 <HAL_GPIO_DeInit+0xbc>
 80079ce:	2304      	movs	r3, #4
 80079d0:	e006      	b.n	80079e0 <HAL_GPIO_DeInit+0xbc>
 80079d2:	2303      	movs	r3, #3
 80079d4:	e004      	b.n	80079e0 <HAL_GPIO_DeInit+0xbc>
 80079d6:	2302      	movs	r3, #2
 80079d8:	e002      	b.n	80079e0 <HAL_GPIO_DeInit+0xbc>
 80079da:	2301      	movs	r3, #1
 80079dc:	e000      	b.n	80079e0 <HAL_GPIO_DeInit+0xbc>
 80079de:	2300      	movs	r3, #0
 80079e0:	697a      	ldr	r2, [r7, #20]
 80079e2:	f002 0203 	and.w	r2, r2, #3
 80079e6:	0092      	lsls	r2, r2, #2
 80079e8:	4093      	lsls	r3, r2
 80079ea:	68ba      	ldr	r2, [r7, #8]
 80079ec:	429a      	cmp	r2, r3
 80079ee:	d132      	bne.n	8007a56 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80079f0:	4b49      	ldr	r3, [pc, #292]	; (8007b18 <HAL_GPIO_DeInit+0x1f4>)
 80079f2:	681a      	ldr	r2, [r3, #0]
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	43db      	mvns	r3, r3
 80079f8:	4947      	ldr	r1, [pc, #284]	; (8007b18 <HAL_GPIO_DeInit+0x1f4>)
 80079fa:	4013      	ands	r3, r2
 80079fc:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80079fe:	4b46      	ldr	r3, [pc, #280]	; (8007b18 <HAL_GPIO_DeInit+0x1f4>)
 8007a00:	685a      	ldr	r2, [r3, #4]
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	43db      	mvns	r3, r3
 8007a06:	4944      	ldr	r1, [pc, #272]	; (8007b18 <HAL_GPIO_DeInit+0x1f4>)
 8007a08:	4013      	ands	r3, r2
 8007a0a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8007a0c:	4b42      	ldr	r3, [pc, #264]	; (8007b18 <HAL_GPIO_DeInit+0x1f4>)
 8007a0e:	689a      	ldr	r2, [r3, #8]
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	43db      	mvns	r3, r3
 8007a14:	4940      	ldr	r1, [pc, #256]	; (8007b18 <HAL_GPIO_DeInit+0x1f4>)
 8007a16:	4013      	ands	r3, r2
 8007a18:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007a1a:	4b3f      	ldr	r3, [pc, #252]	; (8007b18 <HAL_GPIO_DeInit+0x1f4>)
 8007a1c:	68da      	ldr	r2, [r3, #12]
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	43db      	mvns	r3, r3
 8007a22:	493d      	ldr	r1, [pc, #244]	; (8007b18 <HAL_GPIO_DeInit+0x1f4>)
 8007a24:	4013      	ands	r3, r2
 8007a26:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8007a28:	697b      	ldr	r3, [r7, #20]
 8007a2a:	f003 0303 	and.w	r3, r3, #3
 8007a2e:	009b      	lsls	r3, r3, #2
 8007a30:	220f      	movs	r2, #15
 8007a32:	fa02 f303 	lsl.w	r3, r2, r3
 8007a36:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8007a38:	4a2e      	ldr	r2, [pc, #184]	; (8007af4 <HAL_GPIO_DeInit+0x1d0>)
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	089b      	lsrs	r3, r3, #2
 8007a3e:	3302      	adds	r3, #2
 8007a40:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	43da      	mvns	r2, r3
 8007a48:	482a      	ldr	r0, [pc, #168]	; (8007af4 <HAL_GPIO_DeInit+0x1d0>)
 8007a4a:	697b      	ldr	r3, [r7, #20]
 8007a4c:	089b      	lsrs	r3, r3, #2
 8007a4e:	400a      	ands	r2, r1
 8007a50:	3302      	adds	r3, #2
 8007a52:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681a      	ldr	r2, [r3, #0]
 8007a5a:	697b      	ldr	r3, [r7, #20]
 8007a5c:	005b      	lsls	r3, r3, #1
 8007a5e:	2103      	movs	r1, #3
 8007a60:	fa01 f303 	lsl.w	r3, r1, r3
 8007a64:	43db      	mvns	r3, r3
 8007a66:	401a      	ands	r2, r3
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007a6c:	697b      	ldr	r3, [r7, #20]
 8007a6e:	08da      	lsrs	r2, r3, #3
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	3208      	adds	r2, #8
 8007a74:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007a78:	697b      	ldr	r3, [r7, #20]
 8007a7a:	f003 0307 	and.w	r3, r3, #7
 8007a7e:	009b      	lsls	r3, r3, #2
 8007a80:	220f      	movs	r2, #15
 8007a82:	fa02 f303 	lsl.w	r3, r2, r3
 8007a86:	43db      	mvns	r3, r3
 8007a88:	697a      	ldr	r2, [r7, #20]
 8007a8a:	08d2      	lsrs	r2, r2, #3
 8007a8c:	4019      	ands	r1, r3
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	3208      	adds	r2, #8
 8007a92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	68da      	ldr	r2, [r3, #12]
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	005b      	lsls	r3, r3, #1
 8007a9e:	2103      	movs	r1, #3
 8007aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8007aa4:	43db      	mvns	r3, r3
 8007aa6:	401a      	ands	r2, r3
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	685a      	ldr	r2, [r3, #4]
 8007ab0:	2101      	movs	r1, #1
 8007ab2:	697b      	ldr	r3, [r7, #20]
 8007ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8007ab8:	43db      	mvns	r3, r3
 8007aba:	401a      	ands	r2, r3
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	689a      	ldr	r2, [r3, #8]
 8007ac4:	697b      	ldr	r3, [r7, #20]
 8007ac6:	005b      	lsls	r3, r3, #1
 8007ac8:	2103      	movs	r1, #3
 8007aca:	fa01 f303 	lsl.w	r3, r1, r3
 8007ace:	43db      	mvns	r3, r3
 8007ad0:	401a      	ands	r2, r3
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007ad6:	697b      	ldr	r3, [r7, #20]
 8007ad8:	3301      	adds	r3, #1
 8007ada:	617b      	str	r3, [r7, #20]
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	2b0f      	cmp	r3, #15
 8007ae0:	f67f af2e 	bls.w	8007940 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007ae4:	bf00      	nop
 8007ae6:	bf00      	nop
 8007ae8:	371c      	adds	r7, #28
 8007aea:	46bd      	mov	sp, r7
 8007aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af0:	4770      	bx	lr
 8007af2:	bf00      	nop
 8007af4:	40013800 	.word	0x40013800
 8007af8:	40020000 	.word	0x40020000
 8007afc:	40020400 	.word	0x40020400
 8007b00:	40020800 	.word	0x40020800
 8007b04:	40020c00 	.word	0x40020c00
 8007b08:	40021000 	.word	0x40021000
 8007b0c:	40021400 	.word	0x40021400
 8007b10:	40021800 	.word	0x40021800
 8007b14:	40021c00 	.word	0x40021c00
 8007b18:	40013c00 	.word	0x40013c00

08007b1c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007b1c:	b480      	push	{r7}
 8007b1e:	b085      	sub	sp, #20
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
 8007b24:	460b      	mov	r3, r1
 8007b26:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	691a      	ldr	r2, [r3, #16]
 8007b2c:	887b      	ldrh	r3, [r7, #2]
 8007b2e:	4013      	ands	r3, r2
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d002      	beq.n	8007b3a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007b34:	2301      	movs	r3, #1
 8007b36:	73fb      	strb	r3, [r7, #15]
 8007b38:	e001      	b.n	8007b3e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007b3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	3714      	adds	r7, #20
 8007b44:	46bd      	mov	sp, r7
 8007b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4a:	4770      	bx	lr

08007b4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b083      	sub	sp, #12
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
 8007b54:	460b      	mov	r3, r1
 8007b56:	807b      	strh	r3, [r7, #2]
 8007b58:	4613      	mov	r3, r2
 8007b5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007b5c:	787b      	ldrb	r3, [r7, #1]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d003      	beq.n	8007b6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007b62:	887a      	ldrh	r2, [r7, #2]
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007b68:	e003      	b.n	8007b72 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007b6a:	887b      	ldrh	r3, [r7, #2]
 8007b6c:	041a      	lsls	r2, r3, #16
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	619a      	str	r2, [r3, #24]
}
 8007b72:	bf00      	nop
 8007b74:	370c      	adds	r7, #12
 8007b76:	46bd      	mov	sp, r7
 8007b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7c:	4770      	bx	lr
	...

08007b80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b084      	sub	sp, #16
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d101      	bne.n	8007b92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007b8e:	2301      	movs	r3, #1
 8007b90:	e12b      	b.n	8007dea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b98:	b2db      	uxtb	r3, r3
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d106      	bne.n	8007bac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007ba6:	6878      	ldr	r0, [r7, #4]
 8007ba8:	f7fd fdb2 	bl	8005710 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2224      	movs	r2, #36	; 0x24
 8007bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	681a      	ldr	r2, [r3, #0]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f022 0201 	bic.w	r2, r2, #1
 8007bc2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	681a      	ldr	r2, [r3, #0]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007bd2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	681a      	ldr	r2, [r3, #0]
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007be2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007be4:	f002 fa20 	bl	800a028 <HAL_RCC_GetPCLK1Freq>
 8007be8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	685b      	ldr	r3, [r3, #4]
 8007bee:	4a81      	ldr	r2, [pc, #516]	; (8007df4 <HAL_I2C_Init+0x274>)
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d807      	bhi.n	8007c04 <HAL_I2C_Init+0x84>
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	4a80      	ldr	r2, [pc, #512]	; (8007df8 <HAL_I2C_Init+0x278>)
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	bf94      	ite	ls
 8007bfc:	2301      	movls	r3, #1
 8007bfe:	2300      	movhi	r3, #0
 8007c00:	b2db      	uxtb	r3, r3
 8007c02:	e006      	b.n	8007c12 <HAL_I2C_Init+0x92>
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	4a7d      	ldr	r2, [pc, #500]	; (8007dfc <HAL_I2C_Init+0x27c>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	bf94      	ite	ls
 8007c0c:	2301      	movls	r3, #1
 8007c0e:	2300      	movhi	r3, #0
 8007c10:	b2db      	uxtb	r3, r3
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d001      	beq.n	8007c1a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
 8007c18:	e0e7      	b.n	8007dea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	4a78      	ldr	r2, [pc, #480]	; (8007e00 <HAL_I2C_Init+0x280>)
 8007c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c22:	0c9b      	lsrs	r3, r3, #18
 8007c24:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	685b      	ldr	r3, [r3, #4]
 8007c2c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	68ba      	ldr	r2, [r7, #8]
 8007c36:	430a      	orrs	r2, r1
 8007c38:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	6a1b      	ldr	r3, [r3, #32]
 8007c40:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	685b      	ldr	r3, [r3, #4]
 8007c48:	4a6a      	ldr	r2, [pc, #424]	; (8007df4 <HAL_I2C_Init+0x274>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d802      	bhi.n	8007c54 <HAL_I2C_Init+0xd4>
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	3301      	adds	r3, #1
 8007c52:	e009      	b.n	8007c68 <HAL_I2C_Init+0xe8>
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007c5a:	fb02 f303 	mul.w	r3, r2, r3
 8007c5e:	4a69      	ldr	r2, [pc, #420]	; (8007e04 <HAL_I2C_Init+0x284>)
 8007c60:	fba2 2303 	umull	r2, r3, r2, r3
 8007c64:	099b      	lsrs	r3, r3, #6
 8007c66:	3301      	adds	r3, #1
 8007c68:	687a      	ldr	r2, [r7, #4]
 8007c6a:	6812      	ldr	r2, [r2, #0]
 8007c6c:	430b      	orrs	r3, r1
 8007c6e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	69db      	ldr	r3, [r3, #28]
 8007c76:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8007c7a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	495c      	ldr	r1, [pc, #368]	; (8007df4 <HAL_I2C_Init+0x274>)
 8007c84:	428b      	cmp	r3, r1
 8007c86:	d819      	bhi.n	8007cbc <HAL_I2C_Init+0x13c>
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	1e59      	subs	r1, r3, #1
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	005b      	lsls	r3, r3, #1
 8007c92:	fbb1 f3f3 	udiv	r3, r1, r3
 8007c96:	1c59      	adds	r1, r3, #1
 8007c98:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007c9c:	400b      	ands	r3, r1
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d00a      	beq.n	8007cb8 <HAL_I2C_Init+0x138>
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	1e59      	subs	r1, r3, #1
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	685b      	ldr	r3, [r3, #4]
 8007caa:	005b      	lsls	r3, r3, #1
 8007cac:	fbb1 f3f3 	udiv	r3, r1, r3
 8007cb0:	3301      	adds	r3, #1
 8007cb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007cb6:	e051      	b.n	8007d5c <HAL_I2C_Init+0x1dc>
 8007cb8:	2304      	movs	r3, #4
 8007cba:	e04f      	b.n	8007d5c <HAL_I2C_Init+0x1dc>
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	689b      	ldr	r3, [r3, #8]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d111      	bne.n	8007ce8 <HAL_I2C_Init+0x168>
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	1e58      	subs	r0, r3, #1
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6859      	ldr	r1, [r3, #4]
 8007ccc:	460b      	mov	r3, r1
 8007cce:	005b      	lsls	r3, r3, #1
 8007cd0:	440b      	add	r3, r1
 8007cd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8007cd6:	3301      	adds	r3, #1
 8007cd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	bf0c      	ite	eq
 8007ce0:	2301      	moveq	r3, #1
 8007ce2:	2300      	movne	r3, #0
 8007ce4:	b2db      	uxtb	r3, r3
 8007ce6:	e012      	b.n	8007d0e <HAL_I2C_Init+0x18e>
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	1e58      	subs	r0, r3, #1
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6859      	ldr	r1, [r3, #4]
 8007cf0:	460b      	mov	r3, r1
 8007cf2:	009b      	lsls	r3, r3, #2
 8007cf4:	440b      	add	r3, r1
 8007cf6:	0099      	lsls	r1, r3, #2
 8007cf8:	440b      	add	r3, r1
 8007cfa:	fbb0 f3f3 	udiv	r3, r0, r3
 8007cfe:	3301      	adds	r3, #1
 8007d00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	bf0c      	ite	eq
 8007d08:	2301      	moveq	r3, #1
 8007d0a:	2300      	movne	r3, #0
 8007d0c:	b2db      	uxtb	r3, r3
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d001      	beq.n	8007d16 <HAL_I2C_Init+0x196>
 8007d12:	2301      	movs	r3, #1
 8007d14:	e022      	b.n	8007d5c <HAL_I2C_Init+0x1dc>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d10e      	bne.n	8007d3c <HAL_I2C_Init+0x1bc>
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	1e58      	subs	r0, r3, #1
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6859      	ldr	r1, [r3, #4]
 8007d26:	460b      	mov	r3, r1
 8007d28:	005b      	lsls	r3, r3, #1
 8007d2a:	440b      	add	r3, r1
 8007d2c:	fbb0 f3f3 	udiv	r3, r0, r3
 8007d30:	3301      	adds	r3, #1
 8007d32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d3a:	e00f      	b.n	8007d5c <HAL_I2C_Init+0x1dc>
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	1e58      	subs	r0, r3, #1
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6859      	ldr	r1, [r3, #4]
 8007d44:	460b      	mov	r3, r1
 8007d46:	009b      	lsls	r3, r3, #2
 8007d48:	440b      	add	r3, r1
 8007d4a:	0099      	lsls	r1, r3, #2
 8007d4c:	440b      	add	r3, r1
 8007d4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007d52:	3301      	adds	r3, #1
 8007d54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d58:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007d5c:	6879      	ldr	r1, [r7, #4]
 8007d5e:	6809      	ldr	r1, [r1, #0]
 8007d60:	4313      	orrs	r3, r2
 8007d62:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	69da      	ldr	r2, [r3, #28]
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6a1b      	ldr	r3, [r3, #32]
 8007d76:	431a      	orrs	r2, r3
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	430a      	orrs	r2, r1
 8007d7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007d8a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007d8e:	687a      	ldr	r2, [r7, #4]
 8007d90:	6911      	ldr	r1, [r2, #16]
 8007d92:	687a      	ldr	r2, [r7, #4]
 8007d94:	68d2      	ldr	r2, [r2, #12]
 8007d96:	4311      	orrs	r1, r2
 8007d98:	687a      	ldr	r2, [r7, #4]
 8007d9a:	6812      	ldr	r2, [r2, #0]
 8007d9c:	430b      	orrs	r3, r1
 8007d9e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	68db      	ldr	r3, [r3, #12]
 8007da6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	695a      	ldr	r2, [r3, #20]
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	699b      	ldr	r3, [r3, #24]
 8007db2:	431a      	orrs	r2, r3
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	430a      	orrs	r2, r1
 8007dba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	681a      	ldr	r2, [r3, #0]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f042 0201 	orr.w	r2, r2, #1
 8007dca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2220      	movs	r2, #32
 8007dd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2200      	movs	r2, #0
 8007de4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007de8:	2300      	movs	r3, #0
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3710      	adds	r7, #16
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}
 8007df2:	bf00      	nop
 8007df4:	000186a0 	.word	0x000186a0
 8007df8:	001e847f 	.word	0x001e847f
 8007dfc:	003d08ff 	.word	0x003d08ff
 8007e00:	431bde83 	.word	0x431bde83
 8007e04:	10624dd3 	.word	0x10624dd3

08007e08 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b082      	sub	sp, #8
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d101      	bne.n	8007e1a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8007e16:	2301      	movs	r3, #1
 8007e18:	e021      	b.n	8007e5e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2224      	movs	r2, #36	; 0x24
 8007e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	681a      	ldr	r2, [r3, #0]
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f022 0201 	bic.w	r2, r2, #1
 8007e30:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8007e32:	6878      	ldr	r0, [r7, #4]
 8007e34:	f7fd fcb4 	bl	80057a0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2200      	movs	r2, #0
 8007e42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2200      	movs	r2, #0
 8007e4a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2200      	movs	r2, #0
 8007e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007e5c:	2300      	movs	r3, #0
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	3708      	adds	r7, #8
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}
	...

08007e68 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b088      	sub	sp, #32
 8007e6c:	af02      	add	r7, sp, #8
 8007e6e:	60f8      	str	r0, [r7, #12]
 8007e70:	607a      	str	r2, [r7, #4]
 8007e72:	461a      	mov	r2, r3
 8007e74:	460b      	mov	r3, r1
 8007e76:	817b      	strh	r3, [r7, #10]
 8007e78:	4613      	mov	r3, r2
 8007e7a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007e7c:	f7fe fc00 	bl	8006680 <HAL_GetTick>
 8007e80:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e88:	b2db      	uxtb	r3, r3
 8007e8a:	2b20      	cmp	r3, #32
 8007e8c:	f040 80e0 	bne.w	8008050 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	9300      	str	r3, [sp, #0]
 8007e94:	2319      	movs	r3, #25
 8007e96:	2201      	movs	r2, #1
 8007e98:	4970      	ldr	r1, [pc, #448]	; (800805c <HAL_I2C_Master_Transmit+0x1f4>)
 8007e9a:	68f8      	ldr	r0, [r7, #12]
 8007e9c:	f001 fa24 	bl	80092e8 <I2C_WaitOnFlagUntilTimeout>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d001      	beq.n	8007eaa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8007ea6:	2302      	movs	r3, #2
 8007ea8:	e0d3      	b.n	8008052 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007eb0:	2b01      	cmp	r3, #1
 8007eb2:	d101      	bne.n	8007eb8 <HAL_I2C_Master_Transmit+0x50>
 8007eb4:	2302      	movs	r3, #2
 8007eb6:	e0cc      	b.n	8008052 <HAL_I2C_Master_Transmit+0x1ea>
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	2201      	movs	r2, #1
 8007ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f003 0301 	and.w	r3, r3, #1
 8007eca:	2b01      	cmp	r3, #1
 8007ecc:	d007      	beq.n	8007ede <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	681a      	ldr	r2, [r3, #0]
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f042 0201 	orr.w	r2, r2, #1
 8007edc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	681a      	ldr	r2, [r3, #0]
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007eec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	2221      	movs	r2, #33	; 0x21
 8007ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	2210      	movs	r2, #16
 8007efa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	2200      	movs	r2, #0
 8007f02:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	687a      	ldr	r2, [r7, #4]
 8007f08:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	893a      	ldrh	r2, [r7, #8]
 8007f0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f14:	b29a      	uxth	r2, r3
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	4a50      	ldr	r2, [pc, #320]	; (8008060 <HAL_I2C_Master_Transmit+0x1f8>)
 8007f1e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007f20:	8979      	ldrh	r1, [r7, #10]
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	6a3a      	ldr	r2, [r7, #32]
 8007f26:	68f8      	ldr	r0, [r7, #12]
 8007f28:	f000 ff10 	bl	8008d4c <I2C_MasterRequestWrite>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d001      	beq.n	8007f36 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	e08d      	b.n	8008052 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f36:	2300      	movs	r3, #0
 8007f38:	613b      	str	r3, [r7, #16]
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	695b      	ldr	r3, [r3, #20]
 8007f40:	613b      	str	r3, [r7, #16]
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	699b      	ldr	r3, [r3, #24]
 8007f48:	613b      	str	r3, [r7, #16]
 8007f4a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007f4c:	e066      	b.n	800801c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007f4e:	697a      	ldr	r2, [r7, #20]
 8007f50:	6a39      	ldr	r1, [r7, #32]
 8007f52:	68f8      	ldr	r0, [r7, #12]
 8007f54:	f001 fa9e 	bl	8009494 <I2C_WaitOnTXEFlagUntilTimeout>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d00d      	beq.n	8007f7a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f62:	2b04      	cmp	r3, #4
 8007f64:	d107      	bne.n	8007f76 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	681a      	ldr	r2, [r3, #0]
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007f74:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007f76:	2301      	movs	r3, #1
 8007f78:	e06b      	b.n	8008052 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f7e:	781a      	ldrb	r2, [r3, #0]
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f8a:	1c5a      	adds	r2, r3, #1
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f94:	b29b      	uxth	r3, r3
 8007f96:	3b01      	subs	r3, #1
 8007f98:	b29a      	uxth	r2, r3
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007fa2:	3b01      	subs	r3, #1
 8007fa4:	b29a      	uxth	r2, r3
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	695b      	ldr	r3, [r3, #20]
 8007fb0:	f003 0304 	and.w	r3, r3, #4
 8007fb4:	2b04      	cmp	r3, #4
 8007fb6:	d11b      	bne.n	8007ff0 <HAL_I2C_Master_Transmit+0x188>
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d017      	beq.n	8007ff0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fc4:	781a      	ldrb	r2, [r3, #0]
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fd0:	1c5a      	adds	r2, r3, #1
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fda:	b29b      	uxth	r3, r3
 8007fdc:	3b01      	subs	r3, #1
 8007fde:	b29a      	uxth	r2, r3
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007fe8:	3b01      	subs	r3, #1
 8007fea:	b29a      	uxth	r2, r3
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007ff0:	697a      	ldr	r2, [r7, #20]
 8007ff2:	6a39      	ldr	r1, [r7, #32]
 8007ff4:	68f8      	ldr	r0, [r7, #12]
 8007ff6:	f001 fa8e 	bl	8009516 <I2C_WaitOnBTFFlagUntilTimeout>
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d00d      	beq.n	800801c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008004:	2b04      	cmp	r3, #4
 8008006:	d107      	bne.n	8008018 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	681a      	ldr	r2, [r3, #0]
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008016:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008018:	2301      	movs	r3, #1
 800801a:	e01a      	b.n	8008052 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008020:	2b00      	cmp	r3, #0
 8008022:	d194      	bne.n	8007f4e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	681a      	ldr	r2, [r3, #0]
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008032:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2220      	movs	r2, #32
 8008038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	2200      	movs	r2, #0
 8008040:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	2200      	movs	r2, #0
 8008048:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800804c:	2300      	movs	r3, #0
 800804e:	e000      	b.n	8008052 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8008050:	2302      	movs	r3, #2
  }
}
 8008052:	4618      	mov	r0, r3
 8008054:	3718      	adds	r7, #24
 8008056:	46bd      	mov	sp, r7
 8008058:	bd80      	pop	{r7, pc}
 800805a:	bf00      	nop
 800805c:	00100002 	.word	0x00100002
 8008060:	ffff0000 	.word	0xffff0000

08008064 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b08c      	sub	sp, #48	; 0x30
 8008068:	af02      	add	r7, sp, #8
 800806a:	60f8      	str	r0, [r7, #12]
 800806c:	607a      	str	r2, [r7, #4]
 800806e:	461a      	mov	r2, r3
 8008070:	460b      	mov	r3, r1
 8008072:	817b      	strh	r3, [r7, #10]
 8008074:	4613      	mov	r3, r2
 8008076:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008078:	f7fe fb02 	bl	8006680 <HAL_GetTick>
 800807c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008084:	b2db      	uxtb	r3, r3
 8008086:	2b20      	cmp	r3, #32
 8008088:	f040 820b 	bne.w	80084a2 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800808c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800808e:	9300      	str	r3, [sp, #0]
 8008090:	2319      	movs	r3, #25
 8008092:	2201      	movs	r2, #1
 8008094:	497c      	ldr	r1, [pc, #496]	; (8008288 <HAL_I2C_Master_Receive+0x224>)
 8008096:	68f8      	ldr	r0, [r7, #12]
 8008098:	f001 f926 	bl	80092e8 <I2C_WaitOnFlagUntilTimeout>
 800809c:	4603      	mov	r3, r0
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d001      	beq.n	80080a6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80080a2:	2302      	movs	r3, #2
 80080a4:	e1fe      	b.n	80084a4 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80080ac:	2b01      	cmp	r3, #1
 80080ae:	d101      	bne.n	80080b4 <HAL_I2C_Master_Receive+0x50>
 80080b0:	2302      	movs	r3, #2
 80080b2:	e1f7      	b.n	80084a4 <HAL_I2C_Master_Receive+0x440>
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	2201      	movs	r2, #1
 80080b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f003 0301 	and.w	r3, r3, #1
 80080c6:	2b01      	cmp	r3, #1
 80080c8:	d007      	beq.n	80080da <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	681a      	ldr	r2, [r3, #0]
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f042 0201 	orr.w	r2, r2, #1
 80080d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	681a      	ldr	r2, [r3, #0]
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80080e8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	2222      	movs	r2, #34	; 0x22
 80080ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	2210      	movs	r2, #16
 80080f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	2200      	movs	r2, #0
 80080fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	687a      	ldr	r2, [r7, #4]
 8008104:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	893a      	ldrh	r2, [r7, #8]
 800810a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008110:	b29a      	uxth	r2, r3
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	4a5c      	ldr	r2, [pc, #368]	; (800828c <HAL_I2C_Master_Receive+0x228>)
 800811a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800811c:	8979      	ldrh	r1, [r7, #10]
 800811e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008120:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008122:	68f8      	ldr	r0, [r7, #12]
 8008124:	f000 fe94 	bl	8008e50 <I2C_MasterRequestRead>
 8008128:	4603      	mov	r3, r0
 800812a:	2b00      	cmp	r3, #0
 800812c:	d001      	beq.n	8008132 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800812e:	2301      	movs	r3, #1
 8008130:	e1b8      	b.n	80084a4 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008136:	2b00      	cmp	r3, #0
 8008138:	d113      	bne.n	8008162 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800813a:	2300      	movs	r3, #0
 800813c:	623b      	str	r3, [r7, #32]
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	695b      	ldr	r3, [r3, #20]
 8008144:	623b      	str	r3, [r7, #32]
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	699b      	ldr	r3, [r3, #24]
 800814c:	623b      	str	r3, [r7, #32]
 800814e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	681a      	ldr	r2, [r3, #0]
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800815e:	601a      	str	r2, [r3, #0]
 8008160:	e18c      	b.n	800847c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008166:	2b01      	cmp	r3, #1
 8008168:	d11b      	bne.n	80081a2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	681a      	ldr	r2, [r3, #0]
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008178:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800817a:	2300      	movs	r3, #0
 800817c:	61fb      	str	r3, [r7, #28]
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	695b      	ldr	r3, [r3, #20]
 8008184:	61fb      	str	r3, [r7, #28]
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	699b      	ldr	r3, [r3, #24]
 800818c:	61fb      	str	r3, [r7, #28]
 800818e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	681a      	ldr	r2, [r3, #0]
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800819e:	601a      	str	r2, [r3, #0]
 80081a0:	e16c      	b.n	800847c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80081a6:	2b02      	cmp	r3, #2
 80081a8:	d11b      	bne.n	80081e2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	681a      	ldr	r2, [r3, #0]
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80081b8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	681a      	ldr	r2, [r3, #0]
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80081c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80081ca:	2300      	movs	r3, #0
 80081cc:	61bb      	str	r3, [r7, #24]
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	695b      	ldr	r3, [r3, #20]
 80081d4:	61bb      	str	r3, [r7, #24]
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	699b      	ldr	r3, [r3, #24]
 80081dc:	61bb      	str	r3, [r7, #24]
 80081de:	69bb      	ldr	r3, [r7, #24]
 80081e0:	e14c      	b.n	800847c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	681a      	ldr	r2, [r3, #0]
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80081f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80081f2:	2300      	movs	r3, #0
 80081f4:	617b      	str	r3, [r7, #20]
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	695b      	ldr	r3, [r3, #20]
 80081fc:	617b      	str	r3, [r7, #20]
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	699b      	ldr	r3, [r3, #24]
 8008204:	617b      	str	r3, [r7, #20]
 8008206:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008208:	e138      	b.n	800847c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800820e:	2b03      	cmp	r3, #3
 8008210:	f200 80f1 	bhi.w	80083f6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008218:	2b01      	cmp	r3, #1
 800821a:	d123      	bne.n	8008264 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800821c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800821e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008220:	68f8      	ldr	r0, [r7, #12]
 8008222:	f001 f9b9 	bl	8009598 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008226:	4603      	mov	r3, r0
 8008228:	2b00      	cmp	r3, #0
 800822a:	d001      	beq.n	8008230 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800822c:	2301      	movs	r3, #1
 800822e:	e139      	b.n	80084a4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	691a      	ldr	r2, [r3, #16]
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800823a:	b2d2      	uxtb	r2, r2
 800823c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008242:	1c5a      	adds	r2, r3, #1
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800824c:	3b01      	subs	r3, #1
 800824e:	b29a      	uxth	r2, r3
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008258:	b29b      	uxth	r3, r3
 800825a:	3b01      	subs	r3, #1
 800825c:	b29a      	uxth	r2, r3
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008262:	e10b      	b.n	800847c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008268:	2b02      	cmp	r3, #2
 800826a:	d14e      	bne.n	800830a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800826c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800826e:	9300      	str	r3, [sp, #0]
 8008270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008272:	2200      	movs	r2, #0
 8008274:	4906      	ldr	r1, [pc, #24]	; (8008290 <HAL_I2C_Master_Receive+0x22c>)
 8008276:	68f8      	ldr	r0, [r7, #12]
 8008278:	f001 f836 	bl	80092e8 <I2C_WaitOnFlagUntilTimeout>
 800827c:	4603      	mov	r3, r0
 800827e:	2b00      	cmp	r3, #0
 8008280:	d008      	beq.n	8008294 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8008282:	2301      	movs	r3, #1
 8008284:	e10e      	b.n	80084a4 <HAL_I2C_Master_Receive+0x440>
 8008286:	bf00      	nop
 8008288:	00100002 	.word	0x00100002
 800828c:	ffff0000 	.word	0xffff0000
 8008290:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	681a      	ldr	r2, [r3, #0]
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80082a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	691a      	ldr	r2, [r3, #16]
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082ae:	b2d2      	uxtb	r2, r2
 80082b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082b6:	1c5a      	adds	r2, r3, #1
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082c0:	3b01      	subs	r3, #1
 80082c2:	b29a      	uxth	r2, r3
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082cc:	b29b      	uxth	r3, r3
 80082ce:	3b01      	subs	r3, #1
 80082d0:	b29a      	uxth	r2, r3
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	691a      	ldr	r2, [r3, #16]
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082e0:	b2d2      	uxtb	r2, r2
 80082e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082e8:	1c5a      	adds	r2, r3, #1
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082f2:	3b01      	subs	r3, #1
 80082f4:	b29a      	uxth	r2, r3
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082fe:	b29b      	uxth	r3, r3
 8008300:	3b01      	subs	r3, #1
 8008302:	b29a      	uxth	r2, r3
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008308:	e0b8      	b.n	800847c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800830a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800830c:	9300      	str	r3, [sp, #0]
 800830e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008310:	2200      	movs	r2, #0
 8008312:	4966      	ldr	r1, [pc, #408]	; (80084ac <HAL_I2C_Master_Receive+0x448>)
 8008314:	68f8      	ldr	r0, [r7, #12]
 8008316:	f000 ffe7 	bl	80092e8 <I2C_WaitOnFlagUntilTimeout>
 800831a:	4603      	mov	r3, r0
 800831c:	2b00      	cmp	r3, #0
 800831e:	d001      	beq.n	8008324 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8008320:	2301      	movs	r3, #1
 8008322:	e0bf      	b.n	80084a4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	681a      	ldr	r2, [r3, #0]
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008332:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	691a      	ldr	r2, [r3, #16]
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800833e:	b2d2      	uxtb	r2, r2
 8008340:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008346:	1c5a      	adds	r2, r3, #1
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008350:	3b01      	subs	r3, #1
 8008352:	b29a      	uxth	r2, r3
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800835c:	b29b      	uxth	r3, r3
 800835e:	3b01      	subs	r3, #1
 8008360:	b29a      	uxth	r2, r3
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008368:	9300      	str	r3, [sp, #0]
 800836a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800836c:	2200      	movs	r2, #0
 800836e:	494f      	ldr	r1, [pc, #316]	; (80084ac <HAL_I2C_Master_Receive+0x448>)
 8008370:	68f8      	ldr	r0, [r7, #12]
 8008372:	f000 ffb9 	bl	80092e8 <I2C_WaitOnFlagUntilTimeout>
 8008376:	4603      	mov	r3, r0
 8008378:	2b00      	cmp	r3, #0
 800837a:	d001      	beq.n	8008380 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800837c:	2301      	movs	r3, #1
 800837e:	e091      	b.n	80084a4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	681a      	ldr	r2, [r3, #0]
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800838e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	691a      	ldr	r2, [r3, #16]
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800839a:	b2d2      	uxtb	r2, r2
 800839c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083a2:	1c5a      	adds	r2, r3, #1
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80083ac:	3b01      	subs	r3, #1
 80083ae:	b29a      	uxth	r2, r3
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80083b8:	b29b      	uxth	r3, r3
 80083ba:	3b01      	subs	r3, #1
 80083bc:	b29a      	uxth	r2, r3
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	691a      	ldr	r2, [r3, #16]
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083cc:	b2d2      	uxtb	r2, r2
 80083ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083d4:	1c5a      	adds	r2, r3, #1
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80083de:	3b01      	subs	r3, #1
 80083e0:	b29a      	uxth	r2, r3
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80083ea:	b29b      	uxth	r3, r3
 80083ec:	3b01      	subs	r3, #1
 80083ee:	b29a      	uxth	r2, r3
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80083f4:	e042      	b.n	800847c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80083f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083f8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80083fa:	68f8      	ldr	r0, [r7, #12]
 80083fc:	f001 f8cc 	bl	8009598 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008400:	4603      	mov	r3, r0
 8008402:	2b00      	cmp	r3, #0
 8008404:	d001      	beq.n	800840a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8008406:	2301      	movs	r3, #1
 8008408:	e04c      	b.n	80084a4 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	691a      	ldr	r2, [r3, #16]
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008414:	b2d2      	uxtb	r2, r2
 8008416:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800841c:	1c5a      	adds	r2, r3, #1
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008426:	3b01      	subs	r3, #1
 8008428:	b29a      	uxth	r2, r3
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008432:	b29b      	uxth	r3, r3
 8008434:	3b01      	subs	r3, #1
 8008436:	b29a      	uxth	r2, r3
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	695b      	ldr	r3, [r3, #20]
 8008442:	f003 0304 	and.w	r3, r3, #4
 8008446:	2b04      	cmp	r3, #4
 8008448:	d118      	bne.n	800847c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	691a      	ldr	r2, [r3, #16]
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008454:	b2d2      	uxtb	r2, r2
 8008456:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800845c:	1c5a      	adds	r2, r3, #1
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008466:	3b01      	subs	r3, #1
 8008468:	b29a      	uxth	r2, r3
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008472:	b29b      	uxth	r3, r3
 8008474:	3b01      	subs	r3, #1
 8008476:	b29a      	uxth	r2, r3
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008480:	2b00      	cmp	r3, #0
 8008482:	f47f aec2 	bne.w	800820a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	2220      	movs	r2, #32
 800848a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	2200      	movs	r2, #0
 8008492:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	2200      	movs	r2, #0
 800849a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800849e:	2300      	movs	r3, #0
 80084a0:	e000      	b.n	80084a4 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80084a2:	2302      	movs	r3, #2
  }
}
 80084a4:	4618      	mov	r0, r3
 80084a6:	3728      	adds	r7, #40	; 0x28
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}
 80084ac:	00010004 	.word	0x00010004

080084b0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b088      	sub	sp, #32
 80084b4:	af02      	add	r7, sp, #8
 80084b6:	60f8      	str	r0, [r7, #12]
 80084b8:	4608      	mov	r0, r1
 80084ba:	4611      	mov	r1, r2
 80084bc:	461a      	mov	r2, r3
 80084be:	4603      	mov	r3, r0
 80084c0:	817b      	strh	r3, [r7, #10]
 80084c2:	460b      	mov	r3, r1
 80084c4:	813b      	strh	r3, [r7, #8]
 80084c6:	4613      	mov	r3, r2
 80084c8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80084ca:	f7fe f8d9 	bl	8006680 <HAL_GetTick>
 80084ce:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084d6:	b2db      	uxtb	r3, r3
 80084d8:	2b20      	cmp	r3, #32
 80084da:	f040 80d9 	bne.w	8008690 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80084de:	697b      	ldr	r3, [r7, #20]
 80084e0:	9300      	str	r3, [sp, #0]
 80084e2:	2319      	movs	r3, #25
 80084e4:	2201      	movs	r2, #1
 80084e6:	496d      	ldr	r1, [pc, #436]	; (800869c <HAL_I2C_Mem_Write+0x1ec>)
 80084e8:	68f8      	ldr	r0, [r7, #12]
 80084ea:	f000 fefd 	bl	80092e8 <I2C_WaitOnFlagUntilTimeout>
 80084ee:	4603      	mov	r3, r0
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d001      	beq.n	80084f8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80084f4:	2302      	movs	r3, #2
 80084f6:	e0cc      	b.n	8008692 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80084fe:	2b01      	cmp	r3, #1
 8008500:	d101      	bne.n	8008506 <HAL_I2C_Mem_Write+0x56>
 8008502:	2302      	movs	r3, #2
 8008504:	e0c5      	b.n	8008692 <HAL_I2C_Mem_Write+0x1e2>
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	2201      	movs	r2, #1
 800850a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	f003 0301 	and.w	r3, r3, #1
 8008518:	2b01      	cmp	r3, #1
 800851a:	d007      	beq.n	800852c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	681a      	ldr	r2, [r3, #0]
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f042 0201 	orr.w	r2, r2, #1
 800852a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	681a      	ldr	r2, [r3, #0]
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800853a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	2221      	movs	r2, #33	; 0x21
 8008540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	2240      	movs	r2, #64	; 0x40
 8008548:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	2200      	movs	r2, #0
 8008550:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	6a3a      	ldr	r2, [r7, #32]
 8008556:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800855c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008562:	b29a      	uxth	r2, r3
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	4a4d      	ldr	r2, [pc, #308]	; (80086a0 <HAL_I2C_Mem_Write+0x1f0>)
 800856c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800856e:	88f8      	ldrh	r0, [r7, #6]
 8008570:	893a      	ldrh	r2, [r7, #8]
 8008572:	8979      	ldrh	r1, [r7, #10]
 8008574:	697b      	ldr	r3, [r7, #20]
 8008576:	9301      	str	r3, [sp, #4]
 8008578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800857a:	9300      	str	r3, [sp, #0]
 800857c:	4603      	mov	r3, r0
 800857e:	68f8      	ldr	r0, [r7, #12]
 8008580:	f000 fd34 	bl	8008fec <I2C_RequestMemoryWrite>
 8008584:	4603      	mov	r3, r0
 8008586:	2b00      	cmp	r3, #0
 8008588:	d052      	beq.n	8008630 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800858a:	2301      	movs	r3, #1
 800858c:	e081      	b.n	8008692 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800858e:	697a      	ldr	r2, [r7, #20]
 8008590:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008592:	68f8      	ldr	r0, [r7, #12]
 8008594:	f000 ff7e 	bl	8009494 <I2C_WaitOnTXEFlagUntilTimeout>
 8008598:	4603      	mov	r3, r0
 800859a:	2b00      	cmp	r3, #0
 800859c:	d00d      	beq.n	80085ba <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085a2:	2b04      	cmp	r3, #4
 80085a4:	d107      	bne.n	80085b6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	681a      	ldr	r2, [r3, #0]
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80085b4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80085b6:	2301      	movs	r3, #1
 80085b8:	e06b      	b.n	8008692 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085be:	781a      	ldrb	r2, [r3, #0]
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085ca:	1c5a      	adds	r2, r3, #1
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80085d4:	3b01      	subs	r3, #1
 80085d6:	b29a      	uxth	r2, r3
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80085e0:	b29b      	uxth	r3, r3
 80085e2:	3b01      	subs	r3, #1
 80085e4:	b29a      	uxth	r2, r3
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	695b      	ldr	r3, [r3, #20]
 80085f0:	f003 0304 	and.w	r3, r3, #4
 80085f4:	2b04      	cmp	r3, #4
 80085f6:	d11b      	bne.n	8008630 <HAL_I2C_Mem_Write+0x180>
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d017      	beq.n	8008630 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008604:	781a      	ldrb	r2, [r3, #0]
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008610:	1c5a      	adds	r2, r3, #1
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800861a:	3b01      	subs	r3, #1
 800861c:	b29a      	uxth	r2, r3
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008626:	b29b      	uxth	r3, r3
 8008628:	3b01      	subs	r3, #1
 800862a:	b29a      	uxth	r2, r3
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008634:	2b00      	cmp	r3, #0
 8008636:	d1aa      	bne.n	800858e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008638:	697a      	ldr	r2, [r7, #20]
 800863a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800863c:	68f8      	ldr	r0, [r7, #12]
 800863e:	f000 ff6a 	bl	8009516 <I2C_WaitOnBTFFlagUntilTimeout>
 8008642:	4603      	mov	r3, r0
 8008644:	2b00      	cmp	r3, #0
 8008646:	d00d      	beq.n	8008664 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800864c:	2b04      	cmp	r3, #4
 800864e:	d107      	bne.n	8008660 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	681a      	ldr	r2, [r3, #0]
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800865e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008660:	2301      	movs	r3, #1
 8008662:	e016      	b.n	8008692 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	681a      	ldr	r2, [r3, #0]
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008672:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	2220      	movs	r2, #32
 8008678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	2200      	movs	r2, #0
 8008680:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2200      	movs	r2, #0
 8008688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800868c:	2300      	movs	r3, #0
 800868e:	e000      	b.n	8008692 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8008690:	2302      	movs	r3, #2
  }
}
 8008692:	4618      	mov	r0, r3
 8008694:	3718      	adds	r7, #24
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}
 800869a:	bf00      	nop
 800869c:	00100002 	.word	0x00100002
 80086a0:	ffff0000 	.word	0xffff0000

080086a4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b08c      	sub	sp, #48	; 0x30
 80086a8:	af02      	add	r7, sp, #8
 80086aa:	60f8      	str	r0, [r7, #12]
 80086ac:	4608      	mov	r0, r1
 80086ae:	4611      	mov	r1, r2
 80086b0:	461a      	mov	r2, r3
 80086b2:	4603      	mov	r3, r0
 80086b4:	817b      	strh	r3, [r7, #10]
 80086b6:	460b      	mov	r3, r1
 80086b8:	813b      	strh	r3, [r7, #8]
 80086ba:	4613      	mov	r3, r2
 80086bc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80086be:	f7fd ffdf 	bl	8006680 <HAL_GetTick>
 80086c2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086ca:	b2db      	uxtb	r3, r3
 80086cc:	2b20      	cmp	r3, #32
 80086ce:	f040 8208 	bne.w	8008ae2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80086d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086d4:	9300      	str	r3, [sp, #0]
 80086d6:	2319      	movs	r3, #25
 80086d8:	2201      	movs	r2, #1
 80086da:	497b      	ldr	r1, [pc, #492]	; (80088c8 <HAL_I2C_Mem_Read+0x224>)
 80086dc:	68f8      	ldr	r0, [r7, #12]
 80086de:	f000 fe03 	bl	80092e8 <I2C_WaitOnFlagUntilTimeout>
 80086e2:	4603      	mov	r3, r0
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d001      	beq.n	80086ec <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80086e8:	2302      	movs	r3, #2
 80086ea:	e1fb      	b.n	8008ae4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80086f2:	2b01      	cmp	r3, #1
 80086f4:	d101      	bne.n	80086fa <HAL_I2C_Mem_Read+0x56>
 80086f6:	2302      	movs	r3, #2
 80086f8:	e1f4      	b.n	8008ae4 <HAL_I2C_Mem_Read+0x440>
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	2201      	movs	r2, #1
 80086fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f003 0301 	and.w	r3, r3, #1
 800870c:	2b01      	cmp	r3, #1
 800870e:	d007      	beq.n	8008720 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	681a      	ldr	r2, [r3, #0]
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f042 0201 	orr.w	r2, r2, #1
 800871e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	681a      	ldr	r2, [r3, #0]
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800872e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	2222      	movs	r2, #34	; 0x22
 8008734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	2240      	movs	r2, #64	; 0x40
 800873c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2200      	movs	r2, #0
 8008744:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800874a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8008750:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008756:	b29a      	uxth	r2, r3
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	4a5b      	ldr	r2, [pc, #364]	; (80088cc <HAL_I2C_Mem_Read+0x228>)
 8008760:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008762:	88f8      	ldrh	r0, [r7, #6]
 8008764:	893a      	ldrh	r2, [r7, #8]
 8008766:	8979      	ldrh	r1, [r7, #10]
 8008768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800876a:	9301      	str	r3, [sp, #4]
 800876c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800876e:	9300      	str	r3, [sp, #0]
 8008770:	4603      	mov	r3, r0
 8008772:	68f8      	ldr	r0, [r7, #12]
 8008774:	f000 fcd0 	bl	8009118 <I2C_RequestMemoryRead>
 8008778:	4603      	mov	r3, r0
 800877a:	2b00      	cmp	r3, #0
 800877c:	d001      	beq.n	8008782 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800877e:	2301      	movs	r3, #1
 8008780:	e1b0      	b.n	8008ae4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008786:	2b00      	cmp	r3, #0
 8008788:	d113      	bne.n	80087b2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800878a:	2300      	movs	r3, #0
 800878c:	623b      	str	r3, [r7, #32]
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	695b      	ldr	r3, [r3, #20]
 8008794:	623b      	str	r3, [r7, #32]
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	699b      	ldr	r3, [r3, #24]
 800879c:	623b      	str	r3, [r7, #32]
 800879e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	681a      	ldr	r2, [r3, #0]
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80087ae:	601a      	str	r2, [r3, #0]
 80087b0:	e184      	b.n	8008abc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80087b6:	2b01      	cmp	r3, #1
 80087b8:	d11b      	bne.n	80087f2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	681a      	ldr	r2, [r3, #0]
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80087c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80087ca:	2300      	movs	r3, #0
 80087cc:	61fb      	str	r3, [r7, #28]
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	695b      	ldr	r3, [r3, #20]
 80087d4:	61fb      	str	r3, [r7, #28]
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	699b      	ldr	r3, [r3, #24]
 80087dc:	61fb      	str	r3, [r7, #28]
 80087de:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	681a      	ldr	r2, [r3, #0]
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80087ee:	601a      	str	r2, [r3, #0]
 80087f0:	e164      	b.n	8008abc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80087f6:	2b02      	cmp	r3, #2
 80087f8:	d11b      	bne.n	8008832 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	681a      	ldr	r2, [r3, #0]
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008808:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	681a      	ldr	r2, [r3, #0]
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008818:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800881a:	2300      	movs	r3, #0
 800881c:	61bb      	str	r3, [r7, #24]
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	695b      	ldr	r3, [r3, #20]
 8008824:	61bb      	str	r3, [r7, #24]
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	699b      	ldr	r3, [r3, #24]
 800882c:	61bb      	str	r3, [r7, #24]
 800882e:	69bb      	ldr	r3, [r7, #24]
 8008830:	e144      	b.n	8008abc <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008832:	2300      	movs	r3, #0
 8008834:	617b      	str	r3, [r7, #20]
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	695b      	ldr	r3, [r3, #20]
 800883c:	617b      	str	r3, [r7, #20]
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	699b      	ldr	r3, [r3, #24]
 8008844:	617b      	str	r3, [r7, #20]
 8008846:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008848:	e138      	b.n	8008abc <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800884e:	2b03      	cmp	r3, #3
 8008850:	f200 80f1 	bhi.w	8008a36 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008858:	2b01      	cmp	r3, #1
 800885a:	d123      	bne.n	80088a4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800885c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800885e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008860:	68f8      	ldr	r0, [r7, #12]
 8008862:	f000 fe99 	bl	8009598 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008866:	4603      	mov	r3, r0
 8008868:	2b00      	cmp	r3, #0
 800886a:	d001      	beq.n	8008870 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800886c:	2301      	movs	r3, #1
 800886e:	e139      	b.n	8008ae4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	691a      	ldr	r2, [r3, #16]
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800887a:	b2d2      	uxtb	r2, r2
 800887c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008882:	1c5a      	adds	r2, r3, #1
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800888c:	3b01      	subs	r3, #1
 800888e:	b29a      	uxth	r2, r3
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008898:	b29b      	uxth	r3, r3
 800889a:	3b01      	subs	r3, #1
 800889c:	b29a      	uxth	r2, r3
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80088a2:	e10b      	b.n	8008abc <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80088a8:	2b02      	cmp	r3, #2
 80088aa:	d14e      	bne.n	800894a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80088ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ae:	9300      	str	r3, [sp, #0]
 80088b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088b2:	2200      	movs	r2, #0
 80088b4:	4906      	ldr	r1, [pc, #24]	; (80088d0 <HAL_I2C_Mem_Read+0x22c>)
 80088b6:	68f8      	ldr	r0, [r7, #12]
 80088b8:	f000 fd16 	bl	80092e8 <I2C_WaitOnFlagUntilTimeout>
 80088bc:	4603      	mov	r3, r0
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d008      	beq.n	80088d4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80088c2:	2301      	movs	r3, #1
 80088c4:	e10e      	b.n	8008ae4 <HAL_I2C_Mem_Read+0x440>
 80088c6:	bf00      	nop
 80088c8:	00100002 	.word	0x00100002
 80088cc:	ffff0000 	.word	0xffff0000
 80088d0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	681a      	ldr	r2, [r3, #0]
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80088e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	691a      	ldr	r2, [r3, #16]
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ee:	b2d2      	uxtb	r2, r2
 80088f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088f6:	1c5a      	adds	r2, r3, #1
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008900:	3b01      	subs	r3, #1
 8008902:	b29a      	uxth	r2, r3
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800890c:	b29b      	uxth	r3, r3
 800890e:	3b01      	subs	r3, #1
 8008910:	b29a      	uxth	r2, r3
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	691a      	ldr	r2, [r3, #16]
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008920:	b2d2      	uxtb	r2, r2
 8008922:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008928:	1c5a      	adds	r2, r3, #1
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008932:	3b01      	subs	r3, #1
 8008934:	b29a      	uxth	r2, r3
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800893e:	b29b      	uxth	r3, r3
 8008940:	3b01      	subs	r3, #1
 8008942:	b29a      	uxth	r2, r3
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008948:	e0b8      	b.n	8008abc <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800894a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800894c:	9300      	str	r3, [sp, #0]
 800894e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008950:	2200      	movs	r2, #0
 8008952:	4966      	ldr	r1, [pc, #408]	; (8008aec <HAL_I2C_Mem_Read+0x448>)
 8008954:	68f8      	ldr	r0, [r7, #12]
 8008956:	f000 fcc7 	bl	80092e8 <I2C_WaitOnFlagUntilTimeout>
 800895a:	4603      	mov	r3, r0
 800895c:	2b00      	cmp	r3, #0
 800895e:	d001      	beq.n	8008964 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8008960:	2301      	movs	r3, #1
 8008962:	e0bf      	b.n	8008ae4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	681a      	ldr	r2, [r3, #0]
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008972:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	691a      	ldr	r2, [r3, #16]
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800897e:	b2d2      	uxtb	r2, r2
 8008980:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008986:	1c5a      	adds	r2, r3, #1
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008990:	3b01      	subs	r3, #1
 8008992:	b29a      	uxth	r2, r3
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800899c:	b29b      	uxth	r3, r3
 800899e:	3b01      	subs	r3, #1
 80089a0:	b29a      	uxth	r2, r3
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80089a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089a8:	9300      	str	r3, [sp, #0]
 80089aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089ac:	2200      	movs	r2, #0
 80089ae:	494f      	ldr	r1, [pc, #316]	; (8008aec <HAL_I2C_Mem_Read+0x448>)
 80089b0:	68f8      	ldr	r0, [r7, #12]
 80089b2:	f000 fc99 	bl	80092e8 <I2C_WaitOnFlagUntilTimeout>
 80089b6:	4603      	mov	r3, r0
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d001      	beq.n	80089c0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80089bc:	2301      	movs	r3, #1
 80089be:	e091      	b.n	8008ae4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	681a      	ldr	r2, [r3, #0]
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80089ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	691a      	ldr	r2, [r3, #16]
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089da:	b2d2      	uxtb	r2, r2
 80089dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089e2:	1c5a      	adds	r2, r3, #1
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089ec:	3b01      	subs	r3, #1
 80089ee:	b29a      	uxth	r2, r3
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089f8:	b29b      	uxth	r3, r3
 80089fa:	3b01      	subs	r3, #1
 80089fc:	b29a      	uxth	r2, r3
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	691a      	ldr	r2, [r3, #16]
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a0c:	b2d2      	uxtb	r2, r2
 8008a0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a14:	1c5a      	adds	r2, r3, #1
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a1e:	3b01      	subs	r3, #1
 8008a20:	b29a      	uxth	r2, r3
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a2a:	b29b      	uxth	r3, r3
 8008a2c:	3b01      	subs	r3, #1
 8008a2e:	b29a      	uxth	r2, r3
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008a34:	e042      	b.n	8008abc <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008a36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a38:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008a3a:	68f8      	ldr	r0, [r7, #12]
 8008a3c:	f000 fdac 	bl	8009598 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008a40:	4603      	mov	r3, r0
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d001      	beq.n	8008a4a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8008a46:	2301      	movs	r3, #1
 8008a48:	e04c      	b.n	8008ae4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	691a      	ldr	r2, [r3, #16]
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a54:	b2d2      	uxtb	r2, r2
 8008a56:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a5c:	1c5a      	adds	r2, r3, #1
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a66:	3b01      	subs	r3, #1
 8008a68:	b29a      	uxth	r2, r3
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a72:	b29b      	uxth	r3, r3
 8008a74:	3b01      	subs	r3, #1
 8008a76:	b29a      	uxth	r2, r3
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	695b      	ldr	r3, [r3, #20]
 8008a82:	f003 0304 	and.w	r3, r3, #4
 8008a86:	2b04      	cmp	r3, #4
 8008a88:	d118      	bne.n	8008abc <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	691a      	ldr	r2, [r3, #16]
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a94:	b2d2      	uxtb	r2, r2
 8008a96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a9c:	1c5a      	adds	r2, r3, #1
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008aa6:	3b01      	subs	r3, #1
 8008aa8:	b29a      	uxth	r2, r3
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ab2:	b29b      	uxth	r3, r3
 8008ab4:	3b01      	subs	r3, #1
 8008ab6:	b29a      	uxth	r2, r3
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	f47f aec2 	bne.w	800884a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2220      	movs	r2, #32
 8008aca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	2200      	movs	r2, #0
 8008ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008ade:	2300      	movs	r3, #0
 8008ae0:	e000      	b.n	8008ae4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8008ae2:	2302      	movs	r3, #2
  }
}
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	3728      	adds	r7, #40	; 0x28
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	bd80      	pop	{r7, pc}
 8008aec:	00010004 	.word	0x00010004

08008af0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b08a      	sub	sp, #40	; 0x28
 8008af4:	af02      	add	r7, sp, #8
 8008af6:	60f8      	str	r0, [r7, #12]
 8008af8:	607a      	str	r2, [r7, #4]
 8008afa:	603b      	str	r3, [r7, #0]
 8008afc:	460b      	mov	r3, r1
 8008afe:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8008b00:	f7fd fdbe 	bl	8006680 <HAL_GetTick>
 8008b04:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8008b06:	2301      	movs	r3, #1
 8008b08:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b10:	b2db      	uxtb	r3, r3
 8008b12:	2b20      	cmp	r3, #32
 8008b14:	f040 8111 	bne.w	8008d3a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008b18:	69fb      	ldr	r3, [r7, #28]
 8008b1a:	9300      	str	r3, [sp, #0]
 8008b1c:	2319      	movs	r3, #25
 8008b1e:	2201      	movs	r2, #1
 8008b20:	4988      	ldr	r1, [pc, #544]	; (8008d44 <HAL_I2C_IsDeviceReady+0x254>)
 8008b22:	68f8      	ldr	r0, [r7, #12]
 8008b24:	f000 fbe0 	bl	80092e8 <I2C_WaitOnFlagUntilTimeout>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d001      	beq.n	8008b32 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8008b2e:	2302      	movs	r3, #2
 8008b30:	e104      	b.n	8008d3c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008b38:	2b01      	cmp	r3, #1
 8008b3a:	d101      	bne.n	8008b40 <HAL_I2C_IsDeviceReady+0x50>
 8008b3c:	2302      	movs	r3, #2
 8008b3e:	e0fd      	b.n	8008d3c <HAL_I2C_IsDeviceReady+0x24c>
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	2201      	movs	r2, #1
 8008b44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	f003 0301 	and.w	r3, r3, #1
 8008b52:	2b01      	cmp	r3, #1
 8008b54:	d007      	beq.n	8008b66 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	681a      	ldr	r2, [r3, #0]
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f042 0201 	orr.w	r2, r2, #1
 8008b64:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	681a      	ldr	r2, [r3, #0]
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008b74:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	2224      	movs	r2, #36	; 0x24
 8008b7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	2200      	movs	r2, #0
 8008b82:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	4a70      	ldr	r2, [pc, #448]	; (8008d48 <HAL_I2C_IsDeviceReady+0x258>)
 8008b88:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	681a      	ldr	r2, [r3, #0]
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008b98:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8008b9a:	69fb      	ldr	r3, [r7, #28]
 8008b9c:	9300      	str	r3, [sp, #0]
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008ba6:	68f8      	ldr	r0, [r7, #12]
 8008ba8:	f000 fb9e 	bl	80092e8 <I2C_WaitOnFlagUntilTimeout>
 8008bac:	4603      	mov	r3, r0
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d00d      	beq.n	8008bce <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008bbc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008bc0:	d103      	bne.n	8008bca <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008bc8:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8008bca:	2303      	movs	r3, #3
 8008bcc:	e0b6      	b.n	8008d3c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008bce:	897b      	ldrh	r3, [r7, #10]
 8008bd0:	b2db      	uxtb	r3, r3
 8008bd2:	461a      	mov	r2, r3
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008bdc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8008bde:	f7fd fd4f 	bl	8006680 <HAL_GetTick>
 8008be2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	695b      	ldr	r3, [r3, #20]
 8008bea:	f003 0302 	and.w	r3, r3, #2
 8008bee:	2b02      	cmp	r3, #2
 8008bf0:	bf0c      	ite	eq
 8008bf2:	2301      	moveq	r3, #1
 8008bf4:	2300      	movne	r3, #0
 8008bf6:	b2db      	uxtb	r3, r3
 8008bf8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	695b      	ldr	r3, [r3, #20]
 8008c00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008c04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c08:	bf0c      	ite	eq
 8008c0a:	2301      	moveq	r3, #1
 8008c0c:	2300      	movne	r3, #0
 8008c0e:	b2db      	uxtb	r3, r3
 8008c10:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8008c12:	e025      	b.n	8008c60 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008c14:	f7fd fd34 	bl	8006680 <HAL_GetTick>
 8008c18:	4602      	mov	r2, r0
 8008c1a:	69fb      	ldr	r3, [r7, #28]
 8008c1c:	1ad3      	subs	r3, r2, r3
 8008c1e:	683a      	ldr	r2, [r7, #0]
 8008c20:	429a      	cmp	r2, r3
 8008c22:	d302      	bcc.n	8008c2a <HAL_I2C_IsDeviceReady+0x13a>
 8008c24:	683b      	ldr	r3, [r7, #0]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d103      	bne.n	8008c32 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	22a0      	movs	r2, #160	; 0xa0
 8008c2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	695b      	ldr	r3, [r3, #20]
 8008c38:	f003 0302 	and.w	r3, r3, #2
 8008c3c:	2b02      	cmp	r3, #2
 8008c3e:	bf0c      	ite	eq
 8008c40:	2301      	moveq	r3, #1
 8008c42:	2300      	movne	r3, #0
 8008c44:	b2db      	uxtb	r3, r3
 8008c46:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	695b      	ldr	r3, [r3, #20]
 8008c4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008c52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c56:	bf0c      	ite	eq
 8008c58:	2301      	moveq	r3, #1
 8008c5a:	2300      	movne	r3, #0
 8008c5c:	b2db      	uxtb	r3, r3
 8008c5e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c66:	b2db      	uxtb	r3, r3
 8008c68:	2ba0      	cmp	r3, #160	; 0xa0
 8008c6a:	d005      	beq.n	8008c78 <HAL_I2C_IsDeviceReady+0x188>
 8008c6c:	7dfb      	ldrb	r3, [r7, #23]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d102      	bne.n	8008c78 <HAL_I2C_IsDeviceReady+0x188>
 8008c72:	7dbb      	ldrb	r3, [r7, #22]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d0cd      	beq.n	8008c14 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	2220      	movs	r2, #32
 8008c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	695b      	ldr	r3, [r3, #20]
 8008c86:	f003 0302 	and.w	r3, r3, #2
 8008c8a:	2b02      	cmp	r3, #2
 8008c8c:	d129      	bne.n	8008ce2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	681a      	ldr	r2, [r3, #0]
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008c9c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	613b      	str	r3, [r7, #16]
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	695b      	ldr	r3, [r3, #20]
 8008ca8:	613b      	str	r3, [r7, #16]
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	699b      	ldr	r3, [r3, #24]
 8008cb0:	613b      	str	r3, [r7, #16]
 8008cb2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008cb4:	69fb      	ldr	r3, [r7, #28]
 8008cb6:	9300      	str	r3, [sp, #0]
 8008cb8:	2319      	movs	r3, #25
 8008cba:	2201      	movs	r2, #1
 8008cbc:	4921      	ldr	r1, [pc, #132]	; (8008d44 <HAL_I2C_IsDeviceReady+0x254>)
 8008cbe:	68f8      	ldr	r0, [r7, #12]
 8008cc0:	f000 fb12 	bl	80092e8 <I2C_WaitOnFlagUntilTimeout>
 8008cc4:	4603      	mov	r3, r0
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d001      	beq.n	8008cce <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8008cca:	2301      	movs	r3, #1
 8008ccc:	e036      	b.n	8008d3c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	2220      	movs	r2, #32
 8008cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8008cde:	2300      	movs	r3, #0
 8008ce0:	e02c      	b.n	8008d3c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	681a      	ldr	r2, [r3, #0]
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008cf0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008cfa:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008cfc:	69fb      	ldr	r3, [r7, #28]
 8008cfe:	9300      	str	r3, [sp, #0]
 8008d00:	2319      	movs	r3, #25
 8008d02:	2201      	movs	r2, #1
 8008d04:	490f      	ldr	r1, [pc, #60]	; (8008d44 <HAL_I2C_IsDeviceReady+0x254>)
 8008d06:	68f8      	ldr	r0, [r7, #12]
 8008d08:	f000 faee 	bl	80092e8 <I2C_WaitOnFlagUntilTimeout>
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d001      	beq.n	8008d16 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8008d12:	2301      	movs	r3, #1
 8008d14:	e012      	b.n	8008d3c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8008d16:	69bb      	ldr	r3, [r7, #24]
 8008d18:	3301      	adds	r3, #1
 8008d1a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8008d1c:	69ba      	ldr	r2, [r7, #24]
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	429a      	cmp	r2, r3
 8008d22:	f4ff af32 	bcc.w	8008b8a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	2220      	movs	r2, #32
 8008d2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	2200      	movs	r2, #0
 8008d32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008d36:	2301      	movs	r3, #1
 8008d38:	e000      	b.n	8008d3c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8008d3a:	2302      	movs	r3, #2
  }
}
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	3720      	adds	r7, #32
 8008d40:	46bd      	mov	sp, r7
 8008d42:	bd80      	pop	{r7, pc}
 8008d44:	00100002 	.word	0x00100002
 8008d48:	ffff0000 	.word	0xffff0000

08008d4c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b088      	sub	sp, #32
 8008d50:	af02      	add	r7, sp, #8
 8008d52:	60f8      	str	r0, [r7, #12]
 8008d54:	607a      	str	r2, [r7, #4]
 8008d56:	603b      	str	r3, [r7, #0]
 8008d58:	460b      	mov	r3, r1
 8008d5a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d60:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008d62:	697b      	ldr	r3, [r7, #20]
 8008d64:	2b08      	cmp	r3, #8
 8008d66:	d006      	beq.n	8008d76 <I2C_MasterRequestWrite+0x2a>
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	2b01      	cmp	r3, #1
 8008d6c:	d003      	beq.n	8008d76 <I2C_MasterRequestWrite+0x2a>
 8008d6e:	697b      	ldr	r3, [r7, #20]
 8008d70:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008d74:	d108      	bne.n	8008d88 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	681a      	ldr	r2, [r3, #0]
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008d84:	601a      	str	r2, [r3, #0]
 8008d86:	e00b      	b.n	8008da0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d8c:	2b12      	cmp	r3, #18
 8008d8e:	d107      	bne.n	8008da0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	681a      	ldr	r2, [r3, #0]
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008d9e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	9300      	str	r3, [sp, #0]
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2200      	movs	r2, #0
 8008da8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008dac:	68f8      	ldr	r0, [r7, #12]
 8008dae:	f000 fa9b 	bl	80092e8 <I2C_WaitOnFlagUntilTimeout>
 8008db2:	4603      	mov	r3, r0
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d00d      	beq.n	8008dd4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008dc2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008dc6:	d103      	bne.n	8008dd0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008dce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008dd0:	2303      	movs	r3, #3
 8008dd2:	e035      	b.n	8008e40 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	691b      	ldr	r3, [r3, #16]
 8008dd8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008ddc:	d108      	bne.n	8008df0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008dde:	897b      	ldrh	r3, [r7, #10]
 8008de0:	b2db      	uxtb	r3, r3
 8008de2:	461a      	mov	r2, r3
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008dec:	611a      	str	r2, [r3, #16]
 8008dee:	e01b      	b.n	8008e28 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008df0:	897b      	ldrh	r3, [r7, #10]
 8008df2:	11db      	asrs	r3, r3, #7
 8008df4:	b2db      	uxtb	r3, r3
 8008df6:	f003 0306 	and.w	r3, r3, #6
 8008dfa:	b2db      	uxtb	r3, r3
 8008dfc:	f063 030f 	orn	r3, r3, #15
 8008e00:	b2da      	uxtb	r2, r3
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	687a      	ldr	r2, [r7, #4]
 8008e0c:	490e      	ldr	r1, [pc, #56]	; (8008e48 <I2C_MasterRequestWrite+0xfc>)
 8008e0e:	68f8      	ldr	r0, [r7, #12]
 8008e10:	f000 fac1 	bl	8009396 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008e14:	4603      	mov	r3, r0
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d001      	beq.n	8008e1e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	e010      	b.n	8008e40 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008e1e:	897b      	ldrh	r3, [r7, #10]
 8008e20:	b2da      	uxtb	r2, r3
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	687a      	ldr	r2, [r7, #4]
 8008e2c:	4907      	ldr	r1, [pc, #28]	; (8008e4c <I2C_MasterRequestWrite+0x100>)
 8008e2e:	68f8      	ldr	r0, [r7, #12]
 8008e30:	f000 fab1 	bl	8009396 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008e34:	4603      	mov	r3, r0
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d001      	beq.n	8008e3e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8008e3a:	2301      	movs	r3, #1
 8008e3c:	e000      	b.n	8008e40 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8008e3e:	2300      	movs	r3, #0
}
 8008e40:	4618      	mov	r0, r3
 8008e42:	3718      	adds	r7, #24
 8008e44:	46bd      	mov	sp, r7
 8008e46:	bd80      	pop	{r7, pc}
 8008e48:	00010008 	.word	0x00010008
 8008e4c:	00010002 	.word	0x00010002

08008e50 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b088      	sub	sp, #32
 8008e54:	af02      	add	r7, sp, #8
 8008e56:	60f8      	str	r0, [r7, #12]
 8008e58:	607a      	str	r2, [r7, #4]
 8008e5a:	603b      	str	r3, [r7, #0]
 8008e5c:	460b      	mov	r3, r1
 8008e5e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e64:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	681a      	ldr	r2, [r3, #0]
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008e74:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008e76:	697b      	ldr	r3, [r7, #20]
 8008e78:	2b08      	cmp	r3, #8
 8008e7a:	d006      	beq.n	8008e8a <I2C_MasterRequestRead+0x3a>
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	2b01      	cmp	r3, #1
 8008e80:	d003      	beq.n	8008e8a <I2C_MasterRequestRead+0x3a>
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008e88:	d108      	bne.n	8008e9c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	681a      	ldr	r2, [r3, #0]
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008e98:	601a      	str	r2, [r3, #0]
 8008e9a:	e00b      	b.n	8008eb4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ea0:	2b11      	cmp	r3, #17
 8008ea2:	d107      	bne.n	8008eb4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	681a      	ldr	r2, [r3, #0]
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008eb2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008eb4:	683b      	ldr	r3, [r7, #0]
 8008eb6:	9300      	str	r3, [sp, #0]
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2200      	movs	r2, #0
 8008ebc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008ec0:	68f8      	ldr	r0, [r7, #12]
 8008ec2:	f000 fa11 	bl	80092e8 <I2C_WaitOnFlagUntilTimeout>
 8008ec6:	4603      	mov	r3, r0
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d00d      	beq.n	8008ee8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ed6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008eda:	d103      	bne.n	8008ee4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008ee2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008ee4:	2303      	movs	r3, #3
 8008ee6:	e079      	b.n	8008fdc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	691b      	ldr	r3, [r3, #16]
 8008eec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008ef0:	d108      	bne.n	8008f04 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008ef2:	897b      	ldrh	r3, [r7, #10]
 8008ef4:	b2db      	uxtb	r3, r3
 8008ef6:	f043 0301 	orr.w	r3, r3, #1
 8008efa:	b2da      	uxtb	r2, r3
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	611a      	str	r2, [r3, #16]
 8008f02:	e05f      	b.n	8008fc4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008f04:	897b      	ldrh	r3, [r7, #10]
 8008f06:	11db      	asrs	r3, r3, #7
 8008f08:	b2db      	uxtb	r3, r3
 8008f0a:	f003 0306 	and.w	r3, r3, #6
 8008f0e:	b2db      	uxtb	r3, r3
 8008f10:	f063 030f 	orn	r3, r3, #15
 8008f14:	b2da      	uxtb	r2, r3
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	687a      	ldr	r2, [r7, #4]
 8008f20:	4930      	ldr	r1, [pc, #192]	; (8008fe4 <I2C_MasterRequestRead+0x194>)
 8008f22:	68f8      	ldr	r0, [r7, #12]
 8008f24:	f000 fa37 	bl	8009396 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008f28:	4603      	mov	r3, r0
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d001      	beq.n	8008f32 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8008f2e:	2301      	movs	r3, #1
 8008f30:	e054      	b.n	8008fdc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008f32:	897b      	ldrh	r3, [r7, #10]
 8008f34:	b2da      	uxtb	r2, r3
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	687a      	ldr	r2, [r7, #4]
 8008f40:	4929      	ldr	r1, [pc, #164]	; (8008fe8 <I2C_MasterRequestRead+0x198>)
 8008f42:	68f8      	ldr	r0, [r7, #12]
 8008f44:	f000 fa27 	bl	8009396 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d001      	beq.n	8008f52 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8008f4e:	2301      	movs	r3, #1
 8008f50:	e044      	b.n	8008fdc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008f52:	2300      	movs	r3, #0
 8008f54:	613b      	str	r3, [r7, #16]
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	695b      	ldr	r3, [r3, #20]
 8008f5c:	613b      	str	r3, [r7, #16]
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	699b      	ldr	r3, [r3, #24]
 8008f64:	613b      	str	r3, [r7, #16]
 8008f66:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	681a      	ldr	r2, [r3, #0]
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008f76:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	9300      	str	r3, [sp, #0]
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2200      	movs	r2, #0
 8008f80:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008f84:	68f8      	ldr	r0, [r7, #12]
 8008f86:	f000 f9af 	bl	80092e8 <I2C_WaitOnFlagUntilTimeout>
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d00d      	beq.n	8008fac <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008f9e:	d103      	bne.n	8008fa8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008fa6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8008fa8:	2303      	movs	r3, #3
 8008faa:	e017      	b.n	8008fdc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8008fac:	897b      	ldrh	r3, [r7, #10]
 8008fae:	11db      	asrs	r3, r3, #7
 8008fb0:	b2db      	uxtb	r3, r3
 8008fb2:	f003 0306 	and.w	r3, r3, #6
 8008fb6:	b2db      	uxtb	r3, r3
 8008fb8:	f063 030e 	orn	r3, r3, #14
 8008fbc:	b2da      	uxtb	r2, r3
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	687a      	ldr	r2, [r7, #4]
 8008fc8:	4907      	ldr	r1, [pc, #28]	; (8008fe8 <I2C_MasterRequestRead+0x198>)
 8008fca:	68f8      	ldr	r0, [r7, #12]
 8008fcc:	f000 f9e3 	bl	8009396 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008fd0:	4603      	mov	r3, r0
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d001      	beq.n	8008fda <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	e000      	b.n	8008fdc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8008fda:	2300      	movs	r3, #0
}
 8008fdc:	4618      	mov	r0, r3
 8008fde:	3718      	adds	r7, #24
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	bd80      	pop	{r7, pc}
 8008fe4:	00010008 	.word	0x00010008
 8008fe8:	00010002 	.word	0x00010002

08008fec <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b088      	sub	sp, #32
 8008ff0:	af02      	add	r7, sp, #8
 8008ff2:	60f8      	str	r0, [r7, #12]
 8008ff4:	4608      	mov	r0, r1
 8008ff6:	4611      	mov	r1, r2
 8008ff8:	461a      	mov	r2, r3
 8008ffa:	4603      	mov	r3, r0
 8008ffc:	817b      	strh	r3, [r7, #10]
 8008ffe:	460b      	mov	r3, r1
 8009000:	813b      	strh	r3, [r7, #8]
 8009002:	4613      	mov	r3, r2
 8009004:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	681a      	ldr	r2, [r3, #0]
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009014:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009018:	9300      	str	r3, [sp, #0]
 800901a:	6a3b      	ldr	r3, [r7, #32]
 800901c:	2200      	movs	r2, #0
 800901e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009022:	68f8      	ldr	r0, [r7, #12]
 8009024:	f000 f960 	bl	80092e8 <I2C_WaitOnFlagUntilTimeout>
 8009028:	4603      	mov	r3, r0
 800902a:	2b00      	cmp	r3, #0
 800902c:	d00d      	beq.n	800904a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009038:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800903c:	d103      	bne.n	8009046 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009044:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009046:	2303      	movs	r3, #3
 8009048:	e05f      	b.n	800910a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800904a:	897b      	ldrh	r3, [r7, #10]
 800904c:	b2db      	uxtb	r3, r3
 800904e:	461a      	mov	r2, r3
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009058:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800905a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800905c:	6a3a      	ldr	r2, [r7, #32]
 800905e:	492d      	ldr	r1, [pc, #180]	; (8009114 <I2C_RequestMemoryWrite+0x128>)
 8009060:	68f8      	ldr	r0, [r7, #12]
 8009062:	f000 f998 	bl	8009396 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009066:	4603      	mov	r3, r0
 8009068:	2b00      	cmp	r3, #0
 800906a:	d001      	beq.n	8009070 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800906c:	2301      	movs	r3, #1
 800906e:	e04c      	b.n	800910a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009070:	2300      	movs	r3, #0
 8009072:	617b      	str	r3, [r7, #20]
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	695b      	ldr	r3, [r3, #20]
 800907a:	617b      	str	r3, [r7, #20]
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	699b      	ldr	r3, [r3, #24]
 8009082:	617b      	str	r3, [r7, #20]
 8009084:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009086:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009088:	6a39      	ldr	r1, [r7, #32]
 800908a:	68f8      	ldr	r0, [r7, #12]
 800908c:	f000 fa02 	bl	8009494 <I2C_WaitOnTXEFlagUntilTimeout>
 8009090:	4603      	mov	r3, r0
 8009092:	2b00      	cmp	r3, #0
 8009094:	d00d      	beq.n	80090b2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800909a:	2b04      	cmp	r3, #4
 800909c:	d107      	bne.n	80090ae <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	681a      	ldr	r2, [r3, #0]
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80090ac:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80090ae:	2301      	movs	r3, #1
 80090b0:	e02b      	b.n	800910a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80090b2:	88fb      	ldrh	r3, [r7, #6]
 80090b4:	2b01      	cmp	r3, #1
 80090b6:	d105      	bne.n	80090c4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80090b8:	893b      	ldrh	r3, [r7, #8]
 80090ba:	b2da      	uxtb	r2, r3
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	611a      	str	r2, [r3, #16]
 80090c2:	e021      	b.n	8009108 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80090c4:	893b      	ldrh	r3, [r7, #8]
 80090c6:	0a1b      	lsrs	r3, r3, #8
 80090c8:	b29b      	uxth	r3, r3
 80090ca:	b2da      	uxtb	r2, r3
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80090d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80090d4:	6a39      	ldr	r1, [r7, #32]
 80090d6:	68f8      	ldr	r0, [r7, #12]
 80090d8:	f000 f9dc 	bl	8009494 <I2C_WaitOnTXEFlagUntilTimeout>
 80090dc:	4603      	mov	r3, r0
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d00d      	beq.n	80090fe <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090e6:	2b04      	cmp	r3, #4
 80090e8:	d107      	bne.n	80090fa <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	681a      	ldr	r2, [r3, #0]
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80090f8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80090fa:	2301      	movs	r3, #1
 80090fc:	e005      	b.n	800910a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80090fe:	893b      	ldrh	r3, [r7, #8]
 8009100:	b2da      	uxtb	r2, r3
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8009108:	2300      	movs	r3, #0
}
 800910a:	4618      	mov	r0, r3
 800910c:	3718      	adds	r7, #24
 800910e:	46bd      	mov	sp, r7
 8009110:	bd80      	pop	{r7, pc}
 8009112:	bf00      	nop
 8009114:	00010002 	.word	0x00010002

08009118 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b088      	sub	sp, #32
 800911c:	af02      	add	r7, sp, #8
 800911e:	60f8      	str	r0, [r7, #12]
 8009120:	4608      	mov	r0, r1
 8009122:	4611      	mov	r1, r2
 8009124:	461a      	mov	r2, r3
 8009126:	4603      	mov	r3, r0
 8009128:	817b      	strh	r3, [r7, #10]
 800912a:	460b      	mov	r3, r1
 800912c:	813b      	strh	r3, [r7, #8]
 800912e:	4613      	mov	r3, r2
 8009130:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	681a      	ldr	r2, [r3, #0]
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009140:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	681a      	ldr	r2, [r3, #0]
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009150:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009154:	9300      	str	r3, [sp, #0]
 8009156:	6a3b      	ldr	r3, [r7, #32]
 8009158:	2200      	movs	r2, #0
 800915a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800915e:	68f8      	ldr	r0, [r7, #12]
 8009160:	f000 f8c2 	bl	80092e8 <I2C_WaitOnFlagUntilTimeout>
 8009164:	4603      	mov	r3, r0
 8009166:	2b00      	cmp	r3, #0
 8009168:	d00d      	beq.n	8009186 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009174:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009178:	d103      	bne.n	8009182 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009180:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009182:	2303      	movs	r3, #3
 8009184:	e0aa      	b.n	80092dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009186:	897b      	ldrh	r3, [r7, #10]
 8009188:	b2db      	uxtb	r3, r3
 800918a:	461a      	mov	r2, r3
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009194:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009198:	6a3a      	ldr	r2, [r7, #32]
 800919a:	4952      	ldr	r1, [pc, #328]	; (80092e4 <I2C_RequestMemoryRead+0x1cc>)
 800919c:	68f8      	ldr	r0, [r7, #12]
 800919e:	f000 f8fa 	bl	8009396 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80091a2:	4603      	mov	r3, r0
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d001      	beq.n	80091ac <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80091a8:	2301      	movs	r3, #1
 80091aa:	e097      	b.n	80092dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80091ac:	2300      	movs	r3, #0
 80091ae:	617b      	str	r3, [r7, #20]
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	695b      	ldr	r3, [r3, #20]
 80091b6:	617b      	str	r3, [r7, #20]
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	699b      	ldr	r3, [r3, #24]
 80091be:	617b      	str	r3, [r7, #20]
 80091c0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80091c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091c4:	6a39      	ldr	r1, [r7, #32]
 80091c6:	68f8      	ldr	r0, [r7, #12]
 80091c8:	f000 f964 	bl	8009494 <I2C_WaitOnTXEFlagUntilTimeout>
 80091cc:	4603      	mov	r3, r0
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d00d      	beq.n	80091ee <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091d6:	2b04      	cmp	r3, #4
 80091d8:	d107      	bne.n	80091ea <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	681a      	ldr	r2, [r3, #0]
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80091e8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80091ea:	2301      	movs	r3, #1
 80091ec:	e076      	b.n	80092dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80091ee:	88fb      	ldrh	r3, [r7, #6]
 80091f0:	2b01      	cmp	r3, #1
 80091f2:	d105      	bne.n	8009200 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80091f4:	893b      	ldrh	r3, [r7, #8]
 80091f6:	b2da      	uxtb	r2, r3
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	611a      	str	r2, [r3, #16]
 80091fe:	e021      	b.n	8009244 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009200:	893b      	ldrh	r3, [r7, #8]
 8009202:	0a1b      	lsrs	r3, r3, #8
 8009204:	b29b      	uxth	r3, r3
 8009206:	b2da      	uxtb	r2, r3
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800920e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009210:	6a39      	ldr	r1, [r7, #32]
 8009212:	68f8      	ldr	r0, [r7, #12]
 8009214:	f000 f93e 	bl	8009494 <I2C_WaitOnTXEFlagUntilTimeout>
 8009218:	4603      	mov	r3, r0
 800921a:	2b00      	cmp	r3, #0
 800921c:	d00d      	beq.n	800923a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009222:	2b04      	cmp	r3, #4
 8009224:	d107      	bne.n	8009236 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	681a      	ldr	r2, [r3, #0]
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009234:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009236:	2301      	movs	r3, #1
 8009238:	e050      	b.n	80092dc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800923a:	893b      	ldrh	r3, [r7, #8]
 800923c:	b2da      	uxtb	r2, r3
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009244:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009246:	6a39      	ldr	r1, [r7, #32]
 8009248:	68f8      	ldr	r0, [r7, #12]
 800924a:	f000 f923 	bl	8009494 <I2C_WaitOnTXEFlagUntilTimeout>
 800924e:	4603      	mov	r3, r0
 8009250:	2b00      	cmp	r3, #0
 8009252:	d00d      	beq.n	8009270 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009258:	2b04      	cmp	r3, #4
 800925a:	d107      	bne.n	800926c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	681a      	ldr	r2, [r3, #0]
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800926a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800926c:	2301      	movs	r3, #1
 800926e:	e035      	b.n	80092dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	681a      	ldr	r2, [r3, #0]
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800927e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009282:	9300      	str	r3, [sp, #0]
 8009284:	6a3b      	ldr	r3, [r7, #32]
 8009286:	2200      	movs	r2, #0
 8009288:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800928c:	68f8      	ldr	r0, [r7, #12]
 800928e:	f000 f82b 	bl	80092e8 <I2C_WaitOnFlagUntilTimeout>
 8009292:	4603      	mov	r3, r0
 8009294:	2b00      	cmp	r3, #0
 8009296:	d00d      	beq.n	80092b4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80092a6:	d103      	bne.n	80092b0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80092ae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80092b0:	2303      	movs	r3, #3
 80092b2:	e013      	b.n	80092dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80092b4:	897b      	ldrh	r3, [r7, #10]
 80092b6:	b2db      	uxtb	r3, r3
 80092b8:	f043 0301 	orr.w	r3, r3, #1
 80092bc:	b2da      	uxtb	r2, r3
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80092c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092c6:	6a3a      	ldr	r2, [r7, #32]
 80092c8:	4906      	ldr	r1, [pc, #24]	; (80092e4 <I2C_RequestMemoryRead+0x1cc>)
 80092ca:	68f8      	ldr	r0, [r7, #12]
 80092cc:	f000 f863 	bl	8009396 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80092d0:	4603      	mov	r3, r0
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d001      	beq.n	80092da <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80092d6:	2301      	movs	r3, #1
 80092d8:	e000      	b.n	80092dc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80092da:	2300      	movs	r3, #0
}
 80092dc:	4618      	mov	r0, r3
 80092de:	3718      	adds	r7, #24
 80092e0:	46bd      	mov	sp, r7
 80092e2:	bd80      	pop	{r7, pc}
 80092e4:	00010002 	.word	0x00010002

080092e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80092e8:	b580      	push	{r7, lr}
 80092ea:	b084      	sub	sp, #16
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	60f8      	str	r0, [r7, #12]
 80092f0:	60b9      	str	r1, [r7, #8]
 80092f2:	603b      	str	r3, [r7, #0]
 80092f4:	4613      	mov	r3, r2
 80092f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80092f8:	e025      	b.n	8009346 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009300:	d021      	beq.n	8009346 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009302:	f7fd f9bd 	bl	8006680 <HAL_GetTick>
 8009306:	4602      	mov	r2, r0
 8009308:	69bb      	ldr	r3, [r7, #24]
 800930a:	1ad3      	subs	r3, r2, r3
 800930c:	683a      	ldr	r2, [r7, #0]
 800930e:	429a      	cmp	r2, r3
 8009310:	d302      	bcc.n	8009318 <I2C_WaitOnFlagUntilTimeout+0x30>
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d116      	bne.n	8009346 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	2200      	movs	r2, #0
 800931c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	2220      	movs	r2, #32
 8009322:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	2200      	movs	r2, #0
 800932a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009332:	f043 0220 	orr.w	r2, r3, #32
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	2200      	movs	r2, #0
 800933e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009342:	2301      	movs	r3, #1
 8009344:	e023      	b.n	800938e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009346:	68bb      	ldr	r3, [r7, #8]
 8009348:	0c1b      	lsrs	r3, r3, #16
 800934a:	b2db      	uxtb	r3, r3
 800934c:	2b01      	cmp	r3, #1
 800934e:	d10d      	bne.n	800936c <I2C_WaitOnFlagUntilTimeout+0x84>
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	695b      	ldr	r3, [r3, #20]
 8009356:	43da      	mvns	r2, r3
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	4013      	ands	r3, r2
 800935c:	b29b      	uxth	r3, r3
 800935e:	2b00      	cmp	r3, #0
 8009360:	bf0c      	ite	eq
 8009362:	2301      	moveq	r3, #1
 8009364:	2300      	movne	r3, #0
 8009366:	b2db      	uxtb	r3, r3
 8009368:	461a      	mov	r2, r3
 800936a:	e00c      	b.n	8009386 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	699b      	ldr	r3, [r3, #24]
 8009372:	43da      	mvns	r2, r3
 8009374:	68bb      	ldr	r3, [r7, #8]
 8009376:	4013      	ands	r3, r2
 8009378:	b29b      	uxth	r3, r3
 800937a:	2b00      	cmp	r3, #0
 800937c:	bf0c      	ite	eq
 800937e:	2301      	moveq	r3, #1
 8009380:	2300      	movne	r3, #0
 8009382:	b2db      	uxtb	r3, r3
 8009384:	461a      	mov	r2, r3
 8009386:	79fb      	ldrb	r3, [r7, #7]
 8009388:	429a      	cmp	r2, r3
 800938a:	d0b6      	beq.n	80092fa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800938c:	2300      	movs	r3, #0
}
 800938e:	4618      	mov	r0, r3
 8009390:	3710      	adds	r7, #16
 8009392:	46bd      	mov	sp, r7
 8009394:	bd80      	pop	{r7, pc}

08009396 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009396:	b580      	push	{r7, lr}
 8009398:	b084      	sub	sp, #16
 800939a:	af00      	add	r7, sp, #0
 800939c:	60f8      	str	r0, [r7, #12]
 800939e:	60b9      	str	r1, [r7, #8]
 80093a0:	607a      	str	r2, [r7, #4]
 80093a2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80093a4:	e051      	b.n	800944a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	695b      	ldr	r3, [r3, #20]
 80093ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80093b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80093b4:	d123      	bne.n	80093fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	681a      	ldr	r2, [r3, #0]
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80093c4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80093ce:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	2200      	movs	r2, #0
 80093d4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	2220      	movs	r2, #32
 80093da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	2200      	movs	r2, #0
 80093e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093ea:	f043 0204 	orr.w	r2, r3, #4
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	2200      	movs	r2, #0
 80093f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80093fa:	2301      	movs	r3, #1
 80093fc:	e046      	b.n	800948c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009404:	d021      	beq.n	800944a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009406:	f7fd f93b 	bl	8006680 <HAL_GetTick>
 800940a:	4602      	mov	r2, r0
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	1ad3      	subs	r3, r2, r3
 8009410:	687a      	ldr	r2, [r7, #4]
 8009412:	429a      	cmp	r2, r3
 8009414:	d302      	bcc.n	800941c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d116      	bne.n	800944a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	2200      	movs	r2, #0
 8009420:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	2220      	movs	r2, #32
 8009426:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	2200      	movs	r2, #0
 800942e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009436:	f043 0220 	orr.w	r2, r3, #32
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	2200      	movs	r2, #0
 8009442:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009446:	2301      	movs	r3, #1
 8009448:	e020      	b.n	800948c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800944a:	68bb      	ldr	r3, [r7, #8]
 800944c:	0c1b      	lsrs	r3, r3, #16
 800944e:	b2db      	uxtb	r3, r3
 8009450:	2b01      	cmp	r3, #1
 8009452:	d10c      	bne.n	800946e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	695b      	ldr	r3, [r3, #20]
 800945a:	43da      	mvns	r2, r3
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	4013      	ands	r3, r2
 8009460:	b29b      	uxth	r3, r3
 8009462:	2b00      	cmp	r3, #0
 8009464:	bf14      	ite	ne
 8009466:	2301      	movne	r3, #1
 8009468:	2300      	moveq	r3, #0
 800946a:	b2db      	uxtb	r3, r3
 800946c:	e00b      	b.n	8009486 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	699b      	ldr	r3, [r3, #24]
 8009474:	43da      	mvns	r2, r3
 8009476:	68bb      	ldr	r3, [r7, #8]
 8009478:	4013      	ands	r3, r2
 800947a:	b29b      	uxth	r3, r3
 800947c:	2b00      	cmp	r3, #0
 800947e:	bf14      	ite	ne
 8009480:	2301      	movne	r3, #1
 8009482:	2300      	moveq	r3, #0
 8009484:	b2db      	uxtb	r3, r3
 8009486:	2b00      	cmp	r3, #0
 8009488:	d18d      	bne.n	80093a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800948a:	2300      	movs	r3, #0
}
 800948c:	4618      	mov	r0, r3
 800948e:	3710      	adds	r7, #16
 8009490:	46bd      	mov	sp, r7
 8009492:	bd80      	pop	{r7, pc}

08009494 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009494:	b580      	push	{r7, lr}
 8009496:	b084      	sub	sp, #16
 8009498:	af00      	add	r7, sp, #0
 800949a:	60f8      	str	r0, [r7, #12]
 800949c:	60b9      	str	r1, [r7, #8]
 800949e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80094a0:	e02d      	b.n	80094fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80094a2:	68f8      	ldr	r0, [r7, #12]
 80094a4:	f000 f8ce 	bl	8009644 <I2C_IsAcknowledgeFailed>
 80094a8:	4603      	mov	r3, r0
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d001      	beq.n	80094b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80094ae:	2301      	movs	r3, #1
 80094b0:	e02d      	b.n	800950e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094b8:	d021      	beq.n	80094fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80094ba:	f7fd f8e1 	bl	8006680 <HAL_GetTick>
 80094be:	4602      	mov	r2, r0
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	1ad3      	subs	r3, r2, r3
 80094c4:	68ba      	ldr	r2, [r7, #8]
 80094c6:	429a      	cmp	r2, r3
 80094c8:	d302      	bcc.n	80094d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80094ca:	68bb      	ldr	r3, [r7, #8]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d116      	bne.n	80094fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	2200      	movs	r2, #0
 80094d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	2220      	movs	r2, #32
 80094da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	2200      	movs	r2, #0
 80094e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094ea:	f043 0220 	orr.w	r2, r3, #32
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	2200      	movs	r2, #0
 80094f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80094fa:	2301      	movs	r3, #1
 80094fc:	e007      	b.n	800950e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	695b      	ldr	r3, [r3, #20]
 8009504:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009508:	2b80      	cmp	r3, #128	; 0x80
 800950a:	d1ca      	bne.n	80094a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800950c:	2300      	movs	r3, #0
}
 800950e:	4618      	mov	r0, r3
 8009510:	3710      	adds	r7, #16
 8009512:	46bd      	mov	sp, r7
 8009514:	bd80      	pop	{r7, pc}

08009516 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009516:	b580      	push	{r7, lr}
 8009518:	b084      	sub	sp, #16
 800951a:	af00      	add	r7, sp, #0
 800951c:	60f8      	str	r0, [r7, #12]
 800951e:	60b9      	str	r1, [r7, #8]
 8009520:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009522:	e02d      	b.n	8009580 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009524:	68f8      	ldr	r0, [r7, #12]
 8009526:	f000 f88d 	bl	8009644 <I2C_IsAcknowledgeFailed>
 800952a:	4603      	mov	r3, r0
 800952c:	2b00      	cmp	r3, #0
 800952e:	d001      	beq.n	8009534 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009530:	2301      	movs	r3, #1
 8009532:	e02d      	b.n	8009590 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009534:	68bb      	ldr	r3, [r7, #8]
 8009536:	f1b3 3fff 	cmp.w	r3, #4294967295
 800953a:	d021      	beq.n	8009580 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800953c:	f7fd f8a0 	bl	8006680 <HAL_GetTick>
 8009540:	4602      	mov	r2, r0
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	1ad3      	subs	r3, r2, r3
 8009546:	68ba      	ldr	r2, [r7, #8]
 8009548:	429a      	cmp	r2, r3
 800954a:	d302      	bcc.n	8009552 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800954c:	68bb      	ldr	r3, [r7, #8]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d116      	bne.n	8009580 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	2200      	movs	r2, #0
 8009556:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	2220      	movs	r2, #32
 800955c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	2200      	movs	r2, #0
 8009564:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800956c:	f043 0220 	orr.w	r2, r3, #32
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	2200      	movs	r2, #0
 8009578:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800957c:	2301      	movs	r3, #1
 800957e:	e007      	b.n	8009590 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	695b      	ldr	r3, [r3, #20]
 8009586:	f003 0304 	and.w	r3, r3, #4
 800958a:	2b04      	cmp	r3, #4
 800958c:	d1ca      	bne.n	8009524 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800958e:	2300      	movs	r3, #0
}
 8009590:	4618      	mov	r0, r3
 8009592:	3710      	adds	r7, #16
 8009594:	46bd      	mov	sp, r7
 8009596:	bd80      	pop	{r7, pc}

08009598 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009598:	b580      	push	{r7, lr}
 800959a:	b084      	sub	sp, #16
 800959c:	af00      	add	r7, sp, #0
 800959e:	60f8      	str	r0, [r7, #12]
 80095a0:	60b9      	str	r1, [r7, #8]
 80095a2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80095a4:	e042      	b.n	800962c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	695b      	ldr	r3, [r3, #20]
 80095ac:	f003 0310 	and.w	r3, r3, #16
 80095b0:	2b10      	cmp	r3, #16
 80095b2:	d119      	bne.n	80095e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f06f 0210 	mvn.w	r2, #16
 80095bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	2200      	movs	r2, #0
 80095c2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2220      	movs	r2, #32
 80095c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	2200      	movs	r2, #0
 80095d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	2200      	movs	r2, #0
 80095e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80095e4:	2301      	movs	r3, #1
 80095e6:	e029      	b.n	800963c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80095e8:	f7fd f84a 	bl	8006680 <HAL_GetTick>
 80095ec:	4602      	mov	r2, r0
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	1ad3      	subs	r3, r2, r3
 80095f2:	68ba      	ldr	r2, [r7, #8]
 80095f4:	429a      	cmp	r2, r3
 80095f6:	d302      	bcc.n	80095fe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80095f8:	68bb      	ldr	r3, [r7, #8]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d116      	bne.n	800962c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	2200      	movs	r2, #0
 8009602:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	2220      	movs	r2, #32
 8009608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	2200      	movs	r2, #0
 8009610:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009618:	f043 0220 	orr.w	r2, r3, #32
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	2200      	movs	r2, #0
 8009624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009628:	2301      	movs	r3, #1
 800962a:	e007      	b.n	800963c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	695b      	ldr	r3, [r3, #20]
 8009632:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009636:	2b40      	cmp	r3, #64	; 0x40
 8009638:	d1b5      	bne.n	80095a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800963a:	2300      	movs	r3, #0
}
 800963c:	4618      	mov	r0, r3
 800963e:	3710      	adds	r7, #16
 8009640:	46bd      	mov	sp, r7
 8009642:	bd80      	pop	{r7, pc}

08009644 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009644:	b480      	push	{r7}
 8009646:	b083      	sub	sp, #12
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	695b      	ldr	r3, [r3, #20]
 8009652:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009656:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800965a:	d11b      	bne.n	8009694 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009664:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2200      	movs	r2, #0
 800966a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	2220      	movs	r2, #32
 8009670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2200      	movs	r2, #0
 8009678:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009680:	f043 0204 	orr.w	r2, r3, #4
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2200      	movs	r2, #0
 800968c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009690:	2301      	movs	r3, #1
 8009692:	e000      	b.n	8009696 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009694:	2300      	movs	r3, #0
}
 8009696:	4618      	mov	r0, r3
 8009698:	370c      	adds	r7, #12
 800969a:	46bd      	mov	sp, r7
 800969c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a0:	4770      	bx	lr

080096a2 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80096a2:	b580      	push	{r7, lr}
 80096a4:	b084      	sub	sp, #16
 80096a6:	af00      	add	r7, sp, #0
 80096a8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d101      	bne.n	80096b4 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80096b0:	2301      	movs	r3, #1
 80096b2:	e034      	b.n	800971e <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80096bc:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	f245 5255 	movw	r2, #21845	; 0x5555
 80096c6:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	687a      	ldr	r2, [r7, #4]
 80096ce:	6852      	ldr	r2, [r2, #4]
 80096d0:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	687a      	ldr	r2, [r7, #4]
 80096d8:	6892      	ldr	r2, [r2, #8]
 80096da:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80096dc:	f7fc ffd0 	bl	8006680 <HAL_GetTick>
 80096e0:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80096e2:	e00f      	b.n	8009704 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80096e4:	f7fc ffcc 	bl	8006680 <HAL_GetTick>
 80096e8:	4602      	mov	r2, r0
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	1ad3      	subs	r3, r2, r3
 80096ee:	2b31      	cmp	r3, #49	; 0x31
 80096f0:	d908      	bls.n	8009704 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	68db      	ldr	r3, [r3, #12]
 80096f8:	f003 0303 	and.w	r3, r3, #3
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d001      	beq.n	8009704 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8009700:	2303      	movs	r3, #3
 8009702:	e00c      	b.n	800971e <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	68db      	ldr	r3, [r3, #12]
 800970a:	f003 0303 	and.w	r3, r3, #3
 800970e:	2b00      	cmp	r3, #0
 8009710:	d1e8      	bne.n	80096e4 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800971a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800971c:	2300      	movs	r3, #0
}
 800971e:	4618      	mov	r0, r3
 8009720:	3710      	adds	r7, #16
 8009722:	46bd      	mov	sp, r7
 8009724:	bd80      	pop	{r7, pc}

08009726 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8009726:	b480      	push	{r7}
 8009728:	b083      	sub	sp, #12
 800972a:	af00      	add	r7, sp, #0
 800972c:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8009736:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009738:	2300      	movs	r3, #0
}
 800973a:	4618      	mov	r0, r3
 800973c:	370c      	adds	r7, #12
 800973e:	46bd      	mov	sp, r7
 8009740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009744:	4770      	bx	lr
	...

08009748 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b086      	sub	sp, #24
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d101      	bne.n	800975a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009756:	2301      	movs	r3, #1
 8009758:	e267      	b.n	8009c2a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	f003 0301 	and.w	r3, r3, #1
 8009762:	2b00      	cmp	r3, #0
 8009764:	d075      	beq.n	8009852 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009766:	4b88      	ldr	r3, [pc, #544]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 8009768:	689b      	ldr	r3, [r3, #8]
 800976a:	f003 030c 	and.w	r3, r3, #12
 800976e:	2b04      	cmp	r3, #4
 8009770:	d00c      	beq.n	800978c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009772:	4b85      	ldr	r3, [pc, #532]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 8009774:	689b      	ldr	r3, [r3, #8]
 8009776:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800977a:	2b08      	cmp	r3, #8
 800977c:	d112      	bne.n	80097a4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800977e:	4b82      	ldr	r3, [pc, #520]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 8009780:	685b      	ldr	r3, [r3, #4]
 8009782:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009786:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800978a:	d10b      	bne.n	80097a4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800978c:	4b7e      	ldr	r3, [pc, #504]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009794:	2b00      	cmp	r3, #0
 8009796:	d05b      	beq.n	8009850 <HAL_RCC_OscConfig+0x108>
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	685b      	ldr	r3, [r3, #4]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d157      	bne.n	8009850 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80097a0:	2301      	movs	r3, #1
 80097a2:	e242      	b.n	8009c2a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	685b      	ldr	r3, [r3, #4]
 80097a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80097ac:	d106      	bne.n	80097bc <HAL_RCC_OscConfig+0x74>
 80097ae:	4b76      	ldr	r3, [pc, #472]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	4a75      	ldr	r2, [pc, #468]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 80097b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80097b8:	6013      	str	r3, [r2, #0]
 80097ba:	e01d      	b.n	80097f8 <HAL_RCC_OscConfig+0xb0>
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	685b      	ldr	r3, [r3, #4]
 80097c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80097c4:	d10c      	bne.n	80097e0 <HAL_RCC_OscConfig+0x98>
 80097c6:	4b70      	ldr	r3, [pc, #448]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	4a6f      	ldr	r2, [pc, #444]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 80097cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80097d0:	6013      	str	r3, [r2, #0]
 80097d2:	4b6d      	ldr	r3, [pc, #436]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	4a6c      	ldr	r2, [pc, #432]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 80097d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80097dc:	6013      	str	r3, [r2, #0]
 80097de:	e00b      	b.n	80097f8 <HAL_RCC_OscConfig+0xb0>
 80097e0:	4b69      	ldr	r3, [pc, #420]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	4a68      	ldr	r2, [pc, #416]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 80097e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80097ea:	6013      	str	r3, [r2, #0]
 80097ec:	4b66      	ldr	r3, [pc, #408]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	4a65      	ldr	r2, [pc, #404]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 80097f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80097f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	685b      	ldr	r3, [r3, #4]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d013      	beq.n	8009828 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009800:	f7fc ff3e 	bl	8006680 <HAL_GetTick>
 8009804:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009806:	e008      	b.n	800981a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009808:	f7fc ff3a 	bl	8006680 <HAL_GetTick>
 800980c:	4602      	mov	r2, r0
 800980e:	693b      	ldr	r3, [r7, #16]
 8009810:	1ad3      	subs	r3, r2, r3
 8009812:	2b64      	cmp	r3, #100	; 0x64
 8009814:	d901      	bls.n	800981a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009816:	2303      	movs	r3, #3
 8009818:	e207      	b.n	8009c2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800981a:	4b5b      	ldr	r3, [pc, #364]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009822:	2b00      	cmp	r3, #0
 8009824:	d0f0      	beq.n	8009808 <HAL_RCC_OscConfig+0xc0>
 8009826:	e014      	b.n	8009852 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009828:	f7fc ff2a 	bl	8006680 <HAL_GetTick>
 800982c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800982e:	e008      	b.n	8009842 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009830:	f7fc ff26 	bl	8006680 <HAL_GetTick>
 8009834:	4602      	mov	r2, r0
 8009836:	693b      	ldr	r3, [r7, #16]
 8009838:	1ad3      	subs	r3, r2, r3
 800983a:	2b64      	cmp	r3, #100	; 0x64
 800983c:	d901      	bls.n	8009842 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800983e:	2303      	movs	r3, #3
 8009840:	e1f3      	b.n	8009c2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009842:	4b51      	ldr	r3, [pc, #324]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800984a:	2b00      	cmp	r3, #0
 800984c:	d1f0      	bne.n	8009830 <HAL_RCC_OscConfig+0xe8>
 800984e:	e000      	b.n	8009852 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009850:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	f003 0302 	and.w	r3, r3, #2
 800985a:	2b00      	cmp	r3, #0
 800985c:	d063      	beq.n	8009926 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800985e:	4b4a      	ldr	r3, [pc, #296]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 8009860:	689b      	ldr	r3, [r3, #8]
 8009862:	f003 030c 	and.w	r3, r3, #12
 8009866:	2b00      	cmp	r3, #0
 8009868:	d00b      	beq.n	8009882 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800986a:	4b47      	ldr	r3, [pc, #284]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 800986c:	689b      	ldr	r3, [r3, #8]
 800986e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009872:	2b08      	cmp	r3, #8
 8009874:	d11c      	bne.n	80098b0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009876:	4b44      	ldr	r3, [pc, #272]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 8009878:	685b      	ldr	r3, [r3, #4]
 800987a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800987e:	2b00      	cmp	r3, #0
 8009880:	d116      	bne.n	80098b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009882:	4b41      	ldr	r3, [pc, #260]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	f003 0302 	and.w	r3, r3, #2
 800988a:	2b00      	cmp	r3, #0
 800988c:	d005      	beq.n	800989a <HAL_RCC_OscConfig+0x152>
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	68db      	ldr	r3, [r3, #12]
 8009892:	2b01      	cmp	r3, #1
 8009894:	d001      	beq.n	800989a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009896:	2301      	movs	r3, #1
 8009898:	e1c7      	b.n	8009c2a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800989a:	4b3b      	ldr	r3, [pc, #236]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	691b      	ldr	r3, [r3, #16]
 80098a6:	00db      	lsls	r3, r3, #3
 80098a8:	4937      	ldr	r1, [pc, #220]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 80098aa:	4313      	orrs	r3, r2
 80098ac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80098ae:	e03a      	b.n	8009926 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	68db      	ldr	r3, [r3, #12]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d020      	beq.n	80098fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80098b8:	4b34      	ldr	r3, [pc, #208]	; (800998c <HAL_RCC_OscConfig+0x244>)
 80098ba:	2201      	movs	r2, #1
 80098bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098be:	f7fc fedf 	bl	8006680 <HAL_GetTick>
 80098c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80098c4:	e008      	b.n	80098d8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80098c6:	f7fc fedb 	bl	8006680 <HAL_GetTick>
 80098ca:	4602      	mov	r2, r0
 80098cc:	693b      	ldr	r3, [r7, #16]
 80098ce:	1ad3      	subs	r3, r2, r3
 80098d0:	2b02      	cmp	r3, #2
 80098d2:	d901      	bls.n	80098d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80098d4:	2303      	movs	r3, #3
 80098d6:	e1a8      	b.n	8009c2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80098d8:	4b2b      	ldr	r3, [pc, #172]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f003 0302 	and.w	r3, r3, #2
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d0f0      	beq.n	80098c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80098e4:	4b28      	ldr	r3, [pc, #160]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	691b      	ldr	r3, [r3, #16]
 80098f0:	00db      	lsls	r3, r3, #3
 80098f2:	4925      	ldr	r1, [pc, #148]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 80098f4:	4313      	orrs	r3, r2
 80098f6:	600b      	str	r3, [r1, #0]
 80098f8:	e015      	b.n	8009926 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80098fa:	4b24      	ldr	r3, [pc, #144]	; (800998c <HAL_RCC_OscConfig+0x244>)
 80098fc:	2200      	movs	r2, #0
 80098fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009900:	f7fc febe 	bl	8006680 <HAL_GetTick>
 8009904:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009906:	e008      	b.n	800991a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009908:	f7fc feba 	bl	8006680 <HAL_GetTick>
 800990c:	4602      	mov	r2, r0
 800990e:	693b      	ldr	r3, [r7, #16]
 8009910:	1ad3      	subs	r3, r2, r3
 8009912:	2b02      	cmp	r3, #2
 8009914:	d901      	bls.n	800991a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009916:	2303      	movs	r3, #3
 8009918:	e187      	b.n	8009c2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800991a:	4b1b      	ldr	r3, [pc, #108]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f003 0302 	and.w	r3, r3, #2
 8009922:	2b00      	cmp	r3, #0
 8009924:	d1f0      	bne.n	8009908 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	f003 0308 	and.w	r3, r3, #8
 800992e:	2b00      	cmp	r3, #0
 8009930:	d036      	beq.n	80099a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	695b      	ldr	r3, [r3, #20]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d016      	beq.n	8009968 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800993a:	4b15      	ldr	r3, [pc, #84]	; (8009990 <HAL_RCC_OscConfig+0x248>)
 800993c:	2201      	movs	r2, #1
 800993e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009940:	f7fc fe9e 	bl	8006680 <HAL_GetTick>
 8009944:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009946:	e008      	b.n	800995a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009948:	f7fc fe9a 	bl	8006680 <HAL_GetTick>
 800994c:	4602      	mov	r2, r0
 800994e:	693b      	ldr	r3, [r7, #16]
 8009950:	1ad3      	subs	r3, r2, r3
 8009952:	2b02      	cmp	r3, #2
 8009954:	d901      	bls.n	800995a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009956:	2303      	movs	r3, #3
 8009958:	e167      	b.n	8009c2a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800995a:	4b0b      	ldr	r3, [pc, #44]	; (8009988 <HAL_RCC_OscConfig+0x240>)
 800995c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800995e:	f003 0302 	and.w	r3, r3, #2
 8009962:	2b00      	cmp	r3, #0
 8009964:	d0f0      	beq.n	8009948 <HAL_RCC_OscConfig+0x200>
 8009966:	e01b      	b.n	80099a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009968:	4b09      	ldr	r3, [pc, #36]	; (8009990 <HAL_RCC_OscConfig+0x248>)
 800996a:	2200      	movs	r2, #0
 800996c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800996e:	f7fc fe87 	bl	8006680 <HAL_GetTick>
 8009972:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009974:	e00e      	b.n	8009994 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009976:	f7fc fe83 	bl	8006680 <HAL_GetTick>
 800997a:	4602      	mov	r2, r0
 800997c:	693b      	ldr	r3, [r7, #16]
 800997e:	1ad3      	subs	r3, r2, r3
 8009980:	2b02      	cmp	r3, #2
 8009982:	d907      	bls.n	8009994 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009984:	2303      	movs	r3, #3
 8009986:	e150      	b.n	8009c2a <HAL_RCC_OscConfig+0x4e2>
 8009988:	40023800 	.word	0x40023800
 800998c:	42470000 	.word	0x42470000
 8009990:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009994:	4b88      	ldr	r3, [pc, #544]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 8009996:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009998:	f003 0302 	and.w	r3, r3, #2
 800999c:	2b00      	cmp	r3, #0
 800999e:	d1ea      	bne.n	8009976 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	f003 0304 	and.w	r3, r3, #4
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	f000 8097 	beq.w	8009adc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80099ae:	2300      	movs	r3, #0
 80099b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80099b2:	4b81      	ldr	r3, [pc, #516]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 80099b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d10f      	bne.n	80099de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80099be:	2300      	movs	r3, #0
 80099c0:	60bb      	str	r3, [r7, #8]
 80099c2:	4b7d      	ldr	r3, [pc, #500]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 80099c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099c6:	4a7c      	ldr	r2, [pc, #496]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 80099c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80099cc:	6413      	str	r3, [r2, #64]	; 0x40
 80099ce:	4b7a      	ldr	r3, [pc, #488]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 80099d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80099d6:	60bb      	str	r3, [r7, #8]
 80099d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80099da:	2301      	movs	r3, #1
 80099dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80099de:	4b77      	ldr	r3, [pc, #476]	; (8009bbc <HAL_RCC_OscConfig+0x474>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d118      	bne.n	8009a1c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80099ea:	4b74      	ldr	r3, [pc, #464]	; (8009bbc <HAL_RCC_OscConfig+0x474>)
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	4a73      	ldr	r2, [pc, #460]	; (8009bbc <HAL_RCC_OscConfig+0x474>)
 80099f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80099f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80099f6:	f7fc fe43 	bl	8006680 <HAL_GetTick>
 80099fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80099fc:	e008      	b.n	8009a10 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80099fe:	f7fc fe3f 	bl	8006680 <HAL_GetTick>
 8009a02:	4602      	mov	r2, r0
 8009a04:	693b      	ldr	r3, [r7, #16]
 8009a06:	1ad3      	subs	r3, r2, r3
 8009a08:	2b02      	cmp	r3, #2
 8009a0a:	d901      	bls.n	8009a10 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8009a0c:	2303      	movs	r3, #3
 8009a0e:	e10c      	b.n	8009c2a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009a10:	4b6a      	ldr	r3, [pc, #424]	; (8009bbc <HAL_RCC_OscConfig+0x474>)
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d0f0      	beq.n	80099fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	689b      	ldr	r3, [r3, #8]
 8009a20:	2b01      	cmp	r3, #1
 8009a22:	d106      	bne.n	8009a32 <HAL_RCC_OscConfig+0x2ea>
 8009a24:	4b64      	ldr	r3, [pc, #400]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 8009a26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a28:	4a63      	ldr	r2, [pc, #396]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 8009a2a:	f043 0301 	orr.w	r3, r3, #1
 8009a2e:	6713      	str	r3, [r2, #112]	; 0x70
 8009a30:	e01c      	b.n	8009a6c <HAL_RCC_OscConfig+0x324>
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	689b      	ldr	r3, [r3, #8]
 8009a36:	2b05      	cmp	r3, #5
 8009a38:	d10c      	bne.n	8009a54 <HAL_RCC_OscConfig+0x30c>
 8009a3a:	4b5f      	ldr	r3, [pc, #380]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 8009a3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a3e:	4a5e      	ldr	r2, [pc, #376]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 8009a40:	f043 0304 	orr.w	r3, r3, #4
 8009a44:	6713      	str	r3, [r2, #112]	; 0x70
 8009a46:	4b5c      	ldr	r3, [pc, #368]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 8009a48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a4a:	4a5b      	ldr	r2, [pc, #364]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 8009a4c:	f043 0301 	orr.w	r3, r3, #1
 8009a50:	6713      	str	r3, [r2, #112]	; 0x70
 8009a52:	e00b      	b.n	8009a6c <HAL_RCC_OscConfig+0x324>
 8009a54:	4b58      	ldr	r3, [pc, #352]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 8009a56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a58:	4a57      	ldr	r2, [pc, #348]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 8009a5a:	f023 0301 	bic.w	r3, r3, #1
 8009a5e:	6713      	str	r3, [r2, #112]	; 0x70
 8009a60:	4b55      	ldr	r3, [pc, #340]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 8009a62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a64:	4a54      	ldr	r2, [pc, #336]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 8009a66:	f023 0304 	bic.w	r3, r3, #4
 8009a6a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	689b      	ldr	r3, [r3, #8]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d015      	beq.n	8009aa0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009a74:	f7fc fe04 	bl	8006680 <HAL_GetTick>
 8009a78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009a7a:	e00a      	b.n	8009a92 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009a7c:	f7fc fe00 	bl	8006680 <HAL_GetTick>
 8009a80:	4602      	mov	r2, r0
 8009a82:	693b      	ldr	r3, [r7, #16]
 8009a84:	1ad3      	subs	r3, r2, r3
 8009a86:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a8a:	4293      	cmp	r3, r2
 8009a8c:	d901      	bls.n	8009a92 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8009a8e:	2303      	movs	r3, #3
 8009a90:	e0cb      	b.n	8009c2a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009a92:	4b49      	ldr	r3, [pc, #292]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 8009a94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a96:	f003 0302 	and.w	r3, r3, #2
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d0ee      	beq.n	8009a7c <HAL_RCC_OscConfig+0x334>
 8009a9e:	e014      	b.n	8009aca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009aa0:	f7fc fdee 	bl	8006680 <HAL_GetTick>
 8009aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009aa6:	e00a      	b.n	8009abe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009aa8:	f7fc fdea 	bl	8006680 <HAL_GetTick>
 8009aac:	4602      	mov	r2, r0
 8009aae:	693b      	ldr	r3, [r7, #16]
 8009ab0:	1ad3      	subs	r3, r2, r3
 8009ab2:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ab6:	4293      	cmp	r3, r2
 8009ab8:	d901      	bls.n	8009abe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8009aba:	2303      	movs	r3, #3
 8009abc:	e0b5      	b.n	8009c2a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009abe:	4b3e      	ldr	r3, [pc, #248]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 8009ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ac2:	f003 0302 	and.w	r3, r3, #2
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d1ee      	bne.n	8009aa8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009aca:	7dfb      	ldrb	r3, [r7, #23]
 8009acc:	2b01      	cmp	r3, #1
 8009ace:	d105      	bne.n	8009adc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009ad0:	4b39      	ldr	r3, [pc, #228]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 8009ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ad4:	4a38      	ldr	r2, [pc, #224]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 8009ad6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009ada:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	699b      	ldr	r3, [r3, #24]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	f000 80a1 	beq.w	8009c28 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009ae6:	4b34      	ldr	r3, [pc, #208]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 8009ae8:	689b      	ldr	r3, [r3, #8]
 8009aea:	f003 030c 	and.w	r3, r3, #12
 8009aee:	2b08      	cmp	r3, #8
 8009af0:	d05c      	beq.n	8009bac <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	699b      	ldr	r3, [r3, #24]
 8009af6:	2b02      	cmp	r3, #2
 8009af8:	d141      	bne.n	8009b7e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009afa:	4b31      	ldr	r3, [pc, #196]	; (8009bc0 <HAL_RCC_OscConfig+0x478>)
 8009afc:	2200      	movs	r2, #0
 8009afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009b00:	f7fc fdbe 	bl	8006680 <HAL_GetTick>
 8009b04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009b06:	e008      	b.n	8009b1a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009b08:	f7fc fdba 	bl	8006680 <HAL_GetTick>
 8009b0c:	4602      	mov	r2, r0
 8009b0e:	693b      	ldr	r3, [r7, #16]
 8009b10:	1ad3      	subs	r3, r2, r3
 8009b12:	2b02      	cmp	r3, #2
 8009b14:	d901      	bls.n	8009b1a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8009b16:	2303      	movs	r3, #3
 8009b18:	e087      	b.n	8009c2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009b1a:	4b27      	ldr	r3, [pc, #156]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d1f0      	bne.n	8009b08 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	69da      	ldr	r2, [r3, #28]
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	6a1b      	ldr	r3, [r3, #32]
 8009b2e:	431a      	orrs	r2, r3
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b34:	019b      	lsls	r3, r3, #6
 8009b36:	431a      	orrs	r2, r3
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b3c:	085b      	lsrs	r3, r3, #1
 8009b3e:	3b01      	subs	r3, #1
 8009b40:	041b      	lsls	r3, r3, #16
 8009b42:	431a      	orrs	r2, r3
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b48:	061b      	lsls	r3, r3, #24
 8009b4a:	491b      	ldr	r1, [pc, #108]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 8009b4c:	4313      	orrs	r3, r2
 8009b4e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009b50:	4b1b      	ldr	r3, [pc, #108]	; (8009bc0 <HAL_RCC_OscConfig+0x478>)
 8009b52:	2201      	movs	r2, #1
 8009b54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009b56:	f7fc fd93 	bl	8006680 <HAL_GetTick>
 8009b5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009b5c:	e008      	b.n	8009b70 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009b5e:	f7fc fd8f 	bl	8006680 <HAL_GetTick>
 8009b62:	4602      	mov	r2, r0
 8009b64:	693b      	ldr	r3, [r7, #16]
 8009b66:	1ad3      	subs	r3, r2, r3
 8009b68:	2b02      	cmp	r3, #2
 8009b6a:	d901      	bls.n	8009b70 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009b6c:	2303      	movs	r3, #3
 8009b6e:	e05c      	b.n	8009c2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009b70:	4b11      	ldr	r3, [pc, #68]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d0f0      	beq.n	8009b5e <HAL_RCC_OscConfig+0x416>
 8009b7c:	e054      	b.n	8009c28 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009b7e:	4b10      	ldr	r3, [pc, #64]	; (8009bc0 <HAL_RCC_OscConfig+0x478>)
 8009b80:	2200      	movs	r2, #0
 8009b82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009b84:	f7fc fd7c 	bl	8006680 <HAL_GetTick>
 8009b88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009b8a:	e008      	b.n	8009b9e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009b8c:	f7fc fd78 	bl	8006680 <HAL_GetTick>
 8009b90:	4602      	mov	r2, r0
 8009b92:	693b      	ldr	r3, [r7, #16]
 8009b94:	1ad3      	subs	r3, r2, r3
 8009b96:	2b02      	cmp	r3, #2
 8009b98:	d901      	bls.n	8009b9e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8009b9a:	2303      	movs	r3, #3
 8009b9c:	e045      	b.n	8009c2a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009b9e:	4b06      	ldr	r3, [pc, #24]	; (8009bb8 <HAL_RCC_OscConfig+0x470>)
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d1f0      	bne.n	8009b8c <HAL_RCC_OscConfig+0x444>
 8009baa:	e03d      	b.n	8009c28 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	699b      	ldr	r3, [r3, #24]
 8009bb0:	2b01      	cmp	r3, #1
 8009bb2:	d107      	bne.n	8009bc4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8009bb4:	2301      	movs	r3, #1
 8009bb6:	e038      	b.n	8009c2a <HAL_RCC_OscConfig+0x4e2>
 8009bb8:	40023800 	.word	0x40023800
 8009bbc:	40007000 	.word	0x40007000
 8009bc0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009bc4:	4b1b      	ldr	r3, [pc, #108]	; (8009c34 <HAL_RCC_OscConfig+0x4ec>)
 8009bc6:	685b      	ldr	r3, [r3, #4]
 8009bc8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	699b      	ldr	r3, [r3, #24]
 8009bce:	2b01      	cmp	r3, #1
 8009bd0:	d028      	beq.n	8009c24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009bdc:	429a      	cmp	r2, r3
 8009bde:	d121      	bne.n	8009c24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009bea:	429a      	cmp	r2, r3
 8009bec:	d11a      	bne.n	8009c24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009bee:	68fa      	ldr	r2, [r7, #12]
 8009bf0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009bf4:	4013      	ands	r3, r2
 8009bf6:	687a      	ldr	r2, [r7, #4]
 8009bf8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009bfa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009bfc:	4293      	cmp	r3, r2
 8009bfe:	d111      	bne.n	8009c24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c0a:	085b      	lsrs	r3, r3, #1
 8009c0c:	3b01      	subs	r3, #1
 8009c0e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009c10:	429a      	cmp	r2, r3
 8009c12:	d107      	bne.n	8009c24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c1e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009c20:	429a      	cmp	r2, r3
 8009c22:	d001      	beq.n	8009c28 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8009c24:	2301      	movs	r3, #1
 8009c26:	e000      	b.n	8009c2a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8009c28:	2300      	movs	r3, #0
}
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	3718      	adds	r7, #24
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	bd80      	pop	{r7, pc}
 8009c32:	bf00      	nop
 8009c34:	40023800 	.word	0x40023800

08009c38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b084      	sub	sp, #16
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
 8009c40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d101      	bne.n	8009c4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009c48:	2301      	movs	r3, #1
 8009c4a:	e0cc      	b.n	8009de6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009c4c:	4b68      	ldr	r3, [pc, #416]	; (8009df0 <HAL_RCC_ClockConfig+0x1b8>)
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	f003 0307 	and.w	r3, r3, #7
 8009c54:	683a      	ldr	r2, [r7, #0]
 8009c56:	429a      	cmp	r2, r3
 8009c58:	d90c      	bls.n	8009c74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009c5a:	4b65      	ldr	r3, [pc, #404]	; (8009df0 <HAL_RCC_ClockConfig+0x1b8>)
 8009c5c:	683a      	ldr	r2, [r7, #0]
 8009c5e:	b2d2      	uxtb	r2, r2
 8009c60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009c62:	4b63      	ldr	r3, [pc, #396]	; (8009df0 <HAL_RCC_ClockConfig+0x1b8>)
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	f003 0307 	and.w	r3, r3, #7
 8009c6a:	683a      	ldr	r2, [r7, #0]
 8009c6c:	429a      	cmp	r2, r3
 8009c6e:	d001      	beq.n	8009c74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009c70:	2301      	movs	r3, #1
 8009c72:	e0b8      	b.n	8009de6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	f003 0302 	and.w	r3, r3, #2
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d020      	beq.n	8009cc2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	f003 0304 	and.w	r3, r3, #4
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d005      	beq.n	8009c98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009c8c:	4b59      	ldr	r3, [pc, #356]	; (8009df4 <HAL_RCC_ClockConfig+0x1bc>)
 8009c8e:	689b      	ldr	r3, [r3, #8]
 8009c90:	4a58      	ldr	r2, [pc, #352]	; (8009df4 <HAL_RCC_ClockConfig+0x1bc>)
 8009c92:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009c96:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	f003 0308 	and.w	r3, r3, #8
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d005      	beq.n	8009cb0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009ca4:	4b53      	ldr	r3, [pc, #332]	; (8009df4 <HAL_RCC_ClockConfig+0x1bc>)
 8009ca6:	689b      	ldr	r3, [r3, #8]
 8009ca8:	4a52      	ldr	r2, [pc, #328]	; (8009df4 <HAL_RCC_ClockConfig+0x1bc>)
 8009caa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009cae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009cb0:	4b50      	ldr	r3, [pc, #320]	; (8009df4 <HAL_RCC_ClockConfig+0x1bc>)
 8009cb2:	689b      	ldr	r3, [r3, #8]
 8009cb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	689b      	ldr	r3, [r3, #8]
 8009cbc:	494d      	ldr	r1, [pc, #308]	; (8009df4 <HAL_RCC_ClockConfig+0x1bc>)
 8009cbe:	4313      	orrs	r3, r2
 8009cc0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	f003 0301 	and.w	r3, r3, #1
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d044      	beq.n	8009d58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	685b      	ldr	r3, [r3, #4]
 8009cd2:	2b01      	cmp	r3, #1
 8009cd4:	d107      	bne.n	8009ce6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009cd6:	4b47      	ldr	r3, [pc, #284]	; (8009df4 <HAL_RCC_ClockConfig+0x1bc>)
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d119      	bne.n	8009d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009ce2:	2301      	movs	r3, #1
 8009ce4:	e07f      	b.n	8009de6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	685b      	ldr	r3, [r3, #4]
 8009cea:	2b02      	cmp	r3, #2
 8009cec:	d003      	beq.n	8009cf6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009cf2:	2b03      	cmp	r3, #3
 8009cf4:	d107      	bne.n	8009d06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009cf6:	4b3f      	ldr	r3, [pc, #252]	; (8009df4 <HAL_RCC_ClockConfig+0x1bc>)
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d109      	bne.n	8009d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009d02:	2301      	movs	r3, #1
 8009d04:	e06f      	b.n	8009de6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009d06:	4b3b      	ldr	r3, [pc, #236]	; (8009df4 <HAL_RCC_ClockConfig+0x1bc>)
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	f003 0302 	and.w	r3, r3, #2
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d101      	bne.n	8009d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009d12:	2301      	movs	r3, #1
 8009d14:	e067      	b.n	8009de6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009d16:	4b37      	ldr	r3, [pc, #220]	; (8009df4 <HAL_RCC_ClockConfig+0x1bc>)
 8009d18:	689b      	ldr	r3, [r3, #8]
 8009d1a:	f023 0203 	bic.w	r2, r3, #3
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	685b      	ldr	r3, [r3, #4]
 8009d22:	4934      	ldr	r1, [pc, #208]	; (8009df4 <HAL_RCC_ClockConfig+0x1bc>)
 8009d24:	4313      	orrs	r3, r2
 8009d26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009d28:	f7fc fcaa 	bl	8006680 <HAL_GetTick>
 8009d2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009d2e:	e00a      	b.n	8009d46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009d30:	f7fc fca6 	bl	8006680 <HAL_GetTick>
 8009d34:	4602      	mov	r2, r0
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	1ad3      	subs	r3, r2, r3
 8009d3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	d901      	bls.n	8009d46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009d42:	2303      	movs	r3, #3
 8009d44:	e04f      	b.n	8009de6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009d46:	4b2b      	ldr	r3, [pc, #172]	; (8009df4 <HAL_RCC_ClockConfig+0x1bc>)
 8009d48:	689b      	ldr	r3, [r3, #8]
 8009d4a:	f003 020c 	and.w	r2, r3, #12
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	685b      	ldr	r3, [r3, #4]
 8009d52:	009b      	lsls	r3, r3, #2
 8009d54:	429a      	cmp	r2, r3
 8009d56:	d1eb      	bne.n	8009d30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009d58:	4b25      	ldr	r3, [pc, #148]	; (8009df0 <HAL_RCC_ClockConfig+0x1b8>)
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f003 0307 	and.w	r3, r3, #7
 8009d60:	683a      	ldr	r2, [r7, #0]
 8009d62:	429a      	cmp	r2, r3
 8009d64:	d20c      	bcs.n	8009d80 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009d66:	4b22      	ldr	r3, [pc, #136]	; (8009df0 <HAL_RCC_ClockConfig+0x1b8>)
 8009d68:	683a      	ldr	r2, [r7, #0]
 8009d6a:	b2d2      	uxtb	r2, r2
 8009d6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009d6e:	4b20      	ldr	r3, [pc, #128]	; (8009df0 <HAL_RCC_ClockConfig+0x1b8>)
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	f003 0307 	and.w	r3, r3, #7
 8009d76:	683a      	ldr	r2, [r7, #0]
 8009d78:	429a      	cmp	r2, r3
 8009d7a:	d001      	beq.n	8009d80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009d7c:	2301      	movs	r3, #1
 8009d7e:	e032      	b.n	8009de6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	f003 0304 	and.w	r3, r3, #4
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d008      	beq.n	8009d9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009d8c:	4b19      	ldr	r3, [pc, #100]	; (8009df4 <HAL_RCC_ClockConfig+0x1bc>)
 8009d8e:	689b      	ldr	r3, [r3, #8]
 8009d90:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	68db      	ldr	r3, [r3, #12]
 8009d98:	4916      	ldr	r1, [pc, #88]	; (8009df4 <HAL_RCC_ClockConfig+0x1bc>)
 8009d9a:	4313      	orrs	r3, r2
 8009d9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	f003 0308 	and.w	r3, r3, #8
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d009      	beq.n	8009dbe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009daa:	4b12      	ldr	r3, [pc, #72]	; (8009df4 <HAL_RCC_ClockConfig+0x1bc>)
 8009dac:	689b      	ldr	r3, [r3, #8]
 8009dae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	691b      	ldr	r3, [r3, #16]
 8009db6:	00db      	lsls	r3, r3, #3
 8009db8:	490e      	ldr	r1, [pc, #56]	; (8009df4 <HAL_RCC_ClockConfig+0x1bc>)
 8009dba:	4313      	orrs	r3, r2
 8009dbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009dbe:	f000 f821 	bl	8009e04 <HAL_RCC_GetSysClockFreq>
 8009dc2:	4602      	mov	r2, r0
 8009dc4:	4b0b      	ldr	r3, [pc, #44]	; (8009df4 <HAL_RCC_ClockConfig+0x1bc>)
 8009dc6:	689b      	ldr	r3, [r3, #8]
 8009dc8:	091b      	lsrs	r3, r3, #4
 8009dca:	f003 030f 	and.w	r3, r3, #15
 8009dce:	490a      	ldr	r1, [pc, #40]	; (8009df8 <HAL_RCC_ClockConfig+0x1c0>)
 8009dd0:	5ccb      	ldrb	r3, [r1, r3]
 8009dd2:	fa22 f303 	lsr.w	r3, r2, r3
 8009dd6:	4a09      	ldr	r2, [pc, #36]	; (8009dfc <HAL_RCC_ClockConfig+0x1c4>)
 8009dd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009dda:	4b09      	ldr	r3, [pc, #36]	; (8009e00 <HAL_RCC_ClockConfig+0x1c8>)
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	4618      	mov	r0, r3
 8009de0:	f7fc fc0a 	bl	80065f8 <HAL_InitTick>

  return HAL_OK;
 8009de4:	2300      	movs	r3, #0
}
 8009de6:	4618      	mov	r0, r3
 8009de8:	3710      	adds	r7, #16
 8009dea:	46bd      	mov	sp, r7
 8009dec:	bd80      	pop	{r7, pc}
 8009dee:	bf00      	nop
 8009df0:	40023c00 	.word	0x40023c00
 8009df4:	40023800 	.word	0x40023800
 8009df8:	080219d8 	.word	0x080219d8
 8009dfc:	20000070 	.word	0x20000070
 8009e00:	20000074 	.word	0x20000074

08009e04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009e04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009e08:	b094      	sub	sp, #80	; 0x50
 8009e0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	647b      	str	r3, [r7, #68]	; 0x44
 8009e10:	2300      	movs	r3, #0
 8009e12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009e14:	2300      	movs	r3, #0
 8009e16:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8009e18:	2300      	movs	r3, #0
 8009e1a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009e1c:	4b79      	ldr	r3, [pc, #484]	; (800a004 <HAL_RCC_GetSysClockFreq+0x200>)
 8009e1e:	689b      	ldr	r3, [r3, #8]
 8009e20:	f003 030c 	and.w	r3, r3, #12
 8009e24:	2b08      	cmp	r3, #8
 8009e26:	d00d      	beq.n	8009e44 <HAL_RCC_GetSysClockFreq+0x40>
 8009e28:	2b08      	cmp	r3, #8
 8009e2a:	f200 80e1 	bhi.w	8009ff0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d002      	beq.n	8009e38 <HAL_RCC_GetSysClockFreq+0x34>
 8009e32:	2b04      	cmp	r3, #4
 8009e34:	d003      	beq.n	8009e3e <HAL_RCC_GetSysClockFreq+0x3a>
 8009e36:	e0db      	b.n	8009ff0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009e38:	4b73      	ldr	r3, [pc, #460]	; (800a008 <HAL_RCC_GetSysClockFreq+0x204>)
 8009e3a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8009e3c:	e0db      	b.n	8009ff6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009e3e:	4b73      	ldr	r3, [pc, #460]	; (800a00c <HAL_RCC_GetSysClockFreq+0x208>)
 8009e40:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8009e42:	e0d8      	b.n	8009ff6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009e44:	4b6f      	ldr	r3, [pc, #444]	; (800a004 <HAL_RCC_GetSysClockFreq+0x200>)
 8009e46:	685b      	ldr	r3, [r3, #4]
 8009e48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009e4c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009e4e:	4b6d      	ldr	r3, [pc, #436]	; (800a004 <HAL_RCC_GetSysClockFreq+0x200>)
 8009e50:	685b      	ldr	r3, [r3, #4]
 8009e52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d063      	beq.n	8009f22 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009e5a:	4b6a      	ldr	r3, [pc, #424]	; (800a004 <HAL_RCC_GetSysClockFreq+0x200>)
 8009e5c:	685b      	ldr	r3, [r3, #4]
 8009e5e:	099b      	lsrs	r3, r3, #6
 8009e60:	2200      	movs	r2, #0
 8009e62:	63bb      	str	r3, [r7, #56]	; 0x38
 8009e64:	63fa      	str	r2, [r7, #60]	; 0x3c
 8009e66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e6c:	633b      	str	r3, [r7, #48]	; 0x30
 8009e6e:	2300      	movs	r3, #0
 8009e70:	637b      	str	r3, [r7, #52]	; 0x34
 8009e72:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8009e76:	4622      	mov	r2, r4
 8009e78:	462b      	mov	r3, r5
 8009e7a:	f04f 0000 	mov.w	r0, #0
 8009e7e:	f04f 0100 	mov.w	r1, #0
 8009e82:	0159      	lsls	r1, r3, #5
 8009e84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009e88:	0150      	lsls	r0, r2, #5
 8009e8a:	4602      	mov	r2, r0
 8009e8c:	460b      	mov	r3, r1
 8009e8e:	4621      	mov	r1, r4
 8009e90:	1a51      	subs	r1, r2, r1
 8009e92:	6139      	str	r1, [r7, #16]
 8009e94:	4629      	mov	r1, r5
 8009e96:	eb63 0301 	sbc.w	r3, r3, r1
 8009e9a:	617b      	str	r3, [r7, #20]
 8009e9c:	f04f 0200 	mov.w	r2, #0
 8009ea0:	f04f 0300 	mov.w	r3, #0
 8009ea4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009ea8:	4659      	mov	r1, fp
 8009eaa:	018b      	lsls	r3, r1, #6
 8009eac:	4651      	mov	r1, sl
 8009eae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009eb2:	4651      	mov	r1, sl
 8009eb4:	018a      	lsls	r2, r1, #6
 8009eb6:	4651      	mov	r1, sl
 8009eb8:	ebb2 0801 	subs.w	r8, r2, r1
 8009ebc:	4659      	mov	r1, fp
 8009ebe:	eb63 0901 	sbc.w	r9, r3, r1
 8009ec2:	f04f 0200 	mov.w	r2, #0
 8009ec6:	f04f 0300 	mov.w	r3, #0
 8009eca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009ece:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009ed2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009ed6:	4690      	mov	r8, r2
 8009ed8:	4699      	mov	r9, r3
 8009eda:	4623      	mov	r3, r4
 8009edc:	eb18 0303 	adds.w	r3, r8, r3
 8009ee0:	60bb      	str	r3, [r7, #8]
 8009ee2:	462b      	mov	r3, r5
 8009ee4:	eb49 0303 	adc.w	r3, r9, r3
 8009ee8:	60fb      	str	r3, [r7, #12]
 8009eea:	f04f 0200 	mov.w	r2, #0
 8009eee:	f04f 0300 	mov.w	r3, #0
 8009ef2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8009ef6:	4629      	mov	r1, r5
 8009ef8:	024b      	lsls	r3, r1, #9
 8009efa:	4621      	mov	r1, r4
 8009efc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8009f00:	4621      	mov	r1, r4
 8009f02:	024a      	lsls	r2, r1, #9
 8009f04:	4610      	mov	r0, r2
 8009f06:	4619      	mov	r1, r3
 8009f08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8009f0e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009f10:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009f14:	f7f6 feb8 	bl	8000c88 <__aeabi_uldivmod>
 8009f18:	4602      	mov	r2, r0
 8009f1a:	460b      	mov	r3, r1
 8009f1c:	4613      	mov	r3, r2
 8009f1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009f20:	e058      	b.n	8009fd4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009f22:	4b38      	ldr	r3, [pc, #224]	; (800a004 <HAL_RCC_GetSysClockFreq+0x200>)
 8009f24:	685b      	ldr	r3, [r3, #4]
 8009f26:	099b      	lsrs	r3, r3, #6
 8009f28:	2200      	movs	r2, #0
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	4611      	mov	r1, r2
 8009f2e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8009f32:	623b      	str	r3, [r7, #32]
 8009f34:	2300      	movs	r3, #0
 8009f36:	627b      	str	r3, [r7, #36]	; 0x24
 8009f38:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8009f3c:	4642      	mov	r2, r8
 8009f3e:	464b      	mov	r3, r9
 8009f40:	f04f 0000 	mov.w	r0, #0
 8009f44:	f04f 0100 	mov.w	r1, #0
 8009f48:	0159      	lsls	r1, r3, #5
 8009f4a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009f4e:	0150      	lsls	r0, r2, #5
 8009f50:	4602      	mov	r2, r0
 8009f52:	460b      	mov	r3, r1
 8009f54:	4641      	mov	r1, r8
 8009f56:	ebb2 0a01 	subs.w	sl, r2, r1
 8009f5a:	4649      	mov	r1, r9
 8009f5c:	eb63 0b01 	sbc.w	fp, r3, r1
 8009f60:	f04f 0200 	mov.w	r2, #0
 8009f64:	f04f 0300 	mov.w	r3, #0
 8009f68:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8009f6c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8009f70:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8009f74:	ebb2 040a 	subs.w	r4, r2, sl
 8009f78:	eb63 050b 	sbc.w	r5, r3, fp
 8009f7c:	f04f 0200 	mov.w	r2, #0
 8009f80:	f04f 0300 	mov.w	r3, #0
 8009f84:	00eb      	lsls	r3, r5, #3
 8009f86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009f8a:	00e2      	lsls	r2, r4, #3
 8009f8c:	4614      	mov	r4, r2
 8009f8e:	461d      	mov	r5, r3
 8009f90:	4643      	mov	r3, r8
 8009f92:	18e3      	adds	r3, r4, r3
 8009f94:	603b      	str	r3, [r7, #0]
 8009f96:	464b      	mov	r3, r9
 8009f98:	eb45 0303 	adc.w	r3, r5, r3
 8009f9c:	607b      	str	r3, [r7, #4]
 8009f9e:	f04f 0200 	mov.w	r2, #0
 8009fa2:	f04f 0300 	mov.w	r3, #0
 8009fa6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009faa:	4629      	mov	r1, r5
 8009fac:	028b      	lsls	r3, r1, #10
 8009fae:	4621      	mov	r1, r4
 8009fb0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009fb4:	4621      	mov	r1, r4
 8009fb6:	028a      	lsls	r2, r1, #10
 8009fb8:	4610      	mov	r0, r2
 8009fba:	4619      	mov	r1, r3
 8009fbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	61bb      	str	r3, [r7, #24]
 8009fc2:	61fa      	str	r2, [r7, #28]
 8009fc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009fc8:	f7f6 fe5e 	bl	8000c88 <__aeabi_uldivmod>
 8009fcc:	4602      	mov	r2, r0
 8009fce:	460b      	mov	r3, r1
 8009fd0:	4613      	mov	r3, r2
 8009fd2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009fd4:	4b0b      	ldr	r3, [pc, #44]	; (800a004 <HAL_RCC_GetSysClockFreq+0x200>)
 8009fd6:	685b      	ldr	r3, [r3, #4]
 8009fd8:	0c1b      	lsrs	r3, r3, #16
 8009fda:	f003 0303 	and.w	r3, r3, #3
 8009fde:	3301      	adds	r3, #1
 8009fe0:	005b      	lsls	r3, r3, #1
 8009fe2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8009fe4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009fe6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009fe8:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fec:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8009fee:	e002      	b.n	8009ff6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009ff0:	4b05      	ldr	r3, [pc, #20]	; (800a008 <HAL_RCC_GetSysClockFreq+0x204>)
 8009ff2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8009ff4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009ff6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	3750      	adds	r7, #80	; 0x50
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a002:	bf00      	nop
 800a004:	40023800 	.word	0x40023800
 800a008:	00f42400 	.word	0x00f42400
 800a00c:	007a1200 	.word	0x007a1200

0800a010 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a010:	b480      	push	{r7}
 800a012:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a014:	4b03      	ldr	r3, [pc, #12]	; (800a024 <HAL_RCC_GetHCLKFreq+0x14>)
 800a016:	681b      	ldr	r3, [r3, #0]
}
 800a018:	4618      	mov	r0, r3
 800a01a:	46bd      	mov	sp, r7
 800a01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a020:	4770      	bx	lr
 800a022:	bf00      	nop
 800a024:	20000070 	.word	0x20000070

0800a028 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a028:	b580      	push	{r7, lr}
 800a02a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a02c:	f7ff fff0 	bl	800a010 <HAL_RCC_GetHCLKFreq>
 800a030:	4602      	mov	r2, r0
 800a032:	4b05      	ldr	r3, [pc, #20]	; (800a048 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a034:	689b      	ldr	r3, [r3, #8]
 800a036:	0a9b      	lsrs	r3, r3, #10
 800a038:	f003 0307 	and.w	r3, r3, #7
 800a03c:	4903      	ldr	r1, [pc, #12]	; (800a04c <HAL_RCC_GetPCLK1Freq+0x24>)
 800a03e:	5ccb      	ldrb	r3, [r1, r3]
 800a040:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a044:	4618      	mov	r0, r3
 800a046:	bd80      	pop	{r7, pc}
 800a048:	40023800 	.word	0x40023800
 800a04c:	080219e8 	.word	0x080219e8

0800a050 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a054:	f7ff ffdc 	bl	800a010 <HAL_RCC_GetHCLKFreq>
 800a058:	4602      	mov	r2, r0
 800a05a:	4b05      	ldr	r3, [pc, #20]	; (800a070 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a05c:	689b      	ldr	r3, [r3, #8]
 800a05e:	0b5b      	lsrs	r3, r3, #13
 800a060:	f003 0307 	and.w	r3, r3, #7
 800a064:	4903      	ldr	r1, [pc, #12]	; (800a074 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a066:	5ccb      	ldrb	r3, [r1, r3]
 800a068:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a06c:	4618      	mov	r0, r3
 800a06e:	bd80      	pop	{r7, pc}
 800a070:	40023800 	.word	0x40023800
 800a074:	080219e8 	.word	0x080219e8

0800a078 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b086      	sub	sp, #24
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a080:	2300      	movs	r3, #0
 800a082:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800a084:	2300      	movs	r3, #0
 800a086:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	f003 0301 	and.w	r3, r3, #1
 800a090:	2b00      	cmp	r3, #0
 800a092:	d105      	bne.n	800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d035      	beq.n	800a10c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a0a0:	4b62      	ldr	r3, [pc, #392]	; (800a22c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a0a6:	f7fc faeb 	bl	8006680 <HAL_GetTick>
 800a0aa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a0ac:	e008      	b.n	800a0c0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a0ae:	f7fc fae7 	bl	8006680 <HAL_GetTick>
 800a0b2:	4602      	mov	r2, r0
 800a0b4:	697b      	ldr	r3, [r7, #20]
 800a0b6:	1ad3      	subs	r3, r2, r3
 800a0b8:	2b02      	cmp	r3, #2
 800a0ba:	d901      	bls.n	800a0c0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a0bc:	2303      	movs	r3, #3
 800a0be:	e0b0      	b.n	800a222 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a0c0:	4b5b      	ldr	r3, [pc, #364]	; (800a230 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d1f0      	bne.n	800a0ae <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	685b      	ldr	r3, [r3, #4]
 800a0d0:	019a      	lsls	r2, r3, #6
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	689b      	ldr	r3, [r3, #8]
 800a0d6:	071b      	lsls	r3, r3, #28
 800a0d8:	4955      	ldr	r1, [pc, #340]	; (800a230 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a0da:	4313      	orrs	r3, r2
 800a0dc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a0e0:	4b52      	ldr	r3, [pc, #328]	; (800a22c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a0e2:	2201      	movs	r2, #1
 800a0e4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a0e6:	f7fc facb 	bl	8006680 <HAL_GetTick>
 800a0ea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a0ec:	e008      	b.n	800a100 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a0ee:	f7fc fac7 	bl	8006680 <HAL_GetTick>
 800a0f2:	4602      	mov	r2, r0
 800a0f4:	697b      	ldr	r3, [r7, #20]
 800a0f6:	1ad3      	subs	r3, r2, r3
 800a0f8:	2b02      	cmp	r3, #2
 800a0fa:	d901      	bls.n	800a100 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a0fc:	2303      	movs	r3, #3
 800a0fe:	e090      	b.n	800a222 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a100:	4b4b      	ldr	r3, [pc, #300]	; (800a230 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d0f0      	beq.n	800a0ee <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	f003 0302 	and.w	r3, r3, #2
 800a114:	2b00      	cmp	r3, #0
 800a116:	f000 8083 	beq.w	800a220 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a11a:	2300      	movs	r3, #0
 800a11c:	60fb      	str	r3, [r7, #12]
 800a11e:	4b44      	ldr	r3, [pc, #272]	; (800a230 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a122:	4a43      	ldr	r2, [pc, #268]	; (800a230 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a124:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a128:	6413      	str	r3, [r2, #64]	; 0x40
 800a12a:	4b41      	ldr	r3, [pc, #260]	; (800a230 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a12c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a12e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a132:	60fb      	str	r3, [r7, #12]
 800a134:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800a136:	4b3f      	ldr	r3, [pc, #252]	; (800a234 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	4a3e      	ldr	r2, [pc, #248]	; (800a234 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a13c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a140:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a142:	f7fc fa9d 	bl	8006680 <HAL_GetTick>
 800a146:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a148:	e008      	b.n	800a15c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a14a:	f7fc fa99 	bl	8006680 <HAL_GetTick>
 800a14e:	4602      	mov	r2, r0
 800a150:	697b      	ldr	r3, [r7, #20]
 800a152:	1ad3      	subs	r3, r2, r3
 800a154:	2b02      	cmp	r3, #2
 800a156:	d901      	bls.n	800a15c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800a158:	2303      	movs	r3, #3
 800a15a:	e062      	b.n	800a222 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a15c:	4b35      	ldr	r3, [pc, #212]	; (800a234 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a164:	2b00      	cmp	r3, #0
 800a166:	d0f0      	beq.n	800a14a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a168:	4b31      	ldr	r3, [pc, #196]	; (800a230 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a16a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a16c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a170:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a172:	693b      	ldr	r3, [r7, #16]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d02f      	beq.n	800a1d8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	68db      	ldr	r3, [r3, #12]
 800a17c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a180:	693a      	ldr	r2, [r7, #16]
 800a182:	429a      	cmp	r2, r3
 800a184:	d028      	beq.n	800a1d8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a186:	4b2a      	ldr	r3, [pc, #168]	; (800a230 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a188:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a18a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a18e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a190:	4b29      	ldr	r3, [pc, #164]	; (800a238 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a192:	2201      	movs	r2, #1
 800a194:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a196:	4b28      	ldr	r3, [pc, #160]	; (800a238 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a198:	2200      	movs	r2, #0
 800a19a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800a19c:	4a24      	ldr	r2, [pc, #144]	; (800a230 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a19e:	693b      	ldr	r3, [r7, #16]
 800a1a0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a1a2:	4b23      	ldr	r3, [pc, #140]	; (800a230 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a1a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a1a6:	f003 0301 	and.w	r3, r3, #1
 800a1aa:	2b01      	cmp	r3, #1
 800a1ac:	d114      	bne.n	800a1d8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800a1ae:	f7fc fa67 	bl	8006680 <HAL_GetTick>
 800a1b2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a1b4:	e00a      	b.n	800a1cc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a1b6:	f7fc fa63 	bl	8006680 <HAL_GetTick>
 800a1ba:	4602      	mov	r2, r0
 800a1bc:	697b      	ldr	r3, [r7, #20]
 800a1be:	1ad3      	subs	r3, r2, r3
 800a1c0:	f241 3288 	movw	r2, #5000	; 0x1388
 800a1c4:	4293      	cmp	r3, r2
 800a1c6:	d901      	bls.n	800a1cc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800a1c8:	2303      	movs	r3, #3
 800a1ca:	e02a      	b.n	800a222 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a1cc:	4b18      	ldr	r3, [pc, #96]	; (800a230 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a1ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a1d0:	f003 0302 	and.w	r3, r3, #2
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d0ee      	beq.n	800a1b6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	68db      	ldr	r3, [r3, #12]
 800a1dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a1e0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a1e4:	d10d      	bne.n	800a202 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800a1e6:	4b12      	ldr	r3, [pc, #72]	; (800a230 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a1e8:	689b      	ldr	r3, [r3, #8]
 800a1ea:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	68db      	ldr	r3, [r3, #12]
 800a1f2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a1f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a1fa:	490d      	ldr	r1, [pc, #52]	; (800a230 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a1fc:	4313      	orrs	r3, r2
 800a1fe:	608b      	str	r3, [r1, #8]
 800a200:	e005      	b.n	800a20e <HAL_RCCEx_PeriphCLKConfig+0x196>
 800a202:	4b0b      	ldr	r3, [pc, #44]	; (800a230 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a204:	689b      	ldr	r3, [r3, #8]
 800a206:	4a0a      	ldr	r2, [pc, #40]	; (800a230 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a208:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800a20c:	6093      	str	r3, [r2, #8]
 800a20e:	4b08      	ldr	r3, [pc, #32]	; (800a230 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a210:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	68db      	ldr	r3, [r3, #12]
 800a216:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a21a:	4905      	ldr	r1, [pc, #20]	; (800a230 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a21c:	4313      	orrs	r3, r2
 800a21e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800a220:	2300      	movs	r3, #0
}
 800a222:	4618      	mov	r0, r3
 800a224:	3718      	adds	r7, #24
 800a226:	46bd      	mov	sp, r7
 800a228:	bd80      	pop	{r7, pc}
 800a22a:	bf00      	nop
 800a22c:	42470068 	.word	0x42470068
 800a230:	40023800 	.word	0x40023800
 800a234:	40007000 	.word	0x40007000
 800a238:	42470e40 	.word	0x42470e40

0800a23c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a23c:	b580      	push	{r7, lr}
 800a23e:	b082      	sub	sp, #8
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d101      	bne.n	800a24e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800a24a:	2301      	movs	r3, #1
 800a24c:	e083      	b.n	800a356 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	7f5b      	ldrb	r3, [r3, #29]
 800a252:	b2db      	uxtb	r3, r3
 800a254:	2b00      	cmp	r3, #0
 800a256:	d105      	bne.n	800a264 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	2200      	movs	r2, #0
 800a25c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800a25e:	6878      	ldr	r0, [r7, #4]
 800a260:	f7fb fac0 	bl	80057e4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2202      	movs	r2, #2
 800a268:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	22ca      	movs	r2, #202	; 0xca
 800a270:	625a      	str	r2, [r3, #36]	; 0x24
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	2253      	movs	r2, #83	; 0x53
 800a278:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a27a:	6878      	ldr	r0, [r7, #4]
 800a27c:	f000 faa8 	bl	800a7d0 <RTC_EnterInitMode>
 800a280:	4603      	mov	r3, r0
 800a282:	2b00      	cmp	r3, #0
 800a284:	d008      	beq.n	800a298 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	22ff      	movs	r2, #255	; 0xff
 800a28c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2204      	movs	r2, #4
 800a292:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800a294:	2301      	movs	r3, #1
 800a296:	e05e      	b.n	800a356 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	689b      	ldr	r3, [r3, #8]
 800a29e:	687a      	ldr	r2, [r7, #4]
 800a2a0:	6812      	ldr	r2, [r2, #0]
 800a2a2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a2a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a2aa:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	6899      	ldr	r1, [r3, #8]
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	685a      	ldr	r2, [r3, #4]
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	691b      	ldr	r3, [r3, #16]
 800a2ba:	431a      	orrs	r2, r3
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	695b      	ldr	r3, [r3, #20]
 800a2c0:	431a      	orrs	r2, r3
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	430a      	orrs	r2, r1
 800a2c8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	687a      	ldr	r2, [r7, #4]
 800a2d0:	68d2      	ldr	r2, [r2, #12]
 800a2d2:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	6919      	ldr	r1, [r3, #16]
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	689b      	ldr	r3, [r3, #8]
 800a2de:	041a      	lsls	r2, r3, #16
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	430a      	orrs	r2, r1
 800a2e6:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	68da      	ldr	r2, [r3, #12]
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a2f6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	689b      	ldr	r3, [r3, #8]
 800a2fe:	f003 0320 	and.w	r3, r3, #32
 800a302:	2b00      	cmp	r3, #0
 800a304:	d10e      	bne.n	800a324 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a306:	6878      	ldr	r0, [r7, #4]
 800a308:	f000 fa3a 	bl	800a780 <HAL_RTC_WaitForSynchro>
 800a30c:	4603      	mov	r3, r0
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d008      	beq.n	800a324 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	22ff      	movs	r2, #255	; 0xff
 800a318:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	2204      	movs	r2, #4
 800a31e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800a320:	2301      	movs	r3, #1
 800a322:	e018      	b.n	800a356 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a332:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	699a      	ldr	r2, [r3, #24]
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	430a      	orrs	r2, r1
 800a344:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	22ff      	movs	r2, #255	; 0xff
 800a34c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	2201      	movs	r2, #1
 800a352:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800a354:	2300      	movs	r3, #0
  }
}
 800a356:	4618      	mov	r0, r3
 800a358:	3708      	adds	r7, #8
 800a35a:	46bd      	mov	sp, r7
 800a35c:	bd80      	pop	{r7, pc}

0800a35e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a35e:	b590      	push	{r4, r7, lr}
 800a360:	b087      	sub	sp, #28
 800a362:	af00      	add	r7, sp, #0
 800a364:	60f8      	str	r0, [r7, #12]
 800a366:	60b9      	str	r1, [r7, #8]
 800a368:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800a36a:	2300      	movs	r3, #0
 800a36c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	7f1b      	ldrb	r3, [r3, #28]
 800a372:	2b01      	cmp	r3, #1
 800a374:	d101      	bne.n	800a37a <HAL_RTC_SetTime+0x1c>
 800a376:	2302      	movs	r3, #2
 800a378:	e0aa      	b.n	800a4d0 <HAL_RTC_SetTime+0x172>
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	2201      	movs	r2, #1
 800a37e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	2202      	movs	r2, #2
 800a384:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d126      	bne.n	800a3da <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	689b      	ldr	r3, [r3, #8]
 800a392:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a396:	2b00      	cmp	r3, #0
 800a398:	d102      	bne.n	800a3a0 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a39a:	68bb      	ldr	r3, [r7, #8]
 800a39c:	2200      	movs	r2, #0
 800a39e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a3a0:	68bb      	ldr	r3, [r7, #8]
 800a3a2:	781b      	ldrb	r3, [r3, #0]
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	f000 fa3f 	bl	800a828 <RTC_ByteToBcd2>
 800a3aa:	4603      	mov	r3, r0
 800a3ac:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800a3ae:	68bb      	ldr	r3, [r7, #8]
 800a3b0:	785b      	ldrb	r3, [r3, #1]
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	f000 fa38 	bl	800a828 <RTC_ByteToBcd2>
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a3bc:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800a3be:	68bb      	ldr	r3, [r7, #8]
 800a3c0:	789b      	ldrb	r3, [r3, #2]
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	f000 fa30 	bl	800a828 <RTC_ByteToBcd2>
 800a3c8:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800a3ca:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800a3ce:	68bb      	ldr	r3, [r7, #8]
 800a3d0:	78db      	ldrb	r3, [r3, #3]
 800a3d2:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a3d4:	4313      	orrs	r3, r2
 800a3d6:	617b      	str	r3, [r7, #20]
 800a3d8:	e018      	b.n	800a40c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	689b      	ldr	r3, [r3, #8]
 800a3e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d102      	bne.n	800a3ee <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a3e8:	68bb      	ldr	r3, [r7, #8]
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a3ee:	68bb      	ldr	r3, [r7, #8]
 800a3f0:	781b      	ldrb	r3, [r3, #0]
 800a3f2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800a3f4:	68bb      	ldr	r3, [r7, #8]
 800a3f6:	785b      	ldrb	r3, [r3, #1]
 800a3f8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a3fa:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800a3fc:	68ba      	ldr	r2, [r7, #8]
 800a3fe:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800a400:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800a402:	68bb      	ldr	r3, [r7, #8]
 800a404:	78db      	ldrb	r3, [r3, #3]
 800a406:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a408:	4313      	orrs	r3, r2
 800a40a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	22ca      	movs	r2, #202	; 0xca
 800a412:	625a      	str	r2, [r3, #36]	; 0x24
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	2253      	movs	r2, #83	; 0x53
 800a41a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a41c:	68f8      	ldr	r0, [r7, #12]
 800a41e:	f000 f9d7 	bl	800a7d0 <RTC_EnterInitMode>
 800a422:	4603      	mov	r3, r0
 800a424:	2b00      	cmp	r3, #0
 800a426:	d00b      	beq.n	800a440 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	22ff      	movs	r2, #255	; 0xff
 800a42e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	2204      	movs	r2, #4
 800a434:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	2200      	movs	r2, #0
 800a43a:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800a43c:	2301      	movs	r3, #1
 800a43e:	e047      	b.n	800a4d0 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	681a      	ldr	r2, [r3, #0]
 800a444:	697b      	ldr	r3, [r7, #20]
 800a446:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800a44a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800a44e:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	689a      	ldr	r2, [r3, #8]
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a45e:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	6899      	ldr	r1, [r3, #8]
 800a466:	68bb      	ldr	r3, [r7, #8]
 800a468:	68da      	ldr	r2, [r3, #12]
 800a46a:	68bb      	ldr	r3, [r7, #8]
 800a46c:	691b      	ldr	r3, [r3, #16]
 800a46e:	431a      	orrs	r2, r3
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	430a      	orrs	r2, r1
 800a476:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	68da      	ldr	r2, [r3, #12]
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a486:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	689b      	ldr	r3, [r3, #8]
 800a48e:	f003 0320 	and.w	r3, r3, #32
 800a492:	2b00      	cmp	r3, #0
 800a494:	d111      	bne.n	800a4ba <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a496:	68f8      	ldr	r0, [r7, #12]
 800a498:	f000 f972 	bl	800a780 <HAL_RTC_WaitForSynchro>
 800a49c:	4603      	mov	r3, r0
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d00b      	beq.n	800a4ba <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	22ff      	movs	r2, #255	; 0xff
 800a4a8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	2204      	movs	r2, #4
 800a4ae:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800a4b6:	2301      	movs	r3, #1
 800a4b8:	e00a      	b.n	800a4d0 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	22ff      	movs	r2, #255	; 0xff
 800a4c0:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	2201      	movs	r2, #1
 800a4c6:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800a4ce:	2300      	movs	r3, #0
  }
}
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	371c      	adds	r7, #28
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	bd90      	pop	{r4, r7, pc}

0800a4d8 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b086      	sub	sp, #24
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	60f8      	str	r0, [r7, #12]
 800a4e0:	60b9      	str	r1, [r7, #8]
 800a4e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a4ee:	68bb      	ldr	r3, [r7, #8]
 800a4f0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	691b      	ldr	r3, [r3, #16]
 800a4f8:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800a4fc:	68bb      	ldr	r3, [r7, #8]
 800a4fe:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800a50a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800a50e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800a510:	697b      	ldr	r3, [r7, #20]
 800a512:	0c1b      	lsrs	r3, r3, #16
 800a514:	b2db      	uxtb	r3, r3
 800a516:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a51a:	b2da      	uxtb	r2, r3
 800a51c:	68bb      	ldr	r3, [r7, #8]
 800a51e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 800a520:	697b      	ldr	r3, [r7, #20]
 800a522:	0a1b      	lsrs	r3, r3, #8
 800a524:	b2db      	uxtb	r3, r3
 800a526:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a52a:	b2da      	uxtb	r2, r3
 800a52c:	68bb      	ldr	r3, [r7, #8]
 800a52e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800a530:	697b      	ldr	r3, [r7, #20]
 800a532:	b2db      	uxtb	r3, r3
 800a534:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a538:	b2da      	uxtb	r2, r3
 800a53a:	68bb      	ldr	r3, [r7, #8]
 800a53c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800a53e:	697b      	ldr	r3, [r7, #20]
 800a540:	0c1b      	lsrs	r3, r3, #16
 800a542:	b2db      	uxtb	r3, r3
 800a544:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a548:	b2da      	uxtb	r2, r3
 800a54a:	68bb      	ldr	r3, [r7, #8]
 800a54c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d11a      	bne.n	800a58a <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800a554:	68bb      	ldr	r3, [r7, #8]
 800a556:	781b      	ldrb	r3, [r3, #0]
 800a558:	4618      	mov	r0, r3
 800a55a:	f000 f983 	bl	800a864 <RTC_Bcd2ToByte>
 800a55e:	4603      	mov	r3, r0
 800a560:	461a      	mov	r2, r3
 800a562:	68bb      	ldr	r3, [r7, #8]
 800a564:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800a566:	68bb      	ldr	r3, [r7, #8]
 800a568:	785b      	ldrb	r3, [r3, #1]
 800a56a:	4618      	mov	r0, r3
 800a56c:	f000 f97a 	bl	800a864 <RTC_Bcd2ToByte>
 800a570:	4603      	mov	r3, r0
 800a572:	461a      	mov	r2, r3
 800a574:	68bb      	ldr	r3, [r7, #8]
 800a576:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800a578:	68bb      	ldr	r3, [r7, #8]
 800a57a:	789b      	ldrb	r3, [r3, #2]
 800a57c:	4618      	mov	r0, r3
 800a57e:	f000 f971 	bl	800a864 <RTC_Bcd2ToByte>
 800a582:	4603      	mov	r3, r0
 800a584:	461a      	mov	r2, r3
 800a586:	68bb      	ldr	r3, [r7, #8]
 800a588:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800a58a:	2300      	movs	r3, #0
}
 800a58c:	4618      	mov	r0, r3
 800a58e:	3718      	adds	r7, #24
 800a590:	46bd      	mov	sp, r7
 800a592:	bd80      	pop	{r7, pc}

0800a594 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a594:	b590      	push	{r4, r7, lr}
 800a596:	b087      	sub	sp, #28
 800a598:	af00      	add	r7, sp, #0
 800a59a:	60f8      	str	r0, [r7, #12]
 800a59c:	60b9      	str	r1, [r7, #8]
 800a59e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	7f1b      	ldrb	r3, [r3, #28]
 800a5a8:	2b01      	cmp	r3, #1
 800a5aa:	d101      	bne.n	800a5b0 <HAL_RTC_SetDate+0x1c>
 800a5ac:	2302      	movs	r3, #2
 800a5ae:	e094      	b.n	800a6da <HAL_RTC_SetDate+0x146>
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	2201      	movs	r2, #1
 800a5b4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	2202      	movs	r2, #2
 800a5ba:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d10e      	bne.n	800a5e0 <HAL_RTC_SetDate+0x4c>
 800a5c2:	68bb      	ldr	r3, [r7, #8]
 800a5c4:	785b      	ldrb	r3, [r3, #1]
 800a5c6:	f003 0310 	and.w	r3, r3, #16
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d008      	beq.n	800a5e0 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800a5ce:	68bb      	ldr	r3, [r7, #8]
 800a5d0:	785b      	ldrb	r3, [r3, #1]
 800a5d2:	f023 0310 	bic.w	r3, r3, #16
 800a5d6:	b2db      	uxtb	r3, r3
 800a5d8:	330a      	adds	r3, #10
 800a5da:	b2da      	uxtb	r2, r3
 800a5dc:	68bb      	ldr	r3, [r7, #8]
 800a5de:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d11c      	bne.n	800a620 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a5e6:	68bb      	ldr	r3, [r7, #8]
 800a5e8:	78db      	ldrb	r3, [r3, #3]
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f000 f91c 	bl	800a828 <RTC_ByteToBcd2>
 800a5f0:	4603      	mov	r3, r0
 800a5f2:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800a5f4:	68bb      	ldr	r3, [r7, #8]
 800a5f6:	785b      	ldrb	r3, [r3, #1]
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	f000 f915 	bl	800a828 <RTC_ByteToBcd2>
 800a5fe:	4603      	mov	r3, r0
 800a600:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a602:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800a604:	68bb      	ldr	r3, [r7, #8]
 800a606:	789b      	ldrb	r3, [r3, #2]
 800a608:	4618      	mov	r0, r3
 800a60a:	f000 f90d 	bl	800a828 <RTC_ByteToBcd2>
 800a60e:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800a610:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800a614:	68bb      	ldr	r3, [r7, #8]
 800a616:	781b      	ldrb	r3, [r3, #0]
 800a618:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a61a:	4313      	orrs	r3, r2
 800a61c:	617b      	str	r3, [r7, #20]
 800a61e:	e00e      	b.n	800a63e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a620:	68bb      	ldr	r3, [r7, #8]
 800a622:	78db      	ldrb	r3, [r3, #3]
 800a624:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800a626:	68bb      	ldr	r3, [r7, #8]
 800a628:	785b      	ldrb	r3, [r3, #1]
 800a62a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a62c:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800a62e:	68ba      	ldr	r2, [r7, #8]
 800a630:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800a632:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800a634:	68bb      	ldr	r3, [r7, #8]
 800a636:	781b      	ldrb	r3, [r3, #0]
 800a638:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a63a:	4313      	orrs	r3, r2
 800a63c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	22ca      	movs	r2, #202	; 0xca
 800a644:	625a      	str	r2, [r3, #36]	; 0x24
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	2253      	movs	r2, #83	; 0x53
 800a64c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a64e:	68f8      	ldr	r0, [r7, #12]
 800a650:	f000 f8be 	bl	800a7d0 <RTC_EnterInitMode>
 800a654:	4603      	mov	r3, r0
 800a656:	2b00      	cmp	r3, #0
 800a658:	d00b      	beq.n	800a672 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	22ff      	movs	r2, #255	; 0xff
 800a660:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	2204      	movs	r2, #4
 800a666:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	2200      	movs	r2, #0
 800a66c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800a66e:	2301      	movs	r3, #1
 800a670:	e033      	b.n	800a6da <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	681a      	ldr	r2, [r3, #0]
 800a676:	697b      	ldr	r3, [r7, #20]
 800a678:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a67c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a680:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	68da      	ldr	r2, [r3, #12]
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a690:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	689b      	ldr	r3, [r3, #8]
 800a698:	f003 0320 	and.w	r3, r3, #32
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d111      	bne.n	800a6c4 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a6a0:	68f8      	ldr	r0, [r7, #12]
 800a6a2:	f000 f86d 	bl	800a780 <HAL_RTC_WaitForSynchro>
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d00b      	beq.n	800a6c4 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	22ff      	movs	r2, #255	; 0xff
 800a6b2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	2204      	movs	r2, #4
 800a6b8:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	2200      	movs	r2, #0
 800a6be:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	e00a      	b.n	800a6da <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	22ff      	movs	r2, #255	; 0xff
 800a6ca:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	2201      	movs	r2, #1
 800a6d0:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800a6d8:	2300      	movs	r3, #0
  }
}
 800a6da:	4618      	mov	r0, r3
 800a6dc:	371c      	adds	r7, #28
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	bd90      	pop	{r4, r7, pc}

0800a6e2 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a6e2:	b580      	push	{r7, lr}
 800a6e4:	b086      	sub	sp, #24
 800a6e6:	af00      	add	r7, sp, #0
 800a6e8:	60f8      	str	r0, [r7, #12]
 800a6ea:	60b9      	str	r1, [r7, #8]
 800a6ec:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	685b      	ldr	r3, [r3, #4]
 800a6f8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a6fc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a700:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800a702:	697b      	ldr	r3, [r7, #20]
 800a704:	0c1b      	lsrs	r3, r3, #16
 800a706:	b2da      	uxtb	r2, r3
 800a708:	68bb      	ldr	r3, [r7, #8]
 800a70a:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800a70c:	697b      	ldr	r3, [r7, #20]
 800a70e:	0a1b      	lsrs	r3, r3, #8
 800a710:	b2db      	uxtb	r3, r3
 800a712:	f003 031f 	and.w	r3, r3, #31
 800a716:	b2da      	uxtb	r2, r3
 800a718:	68bb      	ldr	r3, [r7, #8]
 800a71a:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800a71c:	697b      	ldr	r3, [r7, #20]
 800a71e:	b2db      	uxtb	r3, r3
 800a720:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a724:	b2da      	uxtb	r2, r3
 800a726:	68bb      	ldr	r3, [r7, #8]
 800a728:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800a72a:	697b      	ldr	r3, [r7, #20]
 800a72c:	0b5b      	lsrs	r3, r3, #13
 800a72e:	b2db      	uxtb	r3, r3
 800a730:	f003 0307 	and.w	r3, r3, #7
 800a734:	b2da      	uxtb	r2, r3
 800a736:	68bb      	ldr	r3, [r7, #8]
 800a738:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d11a      	bne.n	800a776 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800a740:	68bb      	ldr	r3, [r7, #8]
 800a742:	78db      	ldrb	r3, [r3, #3]
 800a744:	4618      	mov	r0, r3
 800a746:	f000 f88d 	bl	800a864 <RTC_Bcd2ToByte>
 800a74a:	4603      	mov	r3, r0
 800a74c:	461a      	mov	r2, r3
 800a74e:	68bb      	ldr	r3, [r7, #8]
 800a750:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800a752:	68bb      	ldr	r3, [r7, #8]
 800a754:	785b      	ldrb	r3, [r3, #1]
 800a756:	4618      	mov	r0, r3
 800a758:	f000 f884 	bl	800a864 <RTC_Bcd2ToByte>
 800a75c:	4603      	mov	r3, r0
 800a75e:	461a      	mov	r2, r3
 800a760:	68bb      	ldr	r3, [r7, #8]
 800a762:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800a764:	68bb      	ldr	r3, [r7, #8]
 800a766:	789b      	ldrb	r3, [r3, #2]
 800a768:	4618      	mov	r0, r3
 800a76a:	f000 f87b 	bl	800a864 <RTC_Bcd2ToByte>
 800a76e:	4603      	mov	r3, r0
 800a770:	461a      	mov	r2, r3
 800a772:	68bb      	ldr	r3, [r7, #8]
 800a774:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800a776:	2300      	movs	r3, #0
}
 800a778:	4618      	mov	r0, r3
 800a77a:	3718      	adds	r7, #24
 800a77c:	46bd      	mov	sp, r7
 800a77e:	bd80      	pop	{r7, pc}

0800a780 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b084      	sub	sp, #16
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a788:	2300      	movs	r3, #0
 800a78a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	68da      	ldr	r2, [r3, #12]
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a79a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a79c:	f7fb ff70 	bl	8006680 <HAL_GetTick>
 800a7a0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800a7a2:	e009      	b.n	800a7b8 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800a7a4:	f7fb ff6c 	bl	8006680 <HAL_GetTick>
 800a7a8:	4602      	mov	r2, r0
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	1ad3      	subs	r3, r2, r3
 800a7ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a7b2:	d901      	bls.n	800a7b8 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800a7b4:	2303      	movs	r3, #3
 800a7b6:	e007      	b.n	800a7c8 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	68db      	ldr	r3, [r3, #12]
 800a7be:	f003 0320 	and.w	r3, r3, #32
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d0ee      	beq.n	800a7a4 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800a7c6:	2300      	movs	r3, #0
}
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	3710      	adds	r7, #16
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	bd80      	pop	{r7, pc}

0800a7d0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b084      	sub	sp, #16
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a7d8:	2300      	movs	r3, #0
 800a7da:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	68db      	ldr	r3, [r3, #12]
 800a7e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d119      	bne.n	800a81e <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	f04f 32ff 	mov.w	r2, #4294967295
 800a7f2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a7f4:	f7fb ff44 	bl	8006680 <HAL_GetTick>
 800a7f8:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a7fa:	e009      	b.n	800a810 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800a7fc:	f7fb ff40 	bl	8006680 <HAL_GetTick>
 800a800:	4602      	mov	r2, r0
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	1ad3      	subs	r3, r2, r3
 800a806:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a80a:	d901      	bls.n	800a810 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800a80c:	2303      	movs	r3, #3
 800a80e:	e007      	b.n	800a820 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	68db      	ldr	r3, [r3, #12]
 800a816:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d0ee      	beq.n	800a7fc <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800a81e:	2300      	movs	r3, #0
}
 800a820:	4618      	mov	r0, r3
 800a822:	3710      	adds	r7, #16
 800a824:	46bd      	mov	sp, r7
 800a826:	bd80      	pop	{r7, pc}

0800a828 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800a828:	b480      	push	{r7}
 800a82a:	b085      	sub	sp, #20
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	4603      	mov	r3, r0
 800a830:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800a832:	2300      	movs	r3, #0
 800a834:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800a836:	e005      	b.n	800a844 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	3301      	adds	r3, #1
 800a83c:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800a83e:	79fb      	ldrb	r3, [r7, #7]
 800a840:	3b0a      	subs	r3, #10
 800a842:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800a844:	79fb      	ldrb	r3, [r7, #7]
 800a846:	2b09      	cmp	r3, #9
 800a848:	d8f6      	bhi.n	800a838 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	b2db      	uxtb	r3, r3
 800a84e:	011b      	lsls	r3, r3, #4
 800a850:	b2da      	uxtb	r2, r3
 800a852:	79fb      	ldrb	r3, [r7, #7]
 800a854:	4313      	orrs	r3, r2
 800a856:	b2db      	uxtb	r3, r3
}
 800a858:	4618      	mov	r0, r3
 800a85a:	3714      	adds	r7, #20
 800a85c:	46bd      	mov	sp, r7
 800a85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a862:	4770      	bx	lr

0800a864 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800a864:	b480      	push	{r7}
 800a866:	b085      	sub	sp, #20
 800a868:	af00      	add	r7, sp, #0
 800a86a:	4603      	mov	r3, r0
 800a86c:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800a86e:	2300      	movs	r3, #0
 800a870:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800a872:	79fb      	ldrb	r3, [r7, #7]
 800a874:	091b      	lsrs	r3, r3, #4
 800a876:	b2db      	uxtb	r3, r3
 800a878:	461a      	mov	r2, r3
 800a87a:	4613      	mov	r3, r2
 800a87c:	009b      	lsls	r3, r3, #2
 800a87e:	4413      	add	r3, r2
 800a880:	005b      	lsls	r3, r3, #1
 800a882:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800a884:	79fb      	ldrb	r3, [r7, #7]
 800a886:	f003 030f 	and.w	r3, r3, #15
 800a88a:	b2da      	uxtb	r2, r3
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	b2db      	uxtb	r3, r3
 800a890:	4413      	add	r3, r2
 800a892:	b2db      	uxtb	r3, r3
}
 800a894:	4618      	mov	r0, r3
 800a896:	3714      	adds	r7, #20
 800a898:	46bd      	mov	sp, r7
 800a89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89e:	4770      	bx	lr

0800a8a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b082      	sub	sp, #8
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d101      	bne.n	800a8b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a8ae:	2301      	movs	r3, #1
 800a8b0:	e07b      	b.n	800a9aa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d108      	bne.n	800a8cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	685b      	ldr	r3, [r3, #4]
 800a8be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a8c2:	d009      	beq.n	800a8d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	2200      	movs	r2, #0
 800a8c8:	61da      	str	r2, [r3, #28]
 800a8ca:	e005      	b.n	800a8d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	2200      	movs	r2, #0
 800a8dc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a8e4:	b2db      	uxtb	r3, r3
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d106      	bne.n	800a8f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a8f2:	6878      	ldr	r0, [r7, #4]
 800a8f4:	f7fa ffa0 	bl	8005838 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	2202      	movs	r2, #2
 800a8fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	681a      	ldr	r2, [r3, #0]
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a90e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	685b      	ldr	r3, [r3, #4]
 800a914:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	689b      	ldr	r3, [r3, #8]
 800a91c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800a920:	431a      	orrs	r2, r3
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	68db      	ldr	r3, [r3, #12]
 800a926:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a92a:	431a      	orrs	r2, r3
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	691b      	ldr	r3, [r3, #16]
 800a930:	f003 0302 	and.w	r3, r3, #2
 800a934:	431a      	orrs	r2, r3
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	695b      	ldr	r3, [r3, #20]
 800a93a:	f003 0301 	and.w	r3, r3, #1
 800a93e:	431a      	orrs	r2, r3
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	699b      	ldr	r3, [r3, #24]
 800a944:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a948:	431a      	orrs	r2, r3
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	69db      	ldr	r3, [r3, #28]
 800a94e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a952:	431a      	orrs	r2, r3
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	6a1b      	ldr	r3, [r3, #32]
 800a958:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a95c:	ea42 0103 	orr.w	r1, r2, r3
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a964:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	430a      	orrs	r2, r1
 800a96e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	699b      	ldr	r3, [r3, #24]
 800a974:	0c1b      	lsrs	r3, r3, #16
 800a976:	f003 0104 	and.w	r1, r3, #4
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a97e:	f003 0210 	and.w	r2, r3, #16
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	430a      	orrs	r2, r1
 800a988:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	69da      	ldr	r2, [r3, #28]
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a998:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	2200      	movs	r2, #0
 800a99e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	2201      	movs	r2, #1
 800a9a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800a9a8:	2300      	movs	r3, #0
}
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	3708      	adds	r7, #8
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bd80      	pop	{r7, pc}

0800a9b2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a9b2:	b580      	push	{r7, lr}
 800a9b4:	b088      	sub	sp, #32
 800a9b6:	af00      	add	r7, sp, #0
 800a9b8:	60f8      	str	r0, [r7, #12]
 800a9ba:	60b9      	str	r1, [r7, #8]
 800a9bc:	603b      	str	r3, [r7, #0]
 800a9be:	4613      	mov	r3, r2
 800a9c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a9cc:	2b01      	cmp	r3, #1
 800a9ce:	d101      	bne.n	800a9d4 <HAL_SPI_Transmit+0x22>
 800a9d0:	2302      	movs	r3, #2
 800a9d2:	e126      	b.n	800ac22 <HAL_SPI_Transmit+0x270>
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	2201      	movs	r2, #1
 800a9d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a9dc:	f7fb fe50 	bl	8006680 <HAL_GetTick>
 800a9e0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800a9e2:	88fb      	ldrh	r3, [r7, #6]
 800a9e4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a9ec:	b2db      	uxtb	r3, r3
 800a9ee:	2b01      	cmp	r3, #1
 800a9f0:	d002      	beq.n	800a9f8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800a9f2:	2302      	movs	r3, #2
 800a9f4:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a9f6:	e10b      	b.n	800ac10 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800a9f8:	68bb      	ldr	r3, [r7, #8]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d002      	beq.n	800aa04 <HAL_SPI_Transmit+0x52>
 800a9fe:	88fb      	ldrh	r3, [r7, #6]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d102      	bne.n	800aa0a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800aa04:	2301      	movs	r3, #1
 800aa06:	77fb      	strb	r3, [r7, #31]
    goto error;
 800aa08:	e102      	b.n	800ac10 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	2203      	movs	r2, #3
 800aa0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	2200      	movs	r2, #0
 800aa16:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	68ba      	ldr	r2, [r7, #8]
 800aa1c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	88fa      	ldrh	r2, [r7, #6]
 800aa22:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	88fa      	ldrh	r2, [r7, #6]
 800aa28:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	2200      	movs	r2, #0
 800aa2e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	2200      	movs	r2, #0
 800aa34:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	2200      	movs	r2, #0
 800aa3a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	2200      	movs	r2, #0
 800aa40:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	2200      	movs	r2, #0
 800aa46:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	689b      	ldr	r3, [r3, #8]
 800aa4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aa50:	d10f      	bne.n	800aa72 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	681a      	ldr	r2, [r3, #0]
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aa60:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	681a      	ldr	r2, [r3, #0]
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800aa70:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa7c:	2b40      	cmp	r3, #64	; 0x40
 800aa7e:	d007      	beq.n	800aa90 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	681a      	ldr	r2, [r3, #0]
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aa8e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	68db      	ldr	r3, [r3, #12]
 800aa94:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800aa98:	d14b      	bne.n	800ab32 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	685b      	ldr	r3, [r3, #4]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d002      	beq.n	800aaa8 <HAL_SPI_Transmit+0xf6>
 800aaa2:	8afb      	ldrh	r3, [r7, #22]
 800aaa4:	2b01      	cmp	r3, #1
 800aaa6:	d13e      	bne.n	800ab26 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aaac:	881a      	ldrh	r2, [r3, #0]
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aab8:	1c9a      	adds	r2, r3, #2
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aac2:	b29b      	uxth	r3, r3
 800aac4:	3b01      	subs	r3, #1
 800aac6:	b29a      	uxth	r2, r3
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800aacc:	e02b      	b.n	800ab26 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	689b      	ldr	r3, [r3, #8]
 800aad4:	f003 0302 	and.w	r3, r3, #2
 800aad8:	2b02      	cmp	r3, #2
 800aada:	d112      	bne.n	800ab02 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aae0:	881a      	ldrh	r2, [r3, #0]
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aaec:	1c9a      	adds	r2, r3, #2
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aaf6:	b29b      	uxth	r3, r3
 800aaf8:	3b01      	subs	r3, #1
 800aafa:	b29a      	uxth	r2, r3
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	86da      	strh	r2, [r3, #54]	; 0x36
 800ab00:	e011      	b.n	800ab26 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ab02:	f7fb fdbd 	bl	8006680 <HAL_GetTick>
 800ab06:	4602      	mov	r2, r0
 800ab08:	69bb      	ldr	r3, [r7, #24]
 800ab0a:	1ad3      	subs	r3, r2, r3
 800ab0c:	683a      	ldr	r2, [r7, #0]
 800ab0e:	429a      	cmp	r2, r3
 800ab10:	d803      	bhi.n	800ab1a <HAL_SPI_Transmit+0x168>
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab18:	d102      	bne.n	800ab20 <HAL_SPI_Transmit+0x16e>
 800ab1a:	683b      	ldr	r3, [r7, #0]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d102      	bne.n	800ab26 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800ab20:	2303      	movs	r3, #3
 800ab22:	77fb      	strb	r3, [r7, #31]
          goto error;
 800ab24:	e074      	b.n	800ac10 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ab2a:	b29b      	uxth	r3, r3
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d1ce      	bne.n	800aace <HAL_SPI_Transmit+0x11c>
 800ab30:	e04c      	b.n	800abcc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	685b      	ldr	r3, [r3, #4]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d002      	beq.n	800ab40 <HAL_SPI_Transmit+0x18e>
 800ab3a:	8afb      	ldrh	r3, [r7, #22]
 800ab3c:	2b01      	cmp	r3, #1
 800ab3e:	d140      	bne.n	800abc2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	330c      	adds	r3, #12
 800ab4a:	7812      	ldrb	r2, [r2, #0]
 800ab4c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab52:	1c5a      	adds	r2, r3, #1
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ab5c:	b29b      	uxth	r3, r3
 800ab5e:	3b01      	subs	r3, #1
 800ab60:	b29a      	uxth	r2, r3
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800ab66:	e02c      	b.n	800abc2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	689b      	ldr	r3, [r3, #8]
 800ab6e:	f003 0302 	and.w	r3, r3, #2
 800ab72:	2b02      	cmp	r3, #2
 800ab74:	d113      	bne.n	800ab9e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	330c      	adds	r3, #12
 800ab80:	7812      	ldrb	r2, [r2, #0]
 800ab82:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab88:	1c5a      	adds	r2, r3, #1
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ab92:	b29b      	uxth	r3, r3
 800ab94:	3b01      	subs	r3, #1
 800ab96:	b29a      	uxth	r2, r3
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	86da      	strh	r2, [r3, #54]	; 0x36
 800ab9c:	e011      	b.n	800abc2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ab9e:	f7fb fd6f 	bl	8006680 <HAL_GetTick>
 800aba2:	4602      	mov	r2, r0
 800aba4:	69bb      	ldr	r3, [r7, #24]
 800aba6:	1ad3      	subs	r3, r2, r3
 800aba8:	683a      	ldr	r2, [r7, #0]
 800abaa:	429a      	cmp	r2, r3
 800abac:	d803      	bhi.n	800abb6 <HAL_SPI_Transmit+0x204>
 800abae:	683b      	ldr	r3, [r7, #0]
 800abb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abb4:	d102      	bne.n	800abbc <HAL_SPI_Transmit+0x20a>
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d102      	bne.n	800abc2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800abbc:	2303      	movs	r3, #3
 800abbe:	77fb      	strb	r3, [r7, #31]
          goto error;
 800abc0:	e026      	b.n	800ac10 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800abc6:	b29b      	uxth	r3, r3
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d1cd      	bne.n	800ab68 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800abcc:	69ba      	ldr	r2, [r7, #24]
 800abce:	6839      	ldr	r1, [r7, #0]
 800abd0:	68f8      	ldr	r0, [r7, #12]
 800abd2:	f000 fbcb 	bl	800b36c <SPI_EndRxTxTransaction>
 800abd6:	4603      	mov	r3, r0
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d002      	beq.n	800abe2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	2220      	movs	r2, #32
 800abe0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	689b      	ldr	r3, [r3, #8]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d10a      	bne.n	800ac00 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800abea:	2300      	movs	r3, #0
 800abec:	613b      	str	r3, [r7, #16]
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	68db      	ldr	r3, [r3, #12]
 800abf4:	613b      	str	r3, [r7, #16]
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	689b      	ldr	r3, [r3, #8]
 800abfc:	613b      	str	r3, [r7, #16]
 800abfe:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d002      	beq.n	800ac0e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800ac08:	2301      	movs	r3, #1
 800ac0a:	77fb      	strb	r3, [r7, #31]
 800ac0c:	e000      	b.n	800ac10 <HAL_SPI_Transmit+0x25e>
  }

error:
 800ac0e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	2201      	movs	r2, #1
 800ac14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ac20:	7ffb      	ldrb	r3, [r7, #31]
}
 800ac22:	4618      	mov	r0, r3
 800ac24:	3720      	adds	r7, #32
 800ac26:	46bd      	mov	sp, r7
 800ac28:	bd80      	pop	{r7, pc}

0800ac2a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ac2a:	b580      	push	{r7, lr}
 800ac2c:	b088      	sub	sp, #32
 800ac2e:	af02      	add	r7, sp, #8
 800ac30:	60f8      	str	r0, [r7, #12]
 800ac32:	60b9      	str	r1, [r7, #8]
 800ac34:	603b      	str	r3, [r7, #0]
 800ac36:	4613      	mov	r3, r2
 800ac38:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	685b      	ldr	r3, [r3, #4]
 800ac42:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ac46:	d112      	bne.n	800ac6e <HAL_SPI_Receive+0x44>
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	689b      	ldr	r3, [r3, #8]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d10e      	bne.n	800ac6e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	2204      	movs	r2, #4
 800ac54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800ac58:	88fa      	ldrh	r2, [r7, #6]
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	9300      	str	r3, [sp, #0]
 800ac5e:	4613      	mov	r3, r2
 800ac60:	68ba      	ldr	r2, [r7, #8]
 800ac62:	68b9      	ldr	r1, [r7, #8]
 800ac64:	68f8      	ldr	r0, [r7, #12]
 800ac66:	f000 f8f1 	bl	800ae4c <HAL_SPI_TransmitReceive>
 800ac6a:	4603      	mov	r3, r0
 800ac6c:	e0ea      	b.n	800ae44 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ac74:	2b01      	cmp	r3, #1
 800ac76:	d101      	bne.n	800ac7c <HAL_SPI_Receive+0x52>
 800ac78:	2302      	movs	r3, #2
 800ac7a:	e0e3      	b.n	800ae44 <HAL_SPI_Receive+0x21a>
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	2201      	movs	r2, #1
 800ac80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ac84:	f7fb fcfc 	bl	8006680 <HAL_GetTick>
 800ac88:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ac90:	b2db      	uxtb	r3, r3
 800ac92:	2b01      	cmp	r3, #1
 800ac94:	d002      	beq.n	800ac9c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800ac96:	2302      	movs	r3, #2
 800ac98:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ac9a:	e0ca      	b.n	800ae32 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800ac9c:	68bb      	ldr	r3, [r7, #8]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d002      	beq.n	800aca8 <HAL_SPI_Receive+0x7e>
 800aca2:	88fb      	ldrh	r3, [r7, #6]
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d102      	bne.n	800acae <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800aca8:	2301      	movs	r3, #1
 800acaa:	75fb      	strb	r3, [r7, #23]
    goto error;
 800acac:	e0c1      	b.n	800ae32 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	2204      	movs	r2, #4
 800acb2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	2200      	movs	r2, #0
 800acba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	68ba      	ldr	r2, [r7, #8]
 800acc0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	88fa      	ldrh	r2, [r7, #6]
 800acc6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	88fa      	ldrh	r2, [r7, #6]
 800accc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	2200      	movs	r2, #0
 800acd2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	2200      	movs	r2, #0
 800acd8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	2200      	movs	r2, #0
 800acde:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	2200      	movs	r2, #0
 800ace4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	2200      	movs	r2, #0
 800acea:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	689b      	ldr	r3, [r3, #8]
 800acf0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800acf4:	d10f      	bne.n	800ad16 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	681a      	ldr	r2, [r3, #0]
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ad04:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	681a      	ldr	r2, [r3, #0]
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ad14:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad20:	2b40      	cmp	r3, #64	; 0x40
 800ad22:	d007      	beq.n	800ad34 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	681a      	ldr	r2, [r3, #0]
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ad32:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	68db      	ldr	r3, [r3, #12]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d162      	bne.n	800ae02 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800ad3c:	e02e      	b.n	800ad9c <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	689b      	ldr	r3, [r3, #8]
 800ad44:	f003 0301 	and.w	r3, r3, #1
 800ad48:	2b01      	cmp	r3, #1
 800ad4a:	d115      	bne.n	800ad78 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	f103 020c 	add.w	r2, r3, #12
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad58:	7812      	ldrb	r2, [r2, #0]
 800ad5a:	b2d2      	uxtb	r2, r2
 800ad5c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad62:	1c5a      	adds	r2, r3, #1
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ad6c:	b29b      	uxth	r3, r3
 800ad6e:	3b01      	subs	r3, #1
 800ad70:	b29a      	uxth	r2, r3
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ad76:	e011      	b.n	800ad9c <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ad78:	f7fb fc82 	bl	8006680 <HAL_GetTick>
 800ad7c:	4602      	mov	r2, r0
 800ad7e:	693b      	ldr	r3, [r7, #16]
 800ad80:	1ad3      	subs	r3, r2, r3
 800ad82:	683a      	ldr	r2, [r7, #0]
 800ad84:	429a      	cmp	r2, r3
 800ad86:	d803      	bhi.n	800ad90 <HAL_SPI_Receive+0x166>
 800ad88:	683b      	ldr	r3, [r7, #0]
 800ad8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad8e:	d102      	bne.n	800ad96 <HAL_SPI_Receive+0x16c>
 800ad90:	683b      	ldr	r3, [r7, #0]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d102      	bne.n	800ad9c <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800ad96:	2303      	movs	r3, #3
 800ad98:	75fb      	strb	r3, [r7, #23]
          goto error;
 800ad9a:	e04a      	b.n	800ae32 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ada0:	b29b      	uxth	r3, r3
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d1cb      	bne.n	800ad3e <HAL_SPI_Receive+0x114>
 800ada6:	e031      	b.n	800ae0c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	689b      	ldr	r3, [r3, #8]
 800adae:	f003 0301 	and.w	r3, r3, #1
 800adb2:	2b01      	cmp	r3, #1
 800adb4:	d113      	bne.n	800adde <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	68da      	ldr	r2, [r3, #12]
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adc0:	b292      	uxth	r2, r2
 800adc2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adc8:	1c9a      	adds	r2, r3, #2
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800add2:	b29b      	uxth	r3, r3
 800add4:	3b01      	subs	r3, #1
 800add6:	b29a      	uxth	r2, r3
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	87da      	strh	r2, [r3, #62]	; 0x3e
 800addc:	e011      	b.n	800ae02 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800adde:	f7fb fc4f 	bl	8006680 <HAL_GetTick>
 800ade2:	4602      	mov	r2, r0
 800ade4:	693b      	ldr	r3, [r7, #16]
 800ade6:	1ad3      	subs	r3, r2, r3
 800ade8:	683a      	ldr	r2, [r7, #0]
 800adea:	429a      	cmp	r2, r3
 800adec:	d803      	bhi.n	800adf6 <HAL_SPI_Receive+0x1cc>
 800adee:	683b      	ldr	r3, [r7, #0]
 800adf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adf4:	d102      	bne.n	800adfc <HAL_SPI_Receive+0x1d2>
 800adf6:	683b      	ldr	r3, [r7, #0]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d102      	bne.n	800ae02 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800adfc:	2303      	movs	r3, #3
 800adfe:	75fb      	strb	r3, [r7, #23]
          goto error;
 800ae00:	e017      	b.n	800ae32 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ae06:	b29b      	uxth	r3, r3
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d1cd      	bne.n	800ada8 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ae0c:	693a      	ldr	r2, [r7, #16]
 800ae0e:	6839      	ldr	r1, [r7, #0]
 800ae10:	68f8      	ldr	r0, [r7, #12]
 800ae12:	f000 fa45 	bl	800b2a0 <SPI_EndRxTransaction>
 800ae16:	4603      	mov	r3, r0
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d002      	beq.n	800ae22 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	2220      	movs	r2, #32
 800ae20:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d002      	beq.n	800ae30 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800ae2a:	2301      	movs	r3, #1
 800ae2c:	75fb      	strb	r3, [r7, #23]
 800ae2e:	e000      	b.n	800ae32 <HAL_SPI_Receive+0x208>
  }

error :
 800ae30:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	2201      	movs	r2, #1
 800ae36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ae42:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae44:	4618      	mov	r0, r3
 800ae46:	3718      	adds	r7, #24
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	bd80      	pop	{r7, pc}

0800ae4c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b08c      	sub	sp, #48	; 0x30
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	60f8      	str	r0, [r7, #12]
 800ae54:	60b9      	str	r1, [r7, #8]
 800ae56:	607a      	str	r2, [r7, #4]
 800ae58:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800ae5a:	2301      	movs	r3, #1
 800ae5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800ae5e:	2300      	movs	r3, #0
 800ae60:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ae6a:	2b01      	cmp	r3, #1
 800ae6c:	d101      	bne.n	800ae72 <HAL_SPI_TransmitReceive+0x26>
 800ae6e:	2302      	movs	r3, #2
 800ae70:	e18a      	b.n	800b188 <HAL_SPI_TransmitReceive+0x33c>
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	2201      	movs	r2, #1
 800ae76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ae7a:	f7fb fc01 	bl	8006680 <HAL_GetTick>
 800ae7e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ae86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	685b      	ldr	r3, [r3, #4]
 800ae8e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800ae90:	887b      	ldrh	r3, [r7, #2]
 800ae92:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ae94:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ae98:	2b01      	cmp	r3, #1
 800ae9a:	d00f      	beq.n	800aebc <HAL_SPI_TransmitReceive+0x70>
 800ae9c:	69fb      	ldr	r3, [r7, #28]
 800ae9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800aea2:	d107      	bne.n	800aeb4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	689b      	ldr	r3, [r3, #8]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d103      	bne.n	800aeb4 <HAL_SPI_TransmitReceive+0x68>
 800aeac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800aeb0:	2b04      	cmp	r3, #4
 800aeb2:	d003      	beq.n	800aebc <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800aeb4:	2302      	movs	r3, #2
 800aeb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800aeba:	e15b      	b.n	800b174 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800aebc:	68bb      	ldr	r3, [r7, #8]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d005      	beq.n	800aece <HAL_SPI_TransmitReceive+0x82>
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d002      	beq.n	800aece <HAL_SPI_TransmitReceive+0x82>
 800aec8:	887b      	ldrh	r3, [r7, #2]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d103      	bne.n	800aed6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800aece:	2301      	movs	r3, #1
 800aed0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800aed4:	e14e      	b.n	800b174 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800aedc:	b2db      	uxtb	r3, r3
 800aede:	2b04      	cmp	r3, #4
 800aee0:	d003      	beq.n	800aeea <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	2205      	movs	r2, #5
 800aee6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	2200      	movs	r2, #0
 800aeee:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	687a      	ldr	r2, [r7, #4]
 800aef4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	887a      	ldrh	r2, [r7, #2]
 800aefa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	887a      	ldrh	r2, [r7, #2]
 800af00:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	68ba      	ldr	r2, [r7, #8]
 800af06:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	887a      	ldrh	r2, [r7, #2]
 800af0c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	887a      	ldrh	r2, [r7, #2]
 800af12:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	2200      	movs	r2, #0
 800af18:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	2200      	movs	r2, #0
 800af1e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af2a:	2b40      	cmp	r3, #64	; 0x40
 800af2c:	d007      	beq.n	800af3e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	681a      	ldr	r2, [r3, #0]
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800af3c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	68db      	ldr	r3, [r3, #12]
 800af42:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800af46:	d178      	bne.n	800b03a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	685b      	ldr	r3, [r3, #4]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d002      	beq.n	800af56 <HAL_SPI_TransmitReceive+0x10a>
 800af50:	8b7b      	ldrh	r3, [r7, #26]
 800af52:	2b01      	cmp	r3, #1
 800af54:	d166      	bne.n	800b024 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af5a:	881a      	ldrh	r2, [r3, #0]
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af66:	1c9a      	adds	r2, r3, #2
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800af70:	b29b      	uxth	r3, r3
 800af72:	3b01      	subs	r3, #1
 800af74:	b29a      	uxth	r2, r3
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800af7a:	e053      	b.n	800b024 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	689b      	ldr	r3, [r3, #8]
 800af82:	f003 0302 	and.w	r3, r3, #2
 800af86:	2b02      	cmp	r3, #2
 800af88:	d11b      	bne.n	800afc2 <HAL_SPI_TransmitReceive+0x176>
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800af8e:	b29b      	uxth	r3, r3
 800af90:	2b00      	cmp	r3, #0
 800af92:	d016      	beq.n	800afc2 <HAL_SPI_TransmitReceive+0x176>
 800af94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af96:	2b01      	cmp	r3, #1
 800af98:	d113      	bne.n	800afc2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af9e:	881a      	ldrh	r2, [r3, #0]
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afaa:	1c9a      	adds	r2, r3, #2
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800afb4:	b29b      	uxth	r3, r3
 800afb6:	3b01      	subs	r3, #1
 800afb8:	b29a      	uxth	r2, r3
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800afbe:	2300      	movs	r3, #0
 800afc0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	689b      	ldr	r3, [r3, #8]
 800afc8:	f003 0301 	and.w	r3, r3, #1
 800afcc:	2b01      	cmp	r3, #1
 800afce:	d119      	bne.n	800b004 <HAL_SPI_TransmitReceive+0x1b8>
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800afd4:	b29b      	uxth	r3, r3
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d014      	beq.n	800b004 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	68da      	ldr	r2, [r3, #12]
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afe4:	b292      	uxth	r2, r2
 800afe6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afec:	1c9a      	adds	r2, r3, #2
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aff6:	b29b      	uxth	r3, r3
 800aff8:	3b01      	subs	r3, #1
 800affa:	b29a      	uxth	r2, r3
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b000:	2301      	movs	r3, #1
 800b002:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b004:	f7fb fb3c 	bl	8006680 <HAL_GetTick>
 800b008:	4602      	mov	r2, r0
 800b00a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b00c:	1ad3      	subs	r3, r2, r3
 800b00e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b010:	429a      	cmp	r2, r3
 800b012:	d807      	bhi.n	800b024 <HAL_SPI_TransmitReceive+0x1d8>
 800b014:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b01a:	d003      	beq.n	800b024 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800b01c:	2303      	movs	r3, #3
 800b01e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b022:	e0a7      	b.n	800b174 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b028:	b29b      	uxth	r3, r3
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d1a6      	bne.n	800af7c <HAL_SPI_TransmitReceive+0x130>
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b032:	b29b      	uxth	r3, r3
 800b034:	2b00      	cmp	r3, #0
 800b036:	d1a1      	bne.n	800af7c <HAL_SPI_TransmitReceive+0x130>
 800b038:	e07c      	b.n	800b134 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	685b      	ldr	r3, [r3, #4]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d002      	beq.n	800b048 <HAL_SPI_TransmitReceive+0x1fc>
 800b042:	8b7b      	ldrh	r3, [r7, #26]
 800b044:	2b01      	cmp	r3, #1
 800b046:	d16b      	bne.n	800b120 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	330c      	adds	r3, #12
 800b052:	7812      	ldrb	r2, [r2, #0]
 800b054:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b05a:	1c5a      	adds	r2, r3, #1
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b064:	b29b      	uxth	r3, r3
 800b066:	3b01      	subs	r3, #1
 800b068:	b29a      	uxth	r2, r3
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b06e:	e057      	b.n	800b120 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	689b      	ldr	r3, [r3, #8]
 800b076:	f003 0302 	and.w	r3, r3, #2
 800b07a:	2b02      	cmp	r3, #2
 800b07c:	d11c      	bne.n	800b0b8 <HAL_SPI_TransmitReceive+0x26c>
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b082:	b29b      	uxth	r3, r3
 800b084:	2b00      	cmp	r3, #0
 800b086:	d017      	beq.n	800b0b8 <HAL_SPI_TransmitReceive+0x26c>
 800b088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b08a:	2b01      	cmp	r3, #1
 800b08c:	d114      	bne.n	800b0b8 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	330c      	adds	r3, #12
 800b098:	7812      	ldrb	r2, [r2, #0]
 800b09a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0a0:	1c5a      	adds	r2, r3, #1
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b0aa:	b29b      	uxth	r3, r3
 800b0ac:	3b01      	subs	r3, #1
 800b0ae:	b29a      	uxth	r2, r3
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b0b4:	2300      	movs	r3, #0
 800b0b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	689b      	ldr	r3, [r3, #8]
 800b0be:	f003 0301 	and.w	r3, r3, #1
 800b0c2:	2b01      	cmp	r3, #1
 800b0c4:	d119      	bne.n	800b0fa <HAL_SPI_TransmitReceive+0x2ae>
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b0ca:	b29b      	uxth	r3, r3
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d014      	beq.n	800b0fa <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	68da      	ldr	r2, [r3, #12]
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0da:	b2d2      	uxtb	r2, r2
 800b0dc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0e2:	1c5a      	adds	r2, r3, #1
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b0ec:	b29b      	uxth	r3, r3
 800b0ee:	3b01      	subs	r3, #1
 800b0f0:	b29a      	uxth	r2, r3
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b0f6:	2301      	movs	r3, #1
 800b0f8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b0fa:	f7fb fac1 	bl	8006680 <HAL_GetTick>
 800b0fe:	4602      	mov	r2, r0
 800b100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b102:	1ad3      	subs	r3, r2, r3
 800b104:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b106:	429a      	cmp	r2, r3
 800b108:	d803      	bhi.n	800b112 <HAL_SPI_TransmitReceive+0x2c6>
 800b10a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b10c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b110:	d102      	bne.n	800b118 <HAL_SPI_TransmitReceive+0x2cc>
 800b112:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b114:	2b00      	cmp	r3, #0
 800b116:	d103      	bne.n	800b120 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800b118:	2303      	movs	r3, #3
 800b11a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b11e:	e029      	b.n	800b174 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b124:	b29b      	uxth	r3, r3
 800b126:	2b00      	cmp	r3, #0
 800b128:	d1a2      	bne.n	800b070 <HAL_SPI_TransmitReceive+0x224>
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b12e:	b29b      	uxth	r3, r3
 800b130:	2b00      	cmp	r3, #0
 800b132:	d19d      	bne.n	800b070 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b134:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b136:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b138:	68f8      	ldr	r0, [r7, #12]
 800b13a:	f000 f917 	bl	800b36c <SPI_EndRxTxTransaction>
 800b13e:	4603      	mov	r3, r0
 800b140:	2b00      	cmp	r3, #0
 800b142:	d006      	beq.n	800b152 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800b144:	2301      	movs	r3, #1
 800b146:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	2220      	movs	r2, #32
 800b14e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800b150:	e010      	b.n	800b174 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	689b      	ldr	r3, [r3, #8]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d10b      	bne.n	800b172 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b15a:	2300      	movs	r3, #0
 800b15c:	617b      	str	r3, [r7, #20]
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	68db      	ldr	r3, [r3, #12]
 800b164:	617b      	str	r3, [r7, #20]
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	689b      	ldr	r3, [r3, #8]
 800b16c:	617b      	str	r3, [r7, #20]
 800b16e:	697b      	ldr	r3, [r7, #20]
 800b170:	e000      	b.n	800b174 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800b172:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	2201      	movs	r2, #1
 800b178:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	2200      	movs	r2, #0
 800b180:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b184:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800b188:	4618      	mov	r0, r3
 800b18a:	3730      	adds	r7, #48	; 0x30
 800b18c:	46bd      	mov	sp, r7
 800b18e:	bd80      	pop	{r7, pc}

0800b190 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b190:	b580      	push	{r7, lr}
 800b192:	b088      	sub	sp, #32
 800b194:	af00      	add	r7, sp, #0
 800b196:	60f8      	str	r0, [r7, #12]
 800b198:	60b9      	str	r1, [r7, #8]
 800b19a:	603b      	str	r3, [r7, #0]
 800b19c:	4613      	mov	r3, r2
 800b19e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b1a0:	f7fb fa6e 	bl	8006680 <HAL_GetTick>
 800b1a4:	4602      	mov	r2, r0
 800b1a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1a8:	1a9b      	subs	r3, r3, r2
 800b1aa:	683a      	ldr	r2, [r7, #0]
 800b1ac:	4413      	add	r3, r2
 800b1ae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b1b0:	f7fb fa66 	bl	8006680 <HAL_GetTick>
 800b1b4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b1b6:	4b39      	ldr	r3, [pc, #228]	; (800b29c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	015b      	lsls	r3, r3, #5
 800b1bc:	0d1b      	lsrs	r3, r3, #20
 800b1be:	69fa      	ldr	r2, [r7, #28]
 800b1c0:	fb02 f303 	mul.w	r3, r2, r3
 800b1c4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b1c6:	e054      	b.n	800b272 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b1c8:	683b      	ldr	r3, [r7, #0]
 800b1ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1ce:	d050      	beq.n	800b272 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b1d0:	f7fb fa56 	bl	8006680 <HAL_GetTick>
 800b1d4:	4602      	mov	r2, r0
 800b1d6:	69bb      	ldr	r3, [r7, #24]
 800b1d8:	1ad3      	subs	r3, r2, r3
 800b1da:	69fa      	ldr	r2, [r7, #28]
 800b1dc:	429a      	cmp	r2, r3
 800b1de:	d902      	bls.n	800b1e6 <SPI_WaitFlagStateUntilTimeout+0x56>
 800b1e0:	69fb      	ldr	r3, [r7, #28]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d13d      	bne.n	800b262 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	685a      	ldr	r2, [r3, #4]
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b1f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	685b      	ldr	r3, [r3, #4]
 800b1fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b1fe:	d111      	bne.n	800b224 <SPI_WaitFlagStateUntilTimeout+0x94>
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	689b      	ldr	r3, [r3, #8]
 800b204:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b208:	d004      	beq.n	800b214 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	689b      	ldr	r3, [r3, #8]
 800b20e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b212:	d107      	bne.n	800b224 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	681a      	ldr	r2, [r3, #0]
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b222:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b228:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b22c:	d10f      	bne.n	800b24e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	681a      	ldr	r2, [r3, #0]
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b23c:	601a      	str	r2, [r3, #0]
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	681a      	ldr	r2, [r3, #0]
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b24c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	2201      	movs	r2, #1
 800b252:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	2200      	movs	r2, #0
 800b25a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800b25e:	2303      	movs	r3, #3
 800b260:	e017      	b.n	800b292 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800b262:	697b      	ldr	r3, [r7, #20]
 800b264:	2b00      	cmp	r3, #0
 800b266:	d101      	bne.n	800b26c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800b268:	2300      	movs	r3, #0
 800b26a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b26c:	697b      	ldr	r3, [r7, #20]
 800b26e:	3b01      	subs	r3, #1
 800b270:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	689a      	ldr	r2, [r3, #8]
 800b278:	68bb      	ldr	r3, [r7, #8]
 800b27a:	4013      	ands	r3, r2
 800b27c:	68ba      	ldr	r2, [r7, #8]
 800b27e:	429a      	cmp	r2, r3
 800b280:	bf0c      	ite	eq
 800b282:	2301      	moveq	r3, #1
 800b284:	2300      	movne	r3, #0
 800b286:	b2db      	uxtb	r3, r3
 800b288:	461a      	mov	r2, r3
 800b28a:	79fb      	ldrb	r3, [r7, #7]
 800b28c:	429a      	cmp	r2, r3
 800b28e:	d19b      	bne.n	800b1c8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b290:	2300      	movs	r3, #0
}
 800b292:	4618      	mov	r0, r3
 800b294:	3720      	adds	r7, #32
 800b296:	46bd      	mov	sp, r7
 800b298:	bd80      	pop	{r7, pc}
 800b29a:	bf00      	nop
 800b29c:	20000070 	.word	0x20000070

0800b2a0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b086      	sub	sp, #24
 800b2a4:	af02      	add	r7, sp, #8
 800b2a6:	60f8      	str	r0, [r7, #12]
 800b2a8:	60b9      	str	r1, [r7, #8]
 800b2aa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	685b      	ldr	r3, [r3, #4]
 800b2b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b2b4:	d111      	bne.n	800b2da <SPI_EndRxTransaction+0x3a>
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	689b      	ldr	r3, [r3, #8]
 800b2ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b2be:	d004      	beq.n	800b2ca <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	689b      	ldr	r3, [r3, #8]
 800b2c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b2c8:	d107      	bne.n	800b2da <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	681a      	ldr	r2, [r3, #0]
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b2d8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	685b      	ldr	r3, [r3, #4]
 800b2de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b2e2:	d12a      	bne.n	800b33a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	689b      	ldr	r3, [r3, #8]
 800b2e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b2ec:	d012      	beq.n	800b314 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	9300      	str	r3, [sp, #0]
 800b2f2:	68bb      	ldr	r3, [r7, #8]
 800b2f4:	2200      	movs	r2, #0
 800b2f6:	2180      	movs	r1, #128	; 0x80
 800b2f8:	68f8      	ldr	r0, [r7, #12]
 800b2fa:	f7ff ff49 	bl	800b190 <SPI_WaitFlagStateUntilTimeout>
 800b2fe:	4603      	mov	r3, r0
 800b300:	2b00      	cmp	r3, #0
 800b302:	d02d      	beq.n	800b360 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b308:	f043 0220 	orr.w	r2, r3, #32
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800b310:	2303      	movs	r3, #3
 800b312:	e026      	b.n	800b362 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	9300      	str	r3, [sp, #0]
 800b318:	68bb      	ldr	r3, [r7, #8]
 800b31a:	2200      	movs	r2, #0
 800b31c:	2101      	movs	r1, #1
 800b31e:	68f8      	ldr	r0, [r7, #12]
 800b320:	f7ff ff36 	bl	800b190 <SPI_WaitFlagStateUntilTimeout>
 800b324:	4603      	mov	r3, r0
 800b326:	2b00      	cmp	r3, #0
 800b328:	d01a      	beq.n	800b360 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b32e:	f043 0220 	orr.w	r2, r3, #32
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800b336:	2303      	movs	r3, #3
 800b338:	e013      	b.n	800b362 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	9300      	str	r3, [sp, #0]
 800b33e:	68bb      	ldr	r3, [r7, #8]
 800b340:	2200      	movs	r2, #0
 800b342:	2101      	movs	r1, #1
 800b344:	68f8      	ldr	r0, [r7, #12]
 800b346:	f7ff ff23 	bl	800b190 <SPI_WaitFlagStateUntilTimeout>
 800b34a:	4603      	mov	r3, r0
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d007      	beq.n	800b360 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b354:	f043 0220 	orr.w	r2, r3, #32
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800b35c:	2303      	movs	r3, #3
 800b35e:	e000      	b.n	800b362 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800b360:	2300      	movs	r3, #0
}
 800b362:	4618      	mov	r0, r3
 800b364:	3710      	adds	r7, #16
 800b366:	46bd      	mov	sp, r7
 800b368:	bd80      	pop	{r7, pc}
	...

0800b36c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b36c:	b580      	push	{r7, lr}
 800b36e:	b088      	sub	sp, #32
 800b370:	af02      	add	r7, sp, #8
 800b372:	60f8      	str	r0, [r7, #12]
 800b374:	60b9      	str	r1, [r7, #8]
 800b376:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800b378:	4b1b      	ldr	r3, [pc, #108]	; (800b3e8 <SPI_EndRxTxTransaction+0x7c>)
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	4a1b      	ldr	r2, [pc, #108]	; (800b3ec <SPI_EndRxTxTransaction+0x80>)
 800b37e:	fba2 2303 	umull	r2, r3, r2, r3
 800b382:	0d5b      	lsrs	r3, r3, #21
 800b384:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b388:	fb02 f303 	mul.w	r3, r2, r3
 800b38c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	685b      	ldr	r3, [r3, #4]
 800b392:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b396:	d112      	bne.n	800b3be <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	9300      	str	r3, [sp, #0]
 800b39c:	68bb      	ldr	r3, [r7, #8]
 800b39e:	2200      	movs	r2, #0
 800b3a0:	2180      	movs	r1, #128	; 0x80
 800b3a2:	68f8      	ldr	r0, [r7, #12]
 800b3a4:	f7ff fef4 	bl	800b190 <SPI_WaitFlagStateUntilTimeout>
 800b3a8:	4603      	mov	r3, r0
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d016      	beq.n	800b3dc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b3b2:	f043 0220 	orr.w	r2, r3, #32
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800b3ba:	2303      	movs	r3, #3
 800b3bc:	e00f      	b.n	800b3de <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800b3be:	697b      	ldr	r3, [r7, #20]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d00a      	beq.n	800b3da <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800b3c4:	697b      	ldr	r3, [r7, #20]
 800b3c6:	3b01      	subs	r3, #1
 800b3c8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	689b      	ldr	r3, [r3, #8]
 800b3d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b3d4:	2b80      	cmp	r3, #128	; 0x80
 800b3d6:	d0f2      	beq.n	800b3be <SPI_EndRxTxTransaction+0x52>
 800b3d8:	e000      	b.n	800b3dc <SPI_EndRxTxTransaction+0x70>
        break;
 800b3da:	bf00      	nop
  }

  return HAL_OK;
 800b3dc:	2300      	movs	r3, #0
}
 800b3de:	4618      	mov	r0, r3
 800b3e0:	3718      	adds	r7, #24
 800b3e2:	46bd      	mov	sp, r7
 800b3e4:	bd80      	pop	{r7, pc}
 800b3e6:	bf00      	nop
 800b3e8:	20000070 	.word	0x20000070
 800b3ec:	165e9f81 	.word	0x165e9f81

0800b3f0 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b084      	sub	sp, #16
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	60f8      	str	r0, [r7, #12]
 800b3f8:	60b9      	str	r1, [r7, #8]
 800b3fa:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d101      	bne.n	800b406 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 800b402:	2301      	movs	r3, #1
 800b404:	e034      	b.n	800b470 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800b40c:	b2db      	uxtb	r3, r3
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d106      	bne.n	800b420 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	2200      	movs	r2, #0
 800b416:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800b41a:	68f8      	ldr	r0, [r7, #12]
 800b41c:	f7fa fbc2 	bl	8005ba4 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	681a      	ldr	r2, [r3, #0]
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	3308      	adds	r3, #8
 800b428:	4619      	mov	r1, r3
 800b42a:	4610      	mov	r0, r2
 800b42c:	f001 fbba 	bl	800cba4 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	6818      	ldr	r0, [r3, #0]
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	689b      	ldr	r3, [r3, #8]
 800b438:	461a      	mov	r2, r3
 800b43a:	68b9      	ldr	r1, [r7, #8]
 800b43c:	f001 fc04 	bl	800cc48 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	6858      	ldr	r0, [r3, #4]
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	689a      	ldr	r2, [r3, #8]
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b44c:	6879      	ldr	r1, [r7, #4]
 800b44e:	f001 fc39 	bl	800ccc4 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	68fa      	ldr	r2, [r7, #12]
 800b458:	6892      	ldr	r2, [r2, #8]
 800b45a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	68fa      	ldr	r2, [r7, #12]
 800b464:	6892      	ldr	r2, [r2, #8]
 800b466:	f041 0101 	orr.w	r1, r1, #1
 800b46a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 800b46e:	2300      	movs	r3, #0
}
 800b470:	4618      	mov	r0, r3
 800b472:	3710      	adds	r7, #16
 800b474:	46bd      	mov	sp, r7
 800b476:	bd80      	pop	{r7, pc}

0800b478 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b082      	sub	sp, #8
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d101      	bne.n	800b48a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b486:	2301      	movs	r3, #1
 800b488:	e041      	b.n	800b50e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b490:	b2db      	uxtb	r3, r3
 800b492:	2b00      	cmp	r3, #0
 800b494:	d106      	bne.n	800b4a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	2200      	movs	r2, #0
 800b49a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b49e:	6878      	ldr	r0, [r7, #4]
 800b4a0:	f7fa fa9e 	bl	80059e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	2202      	movs	r2, #2
 800b4a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681a      	ldr	r2, [r3, #0]
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	3304      	adds	r3, #4
 800b4b4:	4619      	mov	r1, r3
 800b4b6:	4610      	mov	r0, r2
 800b4b8:	f000 f9d0 	bl	800b85c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	2201      	movs	r2, #1
 800b4c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	2201      	movs	r2, #1
 800b4c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2201      	movs	r2, #1
 800b4d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	2201      	movs	r2, #1
 800b4d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	2201      	movs	r2, #1
 800b4e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	2201      	movs	r2, #1
 800b4e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	2201      	movs	r2, #1
 800b4f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	2201      	movs	r2, #1
 800b4f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	2201      	movs	r2, #1
 800b500:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	2201      	movs	r2, #1
 800b508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b50c:	2300      	movs	r3, #0
}
 800b50e:	4618      	mov	r0, r3
 800b510:	3708      	adds	r7, #8
 800b512:	46bd      	mov	sp, r7
 800b514:	bd80      	pop	{r7, pc}
	...

0800b518 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800b518:	b480      	push	{r7}
 800b51a:	b085      	sub	sp, #20
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b526:	b2db      	uxtb	r3, r3
 800b528:	2b01      	cmp	r3, #1
 800b52a:	d001      	beq.n	800b530 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800b52c:	2301      	movs	r3, #1
 800b52e:	e046      	b.n	800b5be <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	2202      	movs	r2, #2
 800b534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	4a23      	ldr	r2, [pc, #140]	; (800b5cc <HAL_TIM_Base_Start+0xb4>)
 800b53e:	4293      	cmp	r3, r2
 800b540:	d022      	beq.n	800b588 <HAL_TIM_Base_Start+0x70>
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b54a:	d01d      	beq.n	800b588 <HAL_TIM_Base_Start+0x70>
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	4a1f      	ldr	r2, [pc, #124]	; (800b5d0 <HAL_TIM_Base_Start+0xb8>)
 800b552:	4293      	cmp	r3, r2
 800b554:	d018      	beq.n	800b588 <HAL_TIM_Base_Start+0x70>
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	4a1e      	ldr	r2, [pc, #120]	; (800b5d4 <HAL_TIM_Base_Start+0xbc>)
 800b55c:	4293      	cmp	r3, r2
 800b55e:	d013      	beq.n	800b588 <HAL_TIM_Base_Start+0x70>
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	4a1c      	ldr	r2, [pc, #112]	; (800b5d8 <HAL_TIM_Base_Start+0xc0>)
 800b566:	4293      	cmp	r3, r2
 800b568:	d00e      	beq.n	800b588 <HAL_TIM_Base_Start+0x70>
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	4a1b      	ldr	r2, [pc, #108]	; (800b5dc <HAL_TIM_Base_Start+0xc4>)
 800b570:	4293      	cmp	r3, r2
 800b572:	d009      	beq.n	800b588 <HAL_TIM_Base_Start+0x70>
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	4a19      	ldr	r2, [pc, #100]	; (800b5e0 <HAL_TIM_Base_Start+0xc8>)
 800b57a:	4293      	cmp	r3, r2
 800b57c:	d004      	beq.n	800b588 <HAL_TIM_Base_Start+0x70>
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	4a18      	ldr	r2, [pc, #96]	; (800b5e4 <HAL_TIM_Base_Start+0xcc>)
 800b584:	4293      	cmp	r3, r2
 800b586:	d111      	bne.n	800b5ac <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	689b      	ldr	r3, [r3, #8]
 800b58e:	f003 0307 	and.w	r3, r3, #7
 800b592:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	2b06      	cmp	r3, #6
 800b598:	d010      	beq.n	800b5bc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	681a      	ldr	r2, [r3, #0]
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	f042 0201 	orr.w	r2, r2, #1
 800b5a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b5aa:	e007      	b.n	800b5bc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	681a      	ldr	r2, [r3, #0]
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	f042 0201 	orr.w	r2, r2, #1
 800b5ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b5bc:	2300      	movs	r3, #0
}
 800b5be:	4618      	mov	r0, r3
 800b5c0:	3714      	adds	r7, #20
 800b5c2:	46bd      	mov	sp, r7
 800b5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c8:	4770      	bx	lr
 800b5ca:	bf00      	nop
 800b5cc:	40010000 	.word	0x40010000
 800b5d0:	40000400 	.word	0x40000400
 800b5d4:	40000800 	.word	0x40000800
 800b5d8:	40000c00 	.word	0x40000c00
 800b5dc:	40010400 	.word	0x40010400
 800b5e0:	40014000 	.word	0x40014000
 800b5e4:	40001800 	.word	0x40001800

0800b5e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b5e8:	b580      	push	{r7, lr}
 800b5ea:	b082      	sub	sp, #8
 800b5ec:	af00      	add	r7, sp, #0
 800b5ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	691b      	ldr	r3, [r3, #16]
 800b5f6:	f003 0302 	and.w	r3, r3, #2
 800b5fa:	2b02      	cmp	r3, #2
 800b5fc:	d122      	bne.n	800b644 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	68db      	ldr	r3, [r3, #12]
 800b604:	f003 0302 	and.w	r3, r3, #2
 800b608:	2b02      	cmp	r3, #2
 800b60a:	d11b      	bne.n	800b644 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	f06f 0202 	mvn.w	r2, #2
 800b614:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2201      	movs	r2, #1
 800b61a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	699b      	ldr	r3, [r3, #24]
 800b622:	f003 0303 	and.w	r3, r3, #3
 800b626:	2b00      	cmp	r3, #0
 800b628:	d003      	beq.n	800b632 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b62a:	6878      	ldr	r0, [r7, #4]
 800b62c:	f000 f8f8 	bl	800b820 <HAL_TIM_IC_CaptureCallback>
 800b630:	e005      	b.n	800b63e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b632:	6878      	ldr	r0, [r7, #4]
 800b634:	f000 f8ea 	bl	800b80c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b638:	6878      	ldr	r0, [r7, #4]
 800b63a:	f000 f8fb 	bl	800b834 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	2200      	movs	r2, #0
 800b642:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	691b      	ldr	r3, [r3, #16]
 800b64a:	f003 0304 	and.w	r3, r3, #4
 800b64e:	2b04      	cmp	r3, #4
 800b650:	d122      	bne.n	800b698 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	68db      	ldr	r3, [r3, #12]
 800b658:	f003 0304 	and.w	r3, r3, #4
 800b65c:	2b04      	cmp	r3, #4
 800b65e:	d11b      	bne.n	800b698 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	f06f 0204 	mvn.w	r2, #4
 800b668:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	2202      	movs	r2, #2
 800b66e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	699b      	ldr	r3, [r3, #24]
 800b676:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d003      	beq.n	800b686 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b67e:	6878      	ldr	r0, [r7, #4]
 800b680:	f000 f8ce 	bl	800b820 <HAL_TIM_IC_CaptureCallback>
 800b684:	e005      	b.n	800b692 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b686:	6878      	ldr	r0, [r7, #4]
 800b688:	f000 f8c0 	bl	800b80c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b68c:	6878      	ldr	r0, [r7, #4]
 800b68e:	f000 f8d1 	bl	800b834 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	2200      	movs	r2, #0
 800b696:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	691b      	ldr	r3, [r3, #16]
 800b69e:	f003 0308 	and.w	r3, r3, #8
 800b6a2:	2b08      	cmp	r3, #8
 800b6a4:	d122      	bne.n	800b6ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	68db      	ldr	r3, [r3, #12]
 800b6ac:	f003 0308 	and.w	r3, r3, #8
 800b6b0:	2b08      	cmp	r3, #8
 800b6b2:	d11b      	bne.n	800b6ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	f06f 0208 	mvn.w	r2, #8
 800b6bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	2204      	movs	r2, #4
 800b6c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	69db      	ldr	r3, [r3, #28]
 800b6ca:	f003 0303 	and.w	r3, r3, #3
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d003      	beq.n	800b6da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b6d2:	6878      	ldr	r0, [r7, #4]
 800b6d4:	f000 f8a4 	bl	800b820 <HAL_TIM_IC_CaptureCallback>
 800b6d8:	e005      	b.n	800b6e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b6da:	6878      	ldr	r0, [r7, #4]
 800b6dc:	f000 f896 	bl	800b80c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b6e0:	6878      	ldr	r0, [r7, #4]
 800b6e2:	f000 f8a7 	bl	800b834 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	2200      	movs	r2, #0
 800b6ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	691b      	ldr	r3, [r3, #16]
 800b6f2:	f003 0310 	and.w	r3, r3, #16
 800b6f6:	2b10      	cmp	r3, #16
 800b6f8:	d122      	bne.n	800b740 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	68db      	ldr	r3, [r3, #12]
 800b700:	f003 0310 	and.w	r3, r3, #16
 800b704:	2b10      	cmp	r3, #16
 800b706:	d11b      	bne.n	800b740 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	f06f 0210 	mvn.w	r2, #16
 800b710:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	2208      	movs	r2, #8
 800b716:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	69db      	ldr	r3, [r3, #28]
 800b71e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b722:	2b00      	cmp	r3, #0
 800b724:	d003      	beq.n	800b72e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b726:	6878      	ldr	r0, [r7, #4]
 800b728:	f000 f87a 	bl	800b820 <HAL_TIM_IC_CaptureCallback>
 800b72c:	e005      	b.n	800b73a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b72e:	6878      	ldr	r0, [r7, #4]
 800b730:	f000 f86c 	bl	800b80c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b734:	6878      	ldr	r0, [r7, #4]
 800b736:	f000 f87d 	bl	800b834 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	2200      	movs	r2, #0
 800b73e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	691b      	ldr	r3, [r3, #16]
 800b746:	f003 0301 	and.w	r3, r3, #1
 800b74a:	2b01      	cmp	r3, #1
 800b74c:	d10e      	bne.n	800b76c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	68db      	ldr	r3, [r3, #12]
 800b754:	f003 0301 	and.w	r3, r3, #1
 800b758:	2b01      	cmp	r3, #1
 800b75a:	d107      	bne.n	800b76c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	f06f 0201 	mvn.w	r2, #1
 800b764:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b766:	6878      	ldr	r0, [r7, #4]
 800b768:	f000 f846 	bl	800b7f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	691b      	ldr	r3, [r3, #16]
 800b772:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b776:	2b80      	cmp	r3, #128	; 0x80
 800b778:	d10e      	bne.n	800b798 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	68db      	ldr	r3, [r3, #12]
 800b780:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b784:	2b80      	cmp	r3, #128	; 0x80
 800b786:	d107      	bne.n	800b798 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800b790:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b792:	6878      	ldr	r0, [r7, #4]
 800b794:	f000 f988 	bl	800baa8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	691b      	ldr	r3, [r3, #16]
 800b79e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7a2:	2b40      	cmp	r3, #64	; 0x40
 800b7a4:	d10e      	bne.n	800b7c4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	68db      	ldr	r3, [r3, #12]
 800b7ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7b0:	2b40      	cmp	r3, #64	; 0x40
 800b7b2:	d107      	bne.n	800b7c4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b7bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b7be:	6878      	ldr	r0, [r7, #4]
 800b7c0:	f000 f842 	bl	800b848 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	691b      	ldr	r3, [r3, #16]
 800b7ca:	f003 0320 	and.w	r3, r3, #32
 800b7ce:	2b20      	cmp	r3, #32
 800b7d0:	d10e      	bne.n	800b7f0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	68db      	ldr	r3, [r3, #12]
 800b7d8:	f003 0320 	and.w	r3, r3, #32
 800b7dc:	2b20      	cmp	r3, #32
 800b7de:	d107      	bne.n	800b7f0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	f06f 0220 	mvn.w	r2, #32
 800b7e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b7ea:	6878      	ldr	r0, [r7, #4]
 800b7ec:	f000 f952 	bl	800ba94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b7f0:	bf00      	nop
 800b7f2:	3708      	adds	r7, #8
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	bd80      	pop	{r7, pc}

0800b7f8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b7f8:	b480      	push	{r7}
 800b7fa:	b083      	sub	sp, #12
 800b7fc:	af00      	add	r7, sp, #0
 800b7fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800b800:	bf00      	nop
 800b802:	370c      	adds	r7, #12
 800b804:	46bd      	mov	sp, r7
 800b806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b80a:	4770      	bx	lr

0800b80c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b80c:	b480      	push	{r7}
 800b80e:	b083      	sub	sp, #12
 800b810:	af00      	add	r7, sp, #0
 800b812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b814:	bf00      	nop
 800b816:	370c      	adds	r7, #12
 800b818:	46bd      	mov	sp, r7
 800b81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b81e:	4770      	bx	lr

0800b820 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b820:	b480      	push	{r7}
 800b822:	b083      	sub	sp, #12
 800b824:	af00      	add	r7, sp, #0
 800b826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b828:	bf00      	nop
 800b82a:	370c      	adds	r7, #12
 800b82c:	46bd      	mov	sp, r7
 800b82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b832:	4770      	bx	lr

0800b834 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b834:	b480      	push	{r7}
 800b836:	b083      	sub	sp, #12
 800b838:	af00      	add	r7, sp, #0
 800b83a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b83c:	bf00      	nop
 800b83e:	370c      	adds	r7, #12
 800b840:	46bd      	mov	sp, r7
 800b842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b846:	4770      	bx	lr

0800b848 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b848:	b480      	push	{r7}
 800b84a:	b083      	sub	sp, #12
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b850:	bf00      	nop
 800b852:	370c      	adds	r7, #12
 800b854:	46bd      	mov	sp, r7
 800b856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b85a:	4770      	bx	lr

0800b85c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b85c:	b480      	push	{r7}
 800b85e:	b085      	sub	sp, #20
 800b860:	af00      	add	r7, sp, #0
 800b862:	6078      	str	r0, [r7, #4]
 800b864:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	4a40      	ldr	r2, [pc, #256]	; (800b970 <TIM_Base_SetConfig+0x114>)
 800b870:	4293      	cmp	r3, r2
 800b872:	d013      	beq.n	800b89c <TIM_Base_SetConfig+0x40>
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b87a:	d00f      	beq.n	800b89c <TIM_Base_SetConfig+0x40>
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	4a3d      	ldr	r2, [pc, #244]	; (800b974 <TIM_Base_SetConfig+0x118>)
 800b880:	4293      	cmp	r3, r2
 800b882:	d00b      	beq.n	800b89c <TIM_Base_SetConfig+0x40>
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	4a3c      	ldr	r2, [pc, #240]	; (800b978 <TIM_Base_SetConfig+0x11c>)
 800b888:	4293      	cmp	r3, r2
 800b88a:	d007      	beq.n	800b89c <TIM_Base_SetConfig+0x40>
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	4a3b      	ldr	r2, [pc, #236]	; (800b97c <TIM_Base_SetConfig+0x120>)
 800b890:	4293      	cmp	r3, r2
 800b892:	d003      	beq.n	800b89c <TIM_Base_SetConfig+0x40>
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	4a3a      	ldr	r2, [pc, #232]	; (800b980 <TIM_Base_SetConfig+0x124>)
 800b898:	4293      	cmp	r3, r2
 800b89a:	d108      	bne.n	800b8ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b8a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b8a4:	683b      	ldr	r3, [r7, #0]
 800b8a6:	685b      	ldr	r3, [r3, #4]
 800b8a8:	68fa      	ldr	r2, [r7, #12]
 800b8aa:	4313      	orrs	r3, r2
 800b8ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	4a2f      	ldr	r2, [pc, #188]	; (800b970 <TIM_Base_SetConfig+0x114>)
 800b8b2:	4293      	cmp	r3, r2
 800b8b4:	d02b      	beq.n	800b90e <TIM_Base_SetConfig+0xb2>
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b8bc:	d027      	beq.n	800b90e <TIM_Base_SetConfig+0xb2>
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	4a2c      	ldr	r2, [pc, #176]	; (800b974 <TIM_Base_SetConfig+0x118>)
 800b8c2:	4293      	cmp	r3, r2
 800b8c4:	d023      	beq.n	800b90e <TIM_Base_SetConfig+0xb2>
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	4a2b      	ldr	r2, [pc, #172]	; (800b978 <TIM_Base_SetConfig+0x11c>)
 800b8ca:	4293      	cmp	r3, r2
 800b8cc:	d01f      	beq.n	800b90e <TIM_Base_SetConfig+0xb2>
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	4a2a      	ldr	r2, [pc, #168]	; (800b97c <TIM_Base_SetConfig+0x120>)
 800b8d2:	4293      	cmp	r3, r2
 800b8d4:	d01b      	beq.n	800b90e <TIM_Base_SetConfig+0xb2>
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	4a29      	ldr	r2, [pc, #164]	; (800b980 <TIM_Base_SetConfig+0x124>)
 800b8da:	4293      	cmp	r3, r2
 800b8dc:	d017      	beq.n	800b90e <TIM_Base_SetConfig+0xb2>
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	4a28      	ldr	r2, [pc, #160]	; (800b984 <TIM_Base_SetConfig+0x128>)
 800b8e2:	4293      	cmp	r3, r2
 800b8e4:	d013      	beq.n	800b90e <TIM_Base_SetConfig+0xb2>
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	4a27      	ldr	r2, [pc, #156]	; (800b988 <TIM_Base_SetConfig+0x12c>)
 800b8ea:	4293      	cmp	r3, r2
 800b8ec:	d00f      	beq.n	800b90e <TIM_Base_SetConfig+0xb2>
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	4a26      	ldr	r2, [pc, #152]	; (800b98c <TIM_Base_SetConfig+0x130>)
 800b8f2:	4293      	cmp	r3, r2
 800b8f4:	d00b      	beq.n	800b90e <TIM_Base_SetConfig+0xb2>
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	4a25      	ldr	r2, [pc, #148]	; (800b990 <TIM_Base_SetConfig+0x134>)
 800b8fa:	4293      	cmp	r3, r2
 800b8fc:	d007      	beq.n	800b90e <TIM_Base_SetConfig+0xb2>
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	4a24      	ldr	r2, [pc, #144]	; (800b994 <TIM_Base_SetConfig+0x138>)
 800b902:	4293      	cmp	r3, r2
 800b904:	d003      	beq.n	800b90e <TIM_Base_SetConfig+0xb2>
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	4a23      	ldr	r2, [pc, #140]	; (800b998 <TIM_Base_SetConfig+0x13c>)
 800b90a:	4293      	cmp	r3, r2
 800b90c:	d108      	bne.n	800b920 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b914:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b916:	683b      	ldr	r3, [r7, #0]
 800b918:	68db      	ldr	r3, [r3, #12]
 800b91a:	68fa      	ldr	r2, [r7, #12]
 800b91c:	4313      	orrs	r3, r2
 800b91e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b926:	683b      	ldr	r3, [r7, #0]
 800b928:	695b      	ldr	r3, [r3, #20]
 800b92a:	4313      	orrs	r3, r2
 800b92c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	68fa      	ldr	r2, [r7, #12]
 800b932:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b934:	683b      	ldr	r3, [r7, #0]
 800b936:	689a      	ldr	r2, [r3, #8]
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b93c:	683b      	ldr	r3, [r7, #0]
 800b93e:	681a      	ldr	r2, [r3, #0]
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	4a0a      	ldr	r2, [pc, #40]	; (800b970 <TIM_Base_SetConfig+0x114>)
 800b948:	4293      	cmp	r3, r2
 800b94a:	d003      	beq.n	800b954 <TIM_Base_SetConfig+0xf8>
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	4a0c      	ldr	r2, [pc, #48]	; (800b980 <TIM_Base_SetConfig+0x124>)
 800b950:	4293      	cmp	r3, r2
 800b952:	d103      	bne.n	800b95c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	691a      	ldr	r2, [r3, #16]
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2201      	movs	r2, #1
 800b960:	615a      	str	r2, [r3, #20]
}
 800b962:	bf00      	nop
 800b964:	3714      	adds	r7, #20
 800b966:	46bd      	mov	sp, r7
 800b968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b96c:	4770      	bx	lr
 800b96e:	bf00      	nop
 800b970:	40010000 	.word	0x40010000
 800b974:	40000400 	.word	0x40000400
 800b978:	40000800 	.word	0x40000800
 800b97c:	40000c00 	.word	0x40000c00
 800b980:	40010400 	.word	0x40010400
 800b984:	40014000 	.word	0x40014000
 800b988:	40014400 	.word	0x40014400
 800b98c:	40014800 	.word	0x40014800
 800b990:	40001800 	.word	0x40001800
 800b994:	40001c00 	.word	0x40001c00
 800b998:	40002000 	.word	0x40002000

0800b99c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b99c:	b480      	push	{r7}
 800b99e:	b085      	sub	sp, #20
 800b9a0:	af00      	add	r7, sp, #0
 800b9a2:	6078      	str	r0, [r7, #4]
 800b9a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b9ac:	2b01      	cmp	r3, #1
 800b9ae:	d101      	bne.n	800b9b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b9b0:	2302      	movs	r3, #2
 800b9b2:	e05a      	b.n	800ba6a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	2201      	movs	r2, #1
 800b9b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	2202      	movs	r2, #2
 800b9c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	685b      	ldr	r3, [r3, #4]
 800b9ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	689b      	ldr	r3, [r3, #8]
 800b9d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b9da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b9dc:	683b      	ldr	r3, [r7, #0]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	68fa      	ldr	r2, [r7, #12]
 800b9e2:	4313      	orrs	r3, r2
 800b9e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	68fa      	ldr	r2, [r7, #12]
 800b9ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	4a21      	ldr	r2, [pc, #132]	; (800ba78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b9f4:	4293      	cmp	r3, r2
 800b9f6:	d022      	beq.n	800ba3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ba00:	d01d      	beq.n	800ba3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	4a1d      	ldr	r2, [pc, #116]	; (800ba7c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800ba08:	4293      	cmp	r3, r2
 800ba0a:	d018      	beq.n	800ba3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	4a1b      	ldr	r2, [pc, #108]	; (800ba80 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800ba12:	4293      	cmp	r3, r2
 800ba14:	d013      	beq.n	800ba3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	4a1a      	ldr	r2, [pc, #104]	; (800ba84 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800ba1c:	4293      	cmp	r3, r2
 800ba1e:	d00e      	beq.n	800ba3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	4a18      	ldr	r2, [pc, #96]	; (800ba88 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800ba26:	4293      	cmp	r3, r2
 800ba28:	d009      	beq.n	800ba3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	4a17      	ldr	r2, [pc, #92]	; (800ba8c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ba30:	4293      	cmp	r3, r2
 800ba32:	d004      	beq.n	800ba3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	4a15      	ldr	r2, [pc, #84]	; (800ba90 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ba3a:	4293      	cmp	r3, r2
 800ba3c:	d10c      	bne.n	800ba58 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ba3e:	68bb      	ldr	r3, [r7, #8]
 800ba40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ba44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ba46:	683b      	ldr	r3, [r7, #0]
 800ba48:	685b      	ldr	r3, [r3, #4]
 800ba4a:	68ba      	ldr	r2, [r7, #8]
 800ba4c:	4313      	orrs	r3, r2
 800ba4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	68ba      	ldr	r2, [r7, #8]
 800ba56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	2201      	movs	r2, #1
 800ba5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	2200      	movs	r2, #0
 800ba64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ba68:	2300      	movs	r3, #0
}
 800ba6a:	4618      	mov	r0, r3
 800ba6c:	3714      	adds	r7, #20
 800ba6e:	46bd      	mov	sp, r7
 800ba70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba74:	4770      	bx	lr
 800ba76:	bf00      	nop
 800ba78:	40010000 	.word	0x40010000
 800ba7c:	40000400 	.word	0x40000400
 800ba80:	40000800 	.word	0x40000800
 800ba84:	40000c00 	.word	0x40000c00
 800ba88:	40010400 	.word	0x40010400
 800ba8c:	40014000 	.word	0x40014000
 800ba90:	40001800 	.word	0x40001800

0800ba94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ba94:	b480      	push	{r7}
 800ba96:	b083      	sub	sp, #12
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ba9c:	bf00      	nop
 800ba9e:	370c      	adds	r7, #12
 800baa0:	46bd      	mov	sp, r7
 800baa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa6:	4770      	bx	lr

0800baa8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800baa8:	b480      	push	{r7}
 800baaa:	b083      	sub	sp, #12
 800baac:	af00      	add	r7, sp, #0
 800baae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bab0:	bf00      	nop
 800bab2:	370c      	adds	r7, #12
 800bab4:	46bd      	mov	sp, r7
 800bab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baba:	4770      	bx	lr

0800babc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800babc:	b580      	push	{r7, lr}
 800babe:	b082      	sub	sp, #8
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d101      	bne.n	800bace <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800baca:	2301      	movs	r3, #1
 800bacc:	e03f      	b.n	800bb4e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bad4:	b2db      	uxtb	r3, r3
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d106      	bne.n	800bae8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	2200      	movs	r2, #0
 800bade:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bae2:	6878      	ldr	r0, [r7, #4]
 800bae4:	f7f9 ffc2 	bl	8005a6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	2224      	movs	r2, #36	; 0x24
 800baec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	68da      	ldr	r2, [r3, #12]
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bafe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800bb00:	6878      	ldr	r0, [r7, #4]
 800bb02:	f000 fddb 	bl	800c6bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	691a      	ldr	r2, [r3, #16]
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800bb14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	695a      	ldr	r2, [r3, #20]
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800bb24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	68da      	ldr	r2, [r3, #12]
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800bb34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	2200      	movs	r2, #0
 800bb3a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	2220      	movs	r2, #32
 800bb40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	2220      	movs	r2, #32
 800bb48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800bb4c:	2300      	movs	r3, #0
}
 800bb4e:	4618      	mov	r0, r3
 800bb50:	3708      	adds	r7, #8
 800bb52:	46bd      	mov	sp, r7
 800bb54:	bd80      	pop	{r7, pc}

0800bb56 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bb56:	b580      	push	{r7, lr}
 800bb58:	b08a      	sub	sp, #40	; 0x28
 800bb5a:	af02      	add	r7, sp, #8
 800bb5c:	60f8      	str	r0, [r7, #12]
 800bb5e:	60b9      	str	r1, [r7, #8]
 800bb60:	603b      	str	r3, [r7, #0]
 800bb62:	4613      	mov	r3, r2
 800bb64:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800bb66:	2300      	movs	r3, #0
 800bb68:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bb70:	b2db      	uxtb	r3, r3
 800bb72:	2b20      	cmp	r3, #32
 800bb74:	d17c      	bne.n	800bc70 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800bb76:	68bb      	ldr	r3, [r7, #8]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d002      	beq.n	800bb82 <HAL_UART_Transmit+0x2c>
 800bb7c:	88fb      	ldrh	r3, [r7, #6]
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d101      	bne.n	800bb86 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800bb82:	2301      	movs	r3, #1
 800bb84:	e075      	b.n	800bc72 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bb8c:	2b01      	cmp	r3, #1
 800bb8e:	d101      	bne.n	800bb94 <HAL_UART_Transmit+0x3e>
 800bb90:	2302      	movs	r3, #2
 800bb92:	e06e      	b.n	800bc72 <HAL_UART_Transmit+0x11c>
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	2201      	movs	r2, #1
 800bb98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	2200      	movs	r2, #0
 800bba0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	2221      	movs	r2, #33	; 0x21
 800bba6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800bbaa:	f7fa fd69 	bl	8006680 <HAL_GetTick>
 800bbae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	88fa      	ldrh	r2, [r7, #6]
 800bbb4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	88fa      	ldrh	r2, [r7, #6]
 800bbba:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	689b      	ldr	r3, [r3, #8]
 800bbc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bbc4:	d108      	bne.n	800bbd8 <HAL_UART_Transmit+0x82>
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	691b      	ldr	r3, [r3, #16]
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d104      	bne.n	800bbd8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800bbce:	2300      	movs	r3, #0
 800bbd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800bbd2:	68bb      	ldr	r3, [r7, #8]
 800bbd4:	61bb      	str	r3, [r7, #24]
 800bbd6:	e003      	b.n	800bbe0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800bbd8:	68bb      	ldr	r3, [r7, #8]
 800bbda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800bbdc:	2300      	movs	r3, #0
 800bbde:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	2200      	movs	r2, #0
 800bbe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800bbe8:	e02a      	b.n	800bc40 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800bbea:	683b      	ldr	r3, [r7, #0]
 800bbec:	9300      	str	r3, [sp, #0]
 800bbee:	697b      	ldr	r3, [r7, #20]
 800bbf0:	2200      	movs	r2, #0
 800bbf2:	2180      	movs	r1, #128	; 0x80
 800bbf4:	68f8      	ldr	r0, [r7, #12]
 800bbf6:	f000 fb1f 	bl	800c238 <UART_WaitOnFlagUntilTimeout>
 800bbfa:	4603      	mov	r3, r0
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d001      	beq.n	800bc04 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800bc00:	2303      	movs	r3, #3
 800bc02:	e036      	b.n	800bc72 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800bc04:	69fb      	ldr	r3, [r7, #28]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d10b      	bne.n	800bc22 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800bc0a:	69bb      	ldr	r3, [r7, #24]
 800bc0c:	881b      	ldrh	r3, [r3, #0]
 800bc0e:	461a      	mov	r2, r3
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bc18:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800bc1a:	69bb      	ldr	r3, [r7, #24]
 800bc1c:	3302      	adds	r3, #2
 800bc1e:	61bb      	str	r3, [r7, #24]
 800bc20:	e007      	b.n	800bc32 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800bc22:	69fb      	ldr	r3, [r7, #28]
 800bc24:	781a      	ldrb	r2, [r3, #0]
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800bc2c:	69fb      	ldr	r3, [r7, #28]
 800bc2e:	3301      	adds	r3, #1
 800bc30:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800bc36:	b29b      	uxth	r3, r3
 800bc38:	3b01      	subs	r3, #1
 800bc3a:	b29a      	uxth	r2, r3
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800bc44:	b29b      	uxth	r3, r3
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d1cf      	bne.n	800bbea <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800bc4a:	683b      	ldr	r3, [r7, #0]
 800bc4c:	9300      	str	r3, [sp, #0]
 800bc4e:	697b      	ldr	r3, [r7, #20]
 800bc50:	2200      	movs	r2, #0
 800bc52:	2140      	movs	r1, #64	; 0x40
 800bc54:	68f8      	ldr	r0, [r7, #12]
 800bc56:	f000 faef 	bl	800c238 <UART_WaitOnFlagUntilTimeout>
 800bc5a:	4603      	mov	r3, r0
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d001      	beq.n	800bc64 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800bc60:	2303      	movs	r3, #3
 800bc62:	e006      	b.n	800bc72 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	2220      	movs	r2, #32
 800bc68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	e000      	b.n	800bc72 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800bc70:	2302      	movs	r3, #2
  }
}
 800bc72:	4618      	mov	r0, r3
 800bc74:	3720      	adds	r7, #32
 800bc76:	46bd      	mov	sp, r7
 800bc78:	bd80      	pop	{r7, pc}

0800bc7a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bc7a:	b580      	push	{r7, lr}
 800bc7c:	b084      	sub	sp, #16
 800bc7e:	af00      	add	r7, sp, #0
 800bc80:	60f8      	str	r0, [r7, #12]
 800bc82:	60b9      	str	r1, [r7, #8]
 800bc84:	4613      	mov	r3, r2
 800bc86:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800bc8e:	b2db      	uxtb	r3, r3
 800bc90:	2b20      	cmp	r3, #32
 800bc92:	d11d      	bne.n	800bcd0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800bc94:	68bb      	ldr	r3, [r7, #8]
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d002      	beq.n	800bca0 <HAL_UART_Receive_IT+0x26>
 800bc9a:	88fb      	ldrh	r3, [r7, #6]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d101      	bne.n	800bca4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800bca0:	2301      	movs	r3, #1
 800bca2:	e016      	b.n	800bcd2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bcaa:	2b01      	cmp	r3, #1
 800bcac:	d101      	bne.n	800bcb2 <HAL_UART_Receive_IT+0x38>
 800bcae:	2302      	movs	r3, #2
 800bcb0:	e00f      	b.n	800bcd2 <HAL_UART_Receive_IT+0x58>
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	2201      	movs	r2, #1
 800bcb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	2200      	movs	r2, #0
 800bcbe:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800bcc0:	88fb      	ldrh	r3, [r7, #6]
 800bcc2:	461a      	mov	r2, r3
 800bcc4:	68b9      	ldr	r1, [r7, #8]
 800bcc6:	68f8      	ldr	r0, [r7, #12]
 800bcc8:	f000 fb24 	bl	800c314 <UART_Start_Receive_IT>
 800bccc:	4603      	mov	r3, r0
 800bcce:	e000      	b.n	800bcd2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800bcd0:	2302      	movs	r3, #2
  }
}
 800bcd2:	4618      	mov	r0, r3
 800bcd4:	3710      	adds	r7, #16
 800bcd6:	46bd      	mov	sp, r7
 800bcd8:	bd80      	pop	{r7, pc}
	...

0800bcdc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800bcdc:	b580      	push	{r7, lr}
 800bcde:	b0ba      	sub	sp, #232	; 0xe8
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	68db      	ldr	r3, [r3, #12]
 800bcf4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	695b      	ldr	r3, [r3, #20]
 800bcfe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800bd02:	2300      	movs	r3, #0
 800bd04:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800bd08:	2300      	movs	r3, #0
 800bd0a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800bd0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bd12:	f003 030f 	and.w	r3, r3, #15
 800bd16:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800bd1a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d10f      	bne.n	800bd42 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800bd22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bd26:	f003 0320 	and.w	r3, r3, #32
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d009      	beq.n	800bd42 <HAL_UART_IRQHandler+0x66>
 800bd2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bd32:	f003 0320 	and.w	r3, r3, #32
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d003      	beq.n	800bd42 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800bd3a:	6878      	ldr	r0, [r7, #4]
 800bd3c:	f000 fc03 	bl	800c546 <UART_Receive_IT>
      return;
 800bd40:	e256      	b.n	800c1f0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800bd42:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	f000 80de 	beq.w	800bf08 <HAL_UART_IRQHandler+0x22c>
 800bd4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bd50:	f003 0301 	and.w	r3, r3, #1
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d106      	bne.n	800bd66 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800bd58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bd5c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	f000 80d1 	beq.w	800bf08 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800bd66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bd6a:	f003 0301 	and.w	r3, r3, #1
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d00b      	beq.n	800bd8a <HAL_UART_IRQHandler+0xae>
 800bd72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bd76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d005      	beq.n	800bd8a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd82:	f043 0201 	orr.w	r2, r3, #1
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800bd8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bd8e:	f003 0304 	and.w	r3, r3, #4
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d00b      	beq.n	800bdae <HAL_UART_IRQHandler+0xd2>
 800bd96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bd9a:	f003 0301 	and.w	r3, r3, #1
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d005      	beq.n	800bdae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bda6:	f043 0202 	orr.w	r2, r3, #2
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800bdae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bdb2:	f003 0302 	and.w	r3, r3, #2
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d00b      	beq.n	800bdd2 <HAL_UART_IRQHandler+0xf6>
 800bdba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bdbe:	f003 0301 	and.w	r3, r3, #1
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d005      	beq.n	800bdd2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdca:	f043 0204 	orr.w	r2, r3, #4
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800bdd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bdd6:	f003 0308 	and.w	r3, r3, #8
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d011      	beq.n	800be02 <HAL_UART_IRQHandler+0x126>
 800bdde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bde2:	f003 0320 	and.w	r3, r3, #32
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d105      	bne.n	800bdf6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800bdea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bdee:	f003 0301 	and.w	r3, r3, #1
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d005      	beq.n	800be02 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdfa:	f043 0208 	orr.w	r2, r3, #8
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be06:	2b00      	cmp	r3, #0
 800be08:	f000 81ed 	beq.w	800c1e6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800be0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800be10:	f003 0320 	and.w	r3, r3, #32
 800be14:	2b00      	cmp	r3, #0
 800be16:	d008      	beq.n	800be2a <HAL_UART_IRQHandler+0x14e>
 800be18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800be1c:	f003 0320 	and.w	r3, r3, #32
 800be20:	2b00      	cmp	r3, #0
 800be22:	d002      	beq.n	800be2a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800be24:	6878      	ldr	r0, [r7, #4]
 800be26:	f000 fb8e 	bl	800c546 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	695b      	ldr	r3, [r3, #20]
 800be30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be34:	2b40      	cmp	r3, #64	; 0x40
 800be36:	bf0c      	ite	eq
 800be38:	2301      	moveq	r3, #1
 800be3a:	2300      	movne	r3, #0
 800be3c:	b2db      	uxtb	r3, r3
 800be3e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be46:	f003 0308 	and.w	r3, r3, #8
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d103      	bne.n	800be56 <HAL_UART_IRQHandler+0x17a>
 800be4e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800be52:	2b00      	cmp	r3, #0
 800be54:	d04f      	beq.n	800bef6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800be56:	6878      	ldr	r0, [r7, #4]
 800be58:	f000 fa96 	bl	800c388 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	695b      	ldr	r3, [r3, #20]
 800be62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be66:	2b40      	cmp	r3, #64	; 0x40
 800be68:	d141      	bne.n	800beee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	3314      	adds	r3, #20
 800be70:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be74:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800be78:	e853 3f00 	ldrex	r3, [r3]
 800be7c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800be80:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800be84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800be88:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	3314      	adds	r3, #20
 800be92:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800be96:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800be9a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be9e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800bea2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800bea6:	e841 2300 	strex	r3, r2, [r1]
 800beaa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800beae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d1d9      	bne.n	800be6a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d013      	beq.n	800bee6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bec2:	4a7d      	ldr	r2, [pc, #500]	; (800c0b8 <HAL_UART_IRQHandler+0x3dc>)
 800bec4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800beca:	4618      	mov	r0, r3
 800becc:	f7fb f902 	bl	80070d4 <HAL_DMA_Abort_IT>
 800bed0:	4603      	mov	r3, r0
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d016      	beq.n	800bf04 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800beda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bedc:	687a      	ldr	r2, [r7, #4]
 800bede:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800bee0:	4610      	mov	r0, r2
 800bee2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bee4:	e00e      	b.n	800bf04 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bee6:	6878      	ldr	r0, [r7, #4]
 800bee8:	f000 f990 	bl	800c20c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800beec:	e00a      	b.n	800bf04 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800beee:	6878      	ldr	r0, [r7, #4]
 800bef0:	f000 f98c 	bl	800c20c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bef4:	e006      	b.n	800bf04 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bef6:	6878      	ldr	r0, [r7, #4]
 800bef8:	f000 f988 	bl	800c20c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	2200      	movs	r2, #0
 800bf00:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800bf02:	e170      	b.n	800c1e6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bf04:	bf00      	nop
    return;
 800bf06:	e16e      	b.n	800c1e6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf0c:	2b01      	cmp	r3, #1
 800bf0e:	f040 814a 	bne.w	800c1a6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800bf12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bf16:	f003 0310 	and.w	r3, r3, #16
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	f000 8143 	beq.w	800c1a6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800bf20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bf24:	f003 0310 	and.w	r3, r3, #16
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	f000 813c 	beq.w	800c1a6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800bf2e:	2300      	movs	r3, #0
 800bf30:	60bb      	str	r3, [r7, #8]
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	60bb      	str	r3, [r7, #8]
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	685b      	ldr	r3, [r3, #4]
 800bf40:	60bb      	str	r3, [r7, #8]
 800bf42:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	695b      	ldr	r3, [r3, #20]
 800bf4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bf4e:	2b40      	cmp	r3, #64	; 0x40
 800bf50:	f040 80b4 	bne.w	800c0bc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	685b      	ldr	r3, [r3, #4]
 800bf5c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bf60:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	f000 8140 	beq.w	800c1ea <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800bf6e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800bf72:	429a      	cmp	r2, r3
 800bf74:	f080 8139 	bcs.w	800c1ea <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800bf7e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf84:	69db      	ldr	r3, [r3, #28]
 800bf86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bf8a:	f000 8088 	beq.w	800c09e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	330c      	adds	r3, #12
 800bf94:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf98:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800bf9c:	e853 3f00 	ldrex	r3, [r3]
 800bfa0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800bfa4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800bfa8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bfac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	330c      	adds	r3, #12
 800bfb6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800bfba:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800bfbe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfc2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800bfc6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800bfca:	e841 2300 	strex	r3, r2, [r1]
 800bfce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800bfd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d1d9      	bne.n	800bf8e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	3314      	adds	r3, #20
 800bfe0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfe2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bfe4:	e853 3f00 	ldrex	r3, [r3]
 800bfe8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800bfea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bfec:	f023 0301 	bic.w	r3, r3, #1
 800bff0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	3314      	adds	r3, #20
 800bffa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800bffe:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800c002:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c004:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800c006:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800c00a:	e841 2300 	strex	r3, r2, [r1]
 800c00e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800c010:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c012:	2b00      	cmp	r3, #0
 800c014:	d1e1      	bne.n	800bfda <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	3314      	adds	r3, #20
 800c01c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c01e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c020:	e853 3f00 	ldrex	r3, [r3]
 800c024:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800c026:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c028:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c02c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	3314      	adds	r3, #20
 800c036:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800c03a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800c03c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c03e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c040:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800c042:	e841 2300 	strex	r3, r2, [r1]
 800c046:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800c048:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d1e3      	bne.n	800c016 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	2220      	movs	r2, #32
 800c052:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	2200      	movs	r2, #0
 800c05a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	330c      	adds	r3, #12
 800c062:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c064:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c066:	e853 3f00 	ldrex	r3, [r3]
 800c06a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800c06c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c06e:	f023 0310 	bic.w	r3, r3, #16
 800c072:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	330c      	adds	r3, #12
 800c07c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800c080:	65ba      	str	r2, [r7, #88]	; 0x58
 800c082:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c084:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c086:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c088:	e841 2300 	strex	r3, r2, [r1]
 800c08c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800c08e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c090:	2b00      	cmp	r3, #0
 800c092:	d1e3      	bne.n	800c05c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c098:	4618      	mov	r0, r3
 800c09a:	f7fa ffab 	bl	8006ff4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c0a6:	b29b      	uxth	r3, r3
 800c0a8:	1ad3      	subs	r3, r2, r3
 800c0aa:	b29b      	uxth	r3, r3
 800c0ac:	4619      	mov	r1, r3
 800c0ae:	6878      	ldr	r0, [r7, #4]
 800c0b0:	f000 f8b6 	bl	800c220 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800c0b4:	e099      	b.n	800c1ea <HAL_UART_IRQHandler+0x50e>
 800c0b6:	bf00      	nop
 800c0b8:	0800c44f 	.word	0x0800c44f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c0c4:	b29b      	uxth	r3, r3
 800c0c6:	1ad3      	subs	r3, r2, r3
 800c0c8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c0d0:	b29b      	uxth	r3, r3
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	f000 808b 	beq.w	800c1ee <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800c0d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	f000 8086 	beq.w	800c1ee <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	330c      	adds	r3, #12
 800c0e8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0ec:	e853 3f00 	ldrex	r3, [r3]
 800c0f0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800c0f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c0f4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c0f8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	330c      	adds	r3, #12
 800c102:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800c106:	647a      	str	r2, [r7, #68]	; 0x44
 800c108:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c10a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c10c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c10e:	e841 2300 	strex	r3, r2, [r1]
 800c112:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800c114:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c116:	2b00      	cmp	r3, #0
 800c118:	d1e3      	bne.n	800c0e2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	3314      	adds	r3, #20
 800c120:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c124:	e853 3f00 	ldrex	r3, [r3]
 800c128:	623b      	str	r3, [r7, #32]
   return(result);
 800c12a:	6a3b      	ldr	r3, [r7, #32]
 800c12c:	f023 0301 	bic.w	r3, r3, #1
 800c130:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	3314      	adds	r3, #20
 800c13a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800c13e:	633a      	str	r2, [r7, #48]	; 0x30
 800c140:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c142:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c144:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c146:	e841 2300 	strex	r3, r2, [r1]
 800c14a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c14c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d1e3      	bne.n	800c11a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	2220      	movs	r2, #32
 800c156:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	2200      	movs	r2, #0
 800c15e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	330c      	adds	r3, #12
 800c166:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c168:	693b      	ldr	r3, [r7, #16]
 800c16a:	e853 3f00 	ldrex	r3, [r3]
 800c16e:	60fb      	str	r3, [r7, #12]
   return(result);
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	f023 0310 	bic.w	r3, r3, #16
 800c176:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	330c      	adds	r3, #12
 800c180:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800c184:	61fa      	str	r2, [r7, #28]
 800c186:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c188:	69b9      	ldr	r1, [r7, #24]
 800c18a:	69fa      	ldr	r2, [r7, #28]
 800c18c:	e841 2300 	strex	r3, r2, [r1]
 800c190:	617b      	str	r3, [r7, #20]
   return(result);
 800c192:	697b      	ldr	r3, [r7, #20]
 800c194:	2b00      	cmp	r3, #0
 800c196:	d1e3      	bne.n	800c160 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c198:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800c19c:	4619      	mov	r1, r3
 800c19e:	6878      	ldr	r0, [r7, #4]
 800c1a0:	f000 f83e 	bl	800c220 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800c1a4:	e023      	b.n	800c1ee <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800c1a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c1aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d009      	beq.n	800c1c6 <HAL_UART_IRQHandler+0x4ea>
 800c1b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c1b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d003      	beq.n	800c1c6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800c1be:	6878      	ldr	r0, [r7, #4]
 800c1c0:	f000 f959 	bl	800c476 <UART_Transmit_IT>
    return;
 800c1c4:	e014      	b.n	800c1f0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800c1c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c1ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d00e      	beq.n	800c1f0 <HAL_UART_IRQHandler+0x514>
 800c1d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c1d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d008      	beq.n	800c1f0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800c1de:	6878      	ldr	r0, [r7, #4]
 800c1e0:	f000 f999 	bl	800c516 <UART_EndTransmit_IT>
    return;
 800c1e4:	e004      	b.n	800c1f0 <HAL_UART_IRQHandler+0x514>
    return;
 800c1e6:	bf00      	nop
 800c1e8:	e002      	b.n	800c1f0 <HAL_UART_IRQHandler+0x514>
      return;
 800c1ea:	bf00      	nop
 800c1ec:	e000      	b.n	800c1f0 <HAL_UART_IRQHandler+0x514>
      return;
 800c1ee:	bf00      	nop
  }
}
 800c1f0:	37e8      	adds	r7, #232	; 0xe8
 800c1f2:	46bd      	mov	sp, r7
 800c1f4:	bd80      	pop	{r7, pc}
 800c1f6:	bf00      	nop

0800c1f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c1f8:	b480      	push	{r7}
 800c1fa:	b083      	sub	sp, #12
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800c200:	bf00      	nop
 800c202:	370c      	adds	r7, #12
 800c204:	46bd      	mov	sp, r7
 800c206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c20a:	4770      	bx	lr

0800c20c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c20c:	b480      	push	{r7}
 800c20e:	b083      	sub	sp, #12
 800c210:	af00      	add	r7, sp, #0
 800c212:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800c214:	bf00      	nop
 800c216:	370c      	adds	r7, #12
 800c218:	46bd      	mov	sp, r7
 800c21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c21e:	4770      	bx	lr

0800c220 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c220:	b480      	push	{r7}
 800c222:	b083      	sub	sp, #12
 800c224:	af00      	add	r7, sp, #0
 800c226:	6078      	str	r0, [r7, #4]
 800c228:	460b      	mov	r3, r1
 800c22a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c22c:	bf00      	nop
 800c22e:	370c      	adds	r7, #12
 800c230:	46bd      	mov	sp, r7
 800c232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c236:	4770      	bx	lr

0800c238 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800c238:	b580      	push	{r7, lr}
 800c23a:	b090      	sub	sp, #64	; 0x40
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	60f8      	str	r0, [r7, #12]
 800c240:	60b9      	str	r1, [r7, #8]
 800c242:	603b      	str	r3, [r7, #0]
 800c244:	4613      	mov	r3, r2
 800c246:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c248:	e050      	b.n	800c2ec <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c24a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c24c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c250:	d04c      	beq.n	800c2ec <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800c252:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c254:	2b00      	cmp	r3, #0
 800c256:	d007      	beq.n	800c268 <UART_WaitOnFlagUntilTimeout+0x30>
 800c258:	f7fa fa12 	bl	8006680 <HAL_GetTick>
 800c25c:	4602      	mov	r2, r0
 800c25e:	683b      	ldr	r3, [r7, #0]
 800c260:	1ad3      	subs	r3, r2, r3
 800c262:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c264:	429a      	cmp	r2, r3
 800c266:	d241      	bcs.n	800c2ec <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	330c      	adds	r3, #12
 800c26e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c270:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c272:	e853 3f00 	ldrex	r3, [r3]
 800c276:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c27a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c27e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	330c      	adds	r3, #12
 800c286:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c288:	637a      	str	r2, [r7, #52]	; 0x34
 800c28a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c28c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c28e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c290:	e841 2300 	strex	r3, r2, [r1]
 800c294:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800c296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d1e5      	bne.n	800c268 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	3314      	adds	r3, #20
 800c2a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2a4:	697b      	ldr	r3, [r7, #20]
 800c2a6:	e853 3f00 	ldrex	r3, [r3]
 800c2aa:	613b      	str	r3, [r7, #16]
   return(result);
 800c2ac:	693b      	ldr	r3, [r7, #16]
 800c2ae:	f023 0301 	bic.w	r3, r3, #1
 800c2b2:	63bb      	str	r3, [r7, #56]	; 0x38
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	3314      	adds	r3, #20
 800c2ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c2bc:	623a      	str	r2, [r7, #32]
 800c2be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2c0:	69f9      	ldr	r1, [r7, #28]
 800c2c2:	6a3a      	ldr	r2, [r7, #32]
 800c2c4:	e841 2300 	strex	r3, r2, [r1]
 800c2c8:	61bb      	str	r3, [r7, #24]
   return(result);
 800c2ca:	69bb      	ldr	r3, [r7, #24]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d1e5      	bne.n	800c29c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	2220      	movs	r2, #32
 800c2d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	2220      	movs	r2, #32
 800c2dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	2200      	movs	r2, #0
 800c2e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800c2e8:	2303      	movs	r3, #3
 800c2ea:	e00f      	b.n	800c30c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	681a      	ldr	r2, [r3, #0]
 800c2f2:	68bb      	ldr	r3, [r7, #8]
 800c2f4:	4013      	ands	r3, r2
 800c2f6:	68ba      	ldr	r2, [r7, #8]
 800c2f8:	429a      	cmp	r2, r3
 800c2fa:	bf0c      	ite	eq
 800c2fc:	2301      	moveq	r3, #1
 800c2fe:	2300      	movne	r3, #0
 800c300:	b2db      	uxtb	r3, r3
 800c302:	461a      	mov	r2, r3
 800c304:	79fb      	ldrb	r3, [r7, #7]
 800c306:	429a      	cmp	r2, r3
 800c308:	d09f      	beq.n	800c24a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c30a:	2300      	movs	r3, #0
}
 800c30c:	4618      	mov	r0, r3
 800c30e:	3740      	adds	r7, #64	; 0x40
 800c310:	46bd      	mov	sp, r7
 800c312:	bd80      	pop	{r7, pc}

0800c314 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c314:	b480      	push	{r7}
 800c316:	b085      	sub	sp, #20
 800c318:	af00      	add	r7, sp, #0
 800c31a:	60f8      	str	r0, [r7, #12]
 800c31c:	60b9      	str	r1, [r7, #8]
 800c31e:	4613      	mov	r3, r2
 800c320:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	68ba      	ldr	r2, [r7, #8]
 800c326:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	88fa      	ldrh	r2, [r7, #6]
 800c32c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	88fa      	ldrh	r2, [r7, #6]
 800c332:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	2200      	movs	r2, #0
 800c338:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	2222      	movs	r2, #34	; 0x22
 800c33e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	2200      	movs	r2, #0
 800c346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	68da      	ldr	r2, [r3, #12]
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c358:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	695a      	ldr	r2, [r3, #20]
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	f042 0201 	orr.w	r2, r2, #1
 800c368:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	68da      	ldr	r2, [r3, #12]
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	f042 0220 	orr.w	r2, r2, #32
 800c378:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c37a:	2300      	movs	r3, #0
}
 800c37c:	4618      	mov	r0, r3
 800c37e:	3714      	adds	r7, #20
 800c380:	46bd      	mov	sp, r7
 800c382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c386:	4770      	bx	lr

0800c388 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c388:	b480      	push	{r7}
 800c38a:	b095      	sub	sp, #84	; 0x54
 800c38c:	af00      	add	r7, sp, #0
 800c38e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	330c      	adds	r3, #12
 800c396:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c398:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c39a:	e853 3f00 	ldrex	r3, [r3]
 800c39e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800c3a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3a2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c3a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	330c      	adds	r3, #12
 800c3ae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c3b0:	643a      	str	r2, [r7, #64]	; 0x40
 800c3b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3b4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c3b6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c3b8:	e841 2300 	strex	r3, r2, [r1]
 800c3bc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c3be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d1e5      	bne.n	800c390 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	3314      	adds	r3, #20
 800c3ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3cc:	6a3b      	ldr	r3, [r7, #32]
 800c3ce:	e853 3f00 	ldrex	r3, [r3]
 800c3d2:	61fb      	str	r3, [r7, #28]
   return(result);
 800c3d4:	69fb      	ldr	r3, [r7, #28]
 800c3d6:	f023 0301 	bic.w	r3, r3, #1
 800c3da:	64bb      	str	r3, [r7, #72]	; 0x48
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	3314      	adds	r3, #20
 800c3e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c3e4:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c3e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c3ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c3ec:	e841 2300 	strex	r3, r2, [r1]
 800c3f0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c3f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d1e5      	bne.n	800c3c4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c3fc:	2b01      	cmp	r3, #1
 800c3fe:	d119      	bne.n	800c434 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	330c      	adds	r3, #12
 800c406:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	e853 3f00 	ldrex	r3, [r3]
 800c40e:	60bb      	str	r3, [r7, #8]
   return(result);
 800c410:	68bb      	ldr	r3, [r7, #8]
 800c412:	f023 0310 	bic.w	r3, r3, #16
 800c416:	647b      	str	r3, [r7, #68]	; 0x44
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	330c      	adds	r3, #12
 800c41e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c420:	61ba      	str	r2, [r7, #24]
 800c422:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c424:	6979      	ldr	r1, [r7, #20]
 800c426:	69ba      	ldr	r2, [r7, #24]
 800c428:	e841 2300 	strex	r3, r2, [r1]
 800c42c:	613b      	str	r3, [r7, #16]
   return(result);
 800c42e:	693b      	ldr	r3, [r7, #16]
 800c430:	2b00      	cmp	r3, #0
 800c432:	d1e5      	bne.n	800c400 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	2220      	movs	r2, #32
 800c438:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	2200      	movs	r2, #0
 800c440:	631a      	str	r2, [r3, #48]	; 0x30
}
 800c442:	bf00      	nop
 800c444:	3754      	adds	r7, #84	; 0x54
 800c446:	46bd      	mov	sp, r7
 800c448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c44c:	4770      	bx	lr

0800c44e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c44e:	b580      	push	{r7, lr}
 800c450:	b084      	sub	sp, #16
 800c452:	af00      	add	r7, sp, #0
 800c454:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c45a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	2200      	movs	r2, #0
 800c460:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	2200      	movs	r2, #0
 800c466:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c468:	68f8      	ldr	r0, [r7, #12]
 800c46a:	f7ff fecf 	bl	800c20c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c46e:	bf00      	nop
 800c470:	3710      	adds	r7, #16
 800c472:	46bd      	mov	sp, r7
 800c474:	bd80      	pop	{r7, pc}

0800c476 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800c476:	b480      	push	{r7}
 800c478:	b085      	sub	sp, #20
 800c47a:	af00      	add	r7, sp, #0
 800c47c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c484:	b2db      	uxtb	r3, r3
 800c486:	2b21      	cmp	r3, #33	; 0x21
 800c488:	d13e      	bne.n	800c508 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	689b      	ldr	r3, [r3, #8]
 800c48e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c492:	d114      	bne.n	800c4be <UART_Transmit_IT+0x48>
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	691b      	ldr	r3, [r3, #16]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d110      	bne.n	800c4be <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	6a1b      	ldr	r3, [r3, #32]
 800c4a0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	881b      	ldrh	r3, [r3, #0]
 800c4a6:	461a      	mov	r2, r3
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c4b0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	6a1b      	ldr	r3, [r3, #32]
 800c4b6:	1c9a      	adds	r2, r3, #2
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	621a      	str	r2, [r3, #32]
 800c4bc:	e008      	b.n	800c4d0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	6a1b      	ldr	r3, [r3, #32]
 800c4c2:	1c59      	adds	r1, r3, #1
 800c4c4:	687a      	ldr	r2, [r7, #4]
 800c4c6:	6211      	str	r1, [r2, #32]
 800c4c8:	781a      	ldrb	r2, [r3, #0]
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c4d4:	b29b      	uxth	r3, r3
 800c4d6:	3b01      	subs	r3, #1
 800c4d8:	b29b      	uxth	r3, r3
 800c4da:	687a      	ldr	r2, [r7, #4]
 800c4dc:	4619      	mov	r1, r3
 800c4de:	84d1      	strh	r1, [r2, #38]	; 0x26
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d10f      	bne.n	800c504 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	68da      	ldr	r2, [r3, #12]
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c4f2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	68da      	ldr	r2, [r3, #12]
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c502:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800c504:	2300      	movs	r3, #0
 800c506:	e000      	b.n	800c50a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800c508:	2302      	movs	r3, #2
  }
}
 800c50a:	4618      	mov	r0, r3
 800c50c:	3714      	adds	r7, #20
 800c50e:	46bd      	mov	sp, r7
 800c510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c514:	4770      	bx	lr

0800c516 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c516:	b580      	push	{r7, lr}
 800c518:	b082      	sub	sp, #8
 800c51a:	af00      	add	r7, sp, #0
 800c51c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	68da      	ldr	r2, [r3, #12]
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c52c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	2220      	movs	r2, #32
 800c532:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c536:	6878      	ldr	r0, [r7, #4]
 800c538:	f7ff fe5e 	bl	800c1f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800c53c:	2300      	movs	r3, #0
}
 800c53e:	4618      	mov	r0, r3
 800c540:	3708      	adds	r7, #8
 800c542:	46bd      	mov	sp, r7
 800c544:	bd80      	pop	{r7, pc}

0800c546 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800c546:	b580      	push	{r7, lr}
 800c548:	b08c      	sub	sp, #48	; 0x30
 800c54a:	af00      	add	r7, sp, #0
 800c54c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c554:	b2db      	uxtb	r3, r3
 800c556:	2b22      	cmp	r3, #34	; 0x22
 800c558:	f040 80ab 	bne.w	800c6b2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	689b      	ldr	r3, [r3, #8]
 800c560:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c564:	d117      	bne.n	800c596 <UART_Receive_IT+0x50>
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	691b      	ldr	r3, [r3, #16]
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d113      	bne.n	800c596 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800c56e:	2300      	movs	r3, #0
 800c570:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c576:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	685b      	ldr	r3, [r3, #4]
 800c57e:	b29b      	uxth	r3, r3
 800c580:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c584:	b29a      	uxth	r2, r3
 800c586:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c588:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c58e:	1c9a      	adds	r2, r3, #2
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	629a      	str	r2, [r3, #40]	; 0x28
 800c594:	e026      	b.n	800c5e4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c59a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800c59c:	2300      	movs	r3, #0
 800c59e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	689b      	ldr	r3, [r3, #8]
 800c5a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c5a8:	d007      	beq.n	800c5ba <UART_Receive_IT+0x74>
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	689b      	ldr	r3, [r3, #8]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d10a      	bne.n	800c5c8 <UART_Receive_IT+0x82>
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	691b      	ldr	r3, [r3, #16]
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d106      	bne.n	800c5c8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	685b      	ldr	r3, [r3, #4]
 800c5c0:	b2da      	uxtb	r2, r3
 800c5c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5c4:	701a      	strb	r2, [r3, #0]
 800c5c6:	e008      	b.n	800c5da <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	685b      	ldr	r3, [r3, #4]
 800c5ce:	b2db      	uxtb	r3, r3
 800c5d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c5d4:	b2da      	uxtb	r2, r3
 800c5d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5d8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5de:	1c5a      	adds	r2, r3, #1
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c5e8:	b29b      	uxth	r3, r3
 800c5ea:	3b01      	subs	r3, #1
 800c5ec:	b29b      	uxth	r3, r3
 800c5ee:	687a      	ldr	r2, [r7, #4]
 800c5f0:	4619      	mov	r1, r3
 800c5f2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d15a      	bne.n	800c6ae <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	68da      	ldr	r2, [r3, #12]
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	f022 0220 	bic.w	r2, r2, #32
 800c606:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	68da      	ldr	r2, [r3, #12]
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c616:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	695a      	ldr	r2, [r3, #20]
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	f022 0201 	bic.w	r2, r2, #1
 800c626:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	2220      	movs	r2, #32
 800c62c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c634:	2b01      	cmp	r3, #1
 800c636:	d135      	bne.n	800c6a4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	2200      	movs	r2, #0
 800c63c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	330c      	adds	r3, #12
 800c644:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c646:	697b      	ldr	r3, [r7, #20]
 800c648:	e853 3f00 	ldrex	r3, [r3]
 800c64c:	613b      	str	r3, [r7, #16]
   return(result);
 800c64e:	693b      	ldr	r3, [r7, #16]
 800c650:	f023 0310 	bic.w	r3, r3, #16
 800c654:	627b      	str	r3, [r7, #36]	; 0x24
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	330c      	adds	r3, #12
 800c65c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c65e:	623a      	str	r2, [r7, #32]
 800c660:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c662:	69f9      	ldr	r1, [r7, #28]
 800c664:	6a3a      	ldr	r2, [r7, #32]
 800c666:	e841 2300 	strex	r3, r2, [r1]
 800c66a:	61bb      	str	r3, [r7, #24]
   return(result);
 800c66c:	69bb      	ldr	r3, [r7, #24]
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d1e5      	bne.n	800c63e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	f003 0310 	and.w	r3, r3, #16
 800c67c:	2b10      	cmp	r3, #16
 800c67e:	d10a      	bne.n	800c696 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c680:	2300      	movs	r3, #0
 800c682:	60fb      	str	r3, [r7, #12]
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	60fb      	str	r3, [r7, #12]
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	685b      	ldr	r3, [r3, #4]
 800c692:	60fb      	str	r3, [r7, #12]
 800c694:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800c69a:	4619      	mov	r1, r3
 800c69c:	6878      	ldr	r0, [r7, #4]
 800c69e:	f7ff fdbf 	bl	800c220 <HAL_UARTEx_RxEventCallback>
 800c6a2:	e002      	b.n	800c6aa <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800c6a4:	6878      	ldr	r0, [r7, #4]
 800c6a6:	f7f5 fc6b 	bl	8001f80 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800c6aa:	2300      	movs	r3, #0
 800c6ac:	e002      	b.n	800c6b4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800c6ae:	2300      	movs	r3, #0
 800c6b0:	e000      	b.n	800c6b4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800c6b2:	2302      	movs	r3, #2
  }
}
 800c6b4:	4618      	mov	r0, r3
 800c6b6:	3730      	adds	r7, #48	; 0x30
 800c6b8:	46bd      	mov	sp, r7
 800c6ba:	bd80      	pop	{r7, pc}

0800c6bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c6bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c6c0:	b0c0      	sub	sp, #256	; 0x100
 800c6c2:	af00      	add	r7, sp, #0
 800c6c4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c6c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	691b      	ldr	r3, [r3, #16]
 800c6d0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800c6d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c6d8:	68d9      	ldr	r1, [r3, #12]
 800c6da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c6de:	681a      	ldr	r2, [r3, #0]
 800c6e0:	ea40 0301 	orr.w	r3, r0, r1
 800c6e4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c6e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c6ea:	689a      	ldr	r2, [r3, #8]
 800c6ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c6f0:	691b      	ldr	r3, [r3, #16]
 800c6f2:	431a      	orrs	r2, r3
 800c6f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c6f8:	695b      	ldr	r3, [r3, #20]
 800c6fa:	431a      	orrs	r2, r3
 800c6fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c700:	69db      	ldr	r3, [r3, #28]
 800c702:	4313      	orrs	r3, r2
 800c704:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800c708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	68db      	ldr	r3, [r3, #12]
 800c710:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800c714:	f021 010c 	bic.w	r1, r1, #12
 800c718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c71c:	681a      	ldr	r2, [r3, #0]
 800c71e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800c722:	430b      	orrs	r3, r1
 800c724:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c726:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	695b      	ldr	r3, [r3, #20]
 800c72e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800c732:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c736:	6999      	ldr	r1, [r3, #24]
 800c738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c73c:	681a      	ldr	r2, [r3, #0]
 800c73e:	ea40 0301 	orr.w	r3, r0, r1
 800c742:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c748:	681a      	ldr	r2, [r3, #0]
 800c74a:	4b8f      	ldr	r3, [pc, #572]	; (800c988 <UART_SetConfig+0x2cc>)
 800c74c:	429a      	cmp	r2, r3
 800c74e:	d005      	beq.n	800c75c <UART_SetConfig+0xa0>
 800c750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c754:	681a      	ldr	r2, [r3, #0]
 800c756:	4b8d      	ldr	r3, [pc, #564]	; (800c98c <UART_SetConfig+0x2d0>)
 800c758:	429a      	cmp	r2, r3
 800c75a:	d104      	bne.n	800c766 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c75c:	f7fd fc78 	bl	800a050 <HAL_RCC_GetPCLK2Freq>
 800c760:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800c764:	e003      	b.n	800c76e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c766:	f7fd fc5f 	bl	800a028 <HAL_RCC_GetPCLK1Freq>
 800c76a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c76e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c772:	69db      	ldr	r3, [r3, #28]
 800c774:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c778:	f040 810c 	bne.w	800c994 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c77c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c780:	2200      	movs	r2, #0
 800c782:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c786:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800c78a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800c78e:	4622      	mov	r2, r4
 800c790:	462b      	mov	r3, r5
 800c792:	1891      	adds	r1, r2, r2
 800c794:	65b9      	str	r1, [r7, #88]	; 0x58
 800c796:	415b      	adcs	r3, r3
 800c798:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c79a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800c79e:	4621      	mov	r1, r4
 800c7a0:	eb12 0801 	adds.w	r8, r2, r1
 800c7a4:	4629      	mov	r1, r5
 800c7a6:	eb43 0901 	adc.w	r9, r3, r1
 800c7aa:	f04f 0200 	mov.w	r2, #0
 800c7ae:	f04f 0300 	mov.w	r3, #0
 800c7b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c7b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c7ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c7be:	4690      	mov	r8, r2
 800c7c0:	4699      	mov	r9, r3
 800c7c2:	4623      	mov	r3, r4
 800c7c4:	eb18 0303 	adds.w	r3, r8, r3
 800c7c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c7cc:	462b      	mov	r3, r5
 800c7ce:	eb49 0303 	adc.w	r3, r9, r3
 800c7d2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c7d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c7da:	685b      	ldr	r3, [r3, #4]
 800c7dc:	2200      	movs	r2, #0
 800c7de:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800c7e2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800c7e6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800c7ea:	460b      	mov	r3, r1
 800c7ec:	18db      	adds	r3, r3, r3
 800c7ee:	653b      	str	r3, [r7, #80]	; 0x50
 800c7f0:	4613      	mov	r3, r2
 800c7f2:	eb42 0303 	adc.w	r3, r2, r3
 800c7f6:	657b      	str	r3, [r7, #84]	; 0x54
 800c7f8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800c7fc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800c800:	f7f4 fa42 	bl	8000c88 <__aeabi_uldivmod>
 800c804:	4602      	mov	r2, r0
 800c806:	460b      	mov	r3, r1
 800c808:	4b61      	ldr	r3, [pc, #388]	; (800c990 <UART_SetConfig+0x2d4>)
 800c80a:	fba3 2302 	umull	r2, r3, r3, r2
 800c80e:	095b      	lsrs	r3, r3, #5
 800c810:	011c      	lsls	r4, r3, #4
 800c812:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c816:	2200      	movs	r2, #0
 800c818:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800c81c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800c820:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800c824:	4642      	mov	r2, r8
 800c826:	464b      	mov	r3, r9
 800c828:	1891      	adds	r1, r2, r2
 800c82a:	64b9      	str	r1, [r7, #72]	; 0x48
 800c82c:	415b      	adcs	r3, r3
 800c82e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c830:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800c834:	4641      	mov	r1, r8
 800c836:	eb12 0a01 	adds.w	sl, r2, r1
 800c83a:	4649      	mov	r1, r9
 800c83c:	eb43 0b01 	adc.w	fp, r3, r1
 800c840:	f04f 0200 	mov.w	r2, #0
 800c844:	f04f 0300 	mov.w	r3, #0
 800c848:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c84c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800c850:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c854:	4692      	mov	sl, r2
 800c856:	469b      	mov	fp, r3
 800c858:	4643      	mov	r3, r8
 800c85a:	eb1a 0303 	adds.w	r3, sl, r3
 800c85e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c862:	464b      	mov	r3, r9
 800c864:	eb4b 0303 	adc.w	r3, fp, r3
 800c868:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800c86c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c870:	685b      	ldr	r3, [r3, #4]
 800c872:	2200      	movs	r2, #0
 800c874:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c878:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800c87c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800c880:	460b      	mov	r3, r1
 800c882:	18db      	adds	r3, r3, r3
 800c884:	643b      	str	r3, [r7, #64]	; 0x40
 800c886:	4613      	mov	r3, r2
 800c888:	eb42 0303 	adc.w	r3, r2, r3
 800c88c:	647b      	str	r3, [r7, #68]	; 0x44
 800c88e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800c892:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800c896:	f7f4 f9f7 	bl	8000c88 <__aeabi_uldivmod>
 800c89a:	4602      	mov	r2, r0
 800c89c:	460b      	mov	r3, r1
 800c89e:	4611      	mov	r1, r2
 800c8a0:	4b3b      	ldr	r3, [pc, #236]	; (800c990 <UART_SetConfig+0x2d4>)
 800c8a2:	fba3 2301 	umull	r2, r3, r3, r1
 800c8a6:	095b      	lsrs	r3, r3, #5
 800c8a8:	2264      	movs	r2, #100	; 0x64
 800c8aa:	fb02 f303 	mul.w	r3, r2, r3
 800c8ae:	1acb      	subs	r3, r1, r3
 800c8b0:	00db      	lsls	r3, r3, #3
 800c8b2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800c8b6:	4b36      	ldr	r3, [pc, #216]	; (800c990 <UART_SetConfig+0x2d4>)
 800c8b8:	fba3 2302 	umull	r2, r3, r3, r2
 800c8bc:	095b      	lsrs	r3, r3, #5
 800c8be:	005b      	lsls	r3, r3, #1
 800c8c0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800c8c4:	441c      	add	r4, r3
 800c8c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c8ca:	2200      	movs	r2, #0
 800c8cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c8d0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800c8d4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800c8d8:	4642      	mov	r2, r8
 800c8da:	464b      	mov	r3, r9
 800c8dc:	1891      	adds	r1, r2, r2
 800c8de:	63b9      	str	r1, [r7, #56]	; 0x38
 800c8e0:	415b      	adcs	r3, r3
 800c8e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c8e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800c8e8:	4641      	mov	r1, r8
 800c8ea:	1851      	adds	r1, r2, r1
 800c8ec:	6339      	str	r1, [r7, #48]	; 0x30
 800c8ee:	4649      	mov	r1, r9
 800c8f0:	414b      	adcs	r3, r1
 800c8f2:	637b      	str	r3, [r7, #52]	; 0x34
 800c8f4:	f04f 0200 	mov.w	r2, #0
 800c8f8:	f04f 0300 	mov.w	r3, #0
 800c8fc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800c900:	4659      	mov	r1, fp
 800c902:	00cb      	lsls	r3, r1, #3
 800c904:	4651      	mov	r1, sl
 800c906:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c90a:	4651      	mov	r1, sl
 800c90c:	00ca      	lsls	r2, r1, #3
 800c90e:	4610      	mov	r0, r2
 800c910:	4619      	mov	r1, r3
 800c912:	4603      	mov	r3, r0
 800c914:	4642      	mov	r2, r8
 800c916:	189b      	adds	r3, r3, r2
 800c918:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c91c:	464b      	mov	r3, r9
 800c91e:	460a      	mov	r2, r1
 800c920:	eb42 0303 	adc.w	r3, r2, r3
 800c924:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c92c:	685b      	ldr	r3, [r3, #4]
 800c92e:	2200      	movs	r2, #0
 800c930:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800c934:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800c938:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800c93c:	460b      	mov	r3, r1
 800c93e:	18db      	adds	r3, r3, r3
 800c940:	62bb      	str	r3, [r7, #40]	; 0x28
 800c942:	4613      	mov	r3, r2
 800c944:	eb42 0303 	adc.w	r3, r2, r3
 800c948:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c94a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800c94e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800c952:	f7f4 f999 	bl	8000c88 <__aeabi_uldivmod>
 800c956:	4602      	mov	r2, r0
 800c958:	460b      	mov	r3, r1
 800c95a:	4b0d      	ldr	r3, [pc, #52]	; (800c990 <UART_SetConfig+0x2d4>)
 800c95c:	fba3 1302 	umull	r1, r3, r3, r2
 800c960:	095b      	lsrs	r3, r3, #5
 800c962:	2164      	movs	r1, #100	; 0x64
 800c964:	fb01 f303 	mul.w	r3, r1, r3
 800c968:	1ad3      	subs	r3, r2, r3
 800c96a:	00db      	lsls	r3, r3, #3
 800c96c:	3332      	adds	r3, #50	; 0x32
 800c96e:	4a08      	ldr	r2, [pc, #32]	; (800c990 <UART_SetConfig+0x2d4>)
 800c970:	fba2 2303 	umull	r2, r3, r2, r3
 800c974:	095b      	lsrs	r3, r3, #5
 800c976:	f003 0207 	and.w	r2, r3, #7
 800c97a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	4422      	add	r2, r4
 800c982:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800c984:	e105      	b.n	800cb92 <UART_SetConfig+0x4d6>
 800c986:	bf00      	nop
 800c988:	40011000 	.word	0x40011000
 800c98c:	40011400 	.word	0x40011400
 800c990:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c994:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c998:	2200      	movs	r2, #0
 800c99a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800c99e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800c9a2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800c9a6:	4642      	mov	r2, r8
 800c9a8:	464b      	mov	r3, r9
 800c9aa:	1891      	adds	r1, r2, r2
 800c9ac:	6239      	str	r1, [r7, #32]
 800c9ae:	415b      	adcs	r3, r3
 800c9b0:	627b      	str	r3, [r7, #36]	; 0x24
 800c9b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c9b6:	4641      	mov	r1, r8
 800c9b8:	1854      	adds	r4, r2, r1
 800c9ba:	4649      	mov	r1, r9
 800c9bc:	eb43 0501 	adc.w	r5, r3, r1
 800c9c0:	f04f 0200 	mov.w	r2, #0
 800c9c4:	f04f 0300 	mov.w	r3, #0
 800c9c8:	00eb      	lsls	r3, r5, #3
 800c9ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c9ce:	00e2      	lsls	r2, r4, #3
 800c9d0:	4614      	mov	r4, r2
 800c9d2:	461d      	mov	r5, r3
 800c9d4:	4643      	mov	r3, r8
 800c9d6:	18e3      	adds	r3, r4, r3
 800c9d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800c9dc:	464b      	mov	r3, r9
 800c9de:	eb45 0303 	adc.w	r3, r5, r3
 800c9e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c9e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c9ea:	685b      	ldr	r3, [r3, #4]
 800c9ec:	2200      	movs	r2, #0
 800c9ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c9f2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800c9f6:	f04f 0200 	mov.w	r2, #0
 800c9fa:	f04f 0300 	mov.w	r3, #0
 800c9fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800ca02:	4629      	mov	r1, r5
 800ca04:	008b      	lsls	r3, r1, #2
 800ca06:	4621      	mov	r1, r4
 800ca08:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ca0c:	4621      	mov	r1, r4
 800ca0e:	008a      	lsls	r2, r1, #2
 800ca10:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800ca14:	f7f4 f938 	bl	8000c88 <__aeabi_uldivmod>
 800ca18:	4602      	mov	r2, r0
 800ca1a:	460b      	mov	r3, r1
 800ca1c:	4b60      	ldr	r3, [pc, #384]	; (800cba0 <UART_SetConfig+0x4e4>)
 800ca1e:	fba3 2302 	umull	r2, r3, r3, r2
 800ca22:	095b      	lsrs	r3, r3, #5
 800ca24:	011c      	lsls	r4, r3, #4
 800ca26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ca2a:	2200      	movs	r2, #0
 800ca2c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800ca30:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800ca34:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800ca38:	4642      	mov	r2, r8
 800ca3a:	464b      	mov	r3, r9
 800ca3c:	1891      	adds	r1, r2, r2
 800ca3e:	61b9      	str	r1, [r7, #24]
 800ca40:	415b      	adcs	r3, r3
 800ca42:	61fb      	str	r3, [r7, #28]
 800ca44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ca48:	4641      	mov	r1, r8
 800ca4a:	1851      	adds	r1, r2, r1
 800ca4c:	6139      	str	r1, [r7, #16]
 800ca4e:	4649      	mov	r1, r9
 800ca50:	414b      	adcs	r3, r1
 800ca52:	617b      	str	r3, [r7, #20]
 800ca54:	f04f 0200 	mov.w	r2, #0
 800ca58:	f04f 0300 	mov.w	r3, #0
 800ca5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ca60:	4659      	mov	r1, fp
 800ca62:	00cb      	lsls	r3, r1, #3
 800ca64:	4651      	mov	r1, sl
 800ca66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ca6a:	4651      	mov	r1, sl
 800ca6c:	00ca      	lsls	r2, r1, #3
 800ca6e:	4610      	mov	r0, r2
 800ca70:	4619      	mov	r1, r3
 800ca72:	4603      	mov	r3, r0
 800ca74:	4642      	mov	r2, r8
 800ca76:	189b      	adds	r3, r3, r2
 800ca78:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ca7c:	464b      	mov	r3, r9
 800ca7e:	460a      	mov	r2, r1
 800ca80:	eb42 0303 	adc.w	r3, r2, r3
 800ca84:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800ca88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ca8c:	685b      	ldr	r3, [r3, #4]
 800ca8e:	2200      	movs	r2, #0
 800ca90:	67bb      	str	r3, [r7, #120]	; 0x78
 800ca92:	67fa      	str	r2, [r7, #124]	; 0x7c
 800ca94:	f04f 0200 	mov.w	r2, #0
 800ca98:	f04f 0300 	mov.w	r3, #0
 800ca9c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800caa0:	4649      	mov	r1, r9
 800caa2:	008b      	lsls	r3, r1, #2
 800caa4:	4641      	mov	r1, r8
 800caa6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800caaa:	4641      	mov	r1, r8
 800caac:	008a      	lsls	r2, r1, #2
 800caae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800cab2:	f7f4 f8e9 	bl	8000c88 <__aeabi_uldivmod>
 800cab6:	4602      	mov	r2, r0
 800cab8:	460b      	mov	r3, r1
 800caba:	4b39      	ldr	r3, [pc, #228]	; (800cba0 <UART_SetConfig+0x4e4>)
 800cabc:	fba3 1302 	umull	r1, r3, r3, r2
 800cac0:	095b      	lsrs	r3, r3, #5
 800cac2:	2164      	movs	r1, #100	; 0x64
 800cac4:	fb01 f303 	mul.w	r3, r1, r3
 800cac8:	1ad3      	subs	r3, r2, r3
 800caca:	011b      	lsls	r3, r3, #4
 800cacc:	3332      	adds	r3, #50	; 0x32
 800cace:	4a34      	ldr	r2, [pc, #208]	; (800cba0 <UART_SetConfig+0x4e4>)
 800cad0:	fba2 2303 	umull	r2, r3, r2, r3
 800cad4:	095b      	lsrs	r3, r3, #5
 800cad6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cada:	441c      	add	r4, r3
 800cadc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cae0:	2200      	movs	r2, #0
 800cae2:	673b      	str	r3, [r7, #112]	; 0x70
 800cae4:	677a      	str	r2, [r7, #116]	; 0x74
 800cae6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800caea:	4642      	mov	r2, r8
 800caec:	464b      	mov	r3, r9
 800caee:	1891      	adds	r1, r2, r2
 800caf0:	60b9      	str	r1, [r7, #8]
 800caf2:	415b      	adcs	r3, r3
 800caf4:	60fb      	str	r3, [r7, #12]
 800caf6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800cafa:	4641      	mov	r1, r8
 800cafc:	1851      	adds	r1, r2, r1
 800cafe:	6039      	str	r1, [r7, #0]
 800cb00:	4649      	mov	r1, r9
 800cb02:	414b      	adcs	r3, r1
 800cb04:	607b      	str	r3, [r7, #4]
 800cb06:	f04f 0200 	mov.w	r2, #0
 800cb0a:	f04f 0300 	mov.w	r3, #0
 800cb0e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800cb12:	4659      	mov	r1, fp
 800cb14:	00cb      	lsls	r3, r1, #3
 800cb16:	4651      	mov	r1, sl
 800cb18:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800cb1c:	4651      	mov	r1, sl
 800cb1e:	00ca      	lsls	r2, r1, #3
 800cb20:	4610      	mov	r0, r2
 800cb22:	4619      	mov	r1, r3
 800cb24:	4603      	mov	r3, r0
 800cb26:	4642      	mov	r2, r8
 800cb28:	189b      	adds	r3, r3, r2
 800cb2a:	66bb      	str	r3, [r7, #104]	; 0x68
 800cb2c:	464b      	mov	r3, r9
 800cb2e:	460a      	mov	r2, r1
 800cb30:	eb42 0303 	adc.w	r3, r2, r3
 800cb34:	66fb      	str	r3, [r7, #108]	; 0x6c
 800cb36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cb3a:	685b      	ldr	r3, [r3, #4]
 800cb3c:	2200      	movs	r2, #0
 800cb3e:	663b      	str	r3, [r7, #96]	; 0x60
 800cb40:	667a      	str	r2, [r7, #100]	; 0x64
 800cb42:	f04f 0200 	mov.w	r2, #0
 800cb46:	f04f 0300 	mov.w	r3, #0
 800cb4a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800cb4e:	4649      	mov	r1, r9
 800cb50:	008b      	lsls	r3, r1, #2
 800cb52:	4641      	mov	r1, r8
 800cb54:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800cb58:	4641      	mov	r1, r8
 800cb5a:	008a      	lsls	r2, r1, #2
 800cb5c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800cb60:	f7f4 f892 	bl	8000c88 <__aeabi_uldivmod>
 800cb64:	4602      	mov	r2, r0
 800cb66:	460b      	mov	r3, r1
 800cb68:	4b0d      	ldr	r3, [pc, #52]	; (800cba0 <UART_SetConfig+0x4e4>)
 800cb6a:	fba3 1302 	umull	r1, r3, r3, r2
 800cb6e:	095b      	lsrs	r3, r3, #5
 800cb70:	2164      	movs	r1, #100	; 0x64
 800cb72:	fb01 f303 	mul.w	r3, r1, r3
 800cb76:	1ad3      	subs	r3, r2, r3
 800cb78:	011b      	lsls	r3, r3, #4
 800cb7a:	3332      	adds	r3, #50	; 0x32
 800cb7c:	4a08      	ldr	r2, [pc, #32]	; (800cba0 <UART_SetConfig+0x4e4>)
 800cb7e:	fba2 2303 	umull	r2, r3, r2, r3
 800cb82:	095b      	lsrs	r3, r3, #5
 800cb84:	f003 020f 	and.w	r2, r3, #15
 800cb88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	4422      	add	r2, r4
 800cb90:	609a      	str	r2, [r3, #8]
}
 800cb92:	bf00      	nop
 800cb94:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800cb98:	46bd      	mov	sp, r7
 800cb9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cb9e:	bf00      	nop
 800cba0:	51eb851f 	.word	0x51eb851f

0800cba4 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 800cba4:	b480      	push	{r7}
 800cba6:	b085      	sub	sp, #20
 800cba8:	af00      	add	r7, sp, #0
 800cbaa:	6078      	str	r0, [r7, #4]
 800cbac:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800cbae:	2300      	movs	r3, #0
 800cbb0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800cbb2:	683b      	ldr	r3, [r7, #0]
 800cbb4:	681a      	ldr	r2, [r3, #0]
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbbc:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800cbbe:	68fa      	ldr	r2, [r7, #12]
 800cbc0:	4b20      	ldr	r3, [pc, #128]	; (800cc44 <FSMC_NORSRAM_Init+0xa0>)
 800cbc2:	4013      	ands	r3, r2
 800cbc4:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800cbc6:	683b      	ldr	r3, [r7, #0]
 800cbc8:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800cbca:	683b      	ldr	r3, [r7, #0]
 800cbcc:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800cbce:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 800cbd0:	683b      	ldr	r3, [r7, #0]
 800cbd2:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800cbd4:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800cbd6:	683b      	ldr	r3, [r7, #0]
 800cbd8:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800cbda:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800cbdc:	683b      	ldr	r3, [r7, #0]
 800cbde:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 800cbe0:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800cbe2:	683b      	ldr	r3, [r7, #0]
 800cbe4:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800cbe6:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 800cbe8:	683b      	ldr	r3, [r7, #0]
 800cbea:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800cbec:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800cbee:	683b      	ldr	r3, [r7, #0]
 800cbf0:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800cbf2:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800cbf4:	683b      	ldr	r3, [r7, #0]
 800cbf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 800cbf8:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800cbfa:	683b      	ldr	r3, [r7, #0]
 800cbfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800cbfe:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 800cc00:	683b      	ldr	r3, [r7, #0]
 800cc02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 800cc04:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800cc06:	683b      	ldr	r3, [r7, #0]
 800cc08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800cc0a:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800cc0c:	683b      	ldr	r3, [r7, #0]
 800cc0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 800cc10:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800cc12:	68fa      	ldr	r2, [r7, #12]
 800cc14:	4313      	orrs	r3, r2
 800cc16:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800cc18:	683b      	ldr	r3, [r7, #0]
 800cc1a:	689b      	ldr	r3, [r3, #8]
 800cc1c:	2b08      	cmp	r3, #8
 800cc1e:	d103      	bne.n	800cc28 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cc26:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 800cc28:	683b      	ldr	r3, [r7, #0]
 800cc2a:	681a      	ldr	r2, [r3, #0]
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	68f9      	ldr	r1, [r7, #12]
 800cc30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800cc34:	2300      	movs	r3, #0
}
 800cc36:	4618      	mov	r0, r3
 800cc38:	3714      	adds	r7, #20
 800cc3a:	46bd      	mov	sp, r7
 800cc3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc40:	4770      	bx	lr
 800cc42:	bf00      	nop
 800cc44:	fff00080 	.word	0xfff00080

0800cc48 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800cc48:	b480      	push	{r7}
 800cc4a:	b087      	sub	sp, #28
 800cc4c:	af00      	add	r7, sp, #0
 800cc4e:	60f8      	str	r0, [r7, #12]
 800cc50:	60b9      	str	r1, [r7, #8]
 800cc52:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 800cc54:	2300      	movs	r3, #0
 800cc56:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	1c5a      	adds	r2, r3, #1
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc62:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 800cc64:	697b      	ldr	r3, [r7, #20]
 800cc66:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800cc6a:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800cc6c:	68bb      	ldr	r3, [r7, #8]
 800cc6e:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800cc70:	68bb      	ldr	r3, [r7, #8]
 800cc72:	685b      	ldr	r3, [r3, #4]
 800cc74:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800cc76:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 800cc78:	68bb      	ldr	r3, [r7, #8]
 800cc7a:	689b      	ldr	r3, [r3, #8]
 800cc7c:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800cc7e:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800cc80:	68bb      	ldr	r3, [r7, #8]
 800cc82:	68db      	ldr	r3, [r3, #12]
 800cc84:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800cc86:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800cc88:	68bb      	ldr	r3, [r7, #8]
 800cc8a:	691b      	ldr	r3, [r3, #16]
 800cc8c:	3b01      	subs	r3, #1
 800cc8e:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800cc90:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800cc92:	68bb      	ldr	r3, [r7, #8]
 800cc94:	695b      	ldr	r3, [r3, #20]
 800cc96:	3b02      	subs	r3, #2
 800cc98:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800cc9a:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800cc9c:	68bb      	ldr	r3, [r7, #8]
 800cc9e:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800cca0:	4313      	orrs	r3, r2
 800cca2:	697a      	ldr	r2, [r7, #20]
 800cca4:	4313      	orrs	r3, r2
 800cca6:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	1c5a      	adds	r2, r3, #1
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	6979      	ldr	r1, [r7, #20]
 800ccb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800ccb4:	2300      	movs	r3, #0
}
 800ccb6:	4618      	mov	r0, r3
 800ccb8:	371c      	adds	r7, #28
 800ccba:	46bd      	mov	sp, r7
 800ccbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc0:	4770      	bx	lr
	...

0800ccc4 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800ccc4:	b480      	push	{r7}
 800ccc6:	b087      	sub	sp, #28
 800ccc8:	af00      	add	r7, sp, #0
 800ccca:	60f8      	str	r0, [r7, #12]
 800cccc:	60b9      	str	r1, [r7, #8]
 800ccce:	607a      	str	r2, [r7, #4]
 800ccd0:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800ccd2:	2300      	movs	r3, #0
 800ccd4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800ccd6:	683b      	ldr	r3, [r7, #0]
 800ccd8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ccdc:	d122      	bne.n	800cd24 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	687a      	ldr	r2, [r7, #4]
 800cce2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cce6:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 800cce8:	697a      	ldr	r2, [r7, #20]
 800ccea:	4b15      	ldr	r3, [pc, #84]	; (800cd40 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800ccec:	4013      	ands	r3, r2
 800ccee:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800ccf0:	68bb      	ldr	r3, [r7, #8]
 800ccf2:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800ccf4:	68bb      	ldr	r3, [r7, #8]
 800ccf6:	685b      	ldr	r3, [r3, #4]
 800ccf8:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800ccfa:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800ccfc:	68bb      	ldr	r3, [r7, #8]
 800ccfe:	689b      	ldr	r3, [r3, #8]
 800cd00:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800cd02:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800cd04:	68bb      	ldr	r3, [r7, #8]
 800cd06:	68db      	ldr	r3, [r3, #12]
 800cd08:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800cd0a:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800cd0c:	68bb      	ldr	r3, [r7, #8]
 800cd0e:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800cd10:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800cd12:	697a      	ldr	r2, [r7, #20]
 800cd14:	4313      	orrs	r3, r2
 800cd16:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	687a      	ldr	r2, [r7, #4]
 800cd1c:	6979      	ldr	r1, [r7, #20]
 800cd1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800cd22:	e005      	b.n	800cd30 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	687a      	ldr	r2, [r7, #4]
 800cd28:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800cd2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800cd30:	2300      	movs	r3, #0
}
 800cd32:	4618      	mov	r0, r3
 800cd34:	371c      	adds	r7, #28
 800cd36:	46bd      	mov	sp, r7
 800cd38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd3c:	4770      	bx	lr
 800cd3e:	bf00      	nop
 800cd40:	cff00000 	.word	0xcff00000

0800cd44 <atoi>:
 800cd44:	220a      	movs	r2, #10
 800cd46:	2100      	movs	r1, #0
 800cd48:	f001 bdd2 	b.w	800e8f0 <strtol>

0800cd4c <__errno>:
 800cd4c:	4b01      	ldr	r3, [pc, #4]	; (800cd54 <__errno+0x8>)
 800cd4e:	6818      	ldr	r0, [r3, #0]
 800cd50:	4770      	bx	lr
 800cd52:	bf00      	nop
 800cd54:	2000007c 	.word	0x2000007c

0800cd58 <__libc_init_array>:
 800cd58:	b570      	push	{r4, r5, r6, lr}
 800cd5a:	4d0d      	ldr	r5, [pc, #52]	; (800cd90 <__libc_init_array+0x38>)
 800cd5c:	4c0d      	ldr	r4, [pc, #52]	; (800cd94 <__libc_init_array+0x3c>)
 800cd5e:	1b64      	subs	r4, r4, r5
 800cd60:	10a4      	asrs	r4, r4, #2
 800cd62:	2600      	movs	r6, #0
 800cd64:	42a6      	cmp	r6, r4
 800cd66:	d109      	bne.n	800cd7c <__libc_init_array+0x24>
 800cd68:	4d0b      	ldr	r5, [pc, #44]	; (800cd98 <__libc_init_array+0x40>)
 800cd6a:	4c0c      	ldr	r4, [pc, #48]	; (800cd9c <__libc_init_array+0x44>)
 800cd6c:	f006 fbba 	bl	80134e4 <_init>
 800cd70:	1b64      	subs	r4, r4, r5
 800cd72:	10a4      	asrs	r4, r4, #2
 800cd74:	2600      	movs	r6, #0
 800cd76:	42a6      	cmp	r6, r4
 800cd78:	d105      	bne.n	800cd86 <__libc_init_array+0x2e>
 800cd7a:	bd70      	pop	{r4, r5, r6, pc}
 800cd7c:	f855 3b04 	ldr.w	r3, [r5], #4
 800cd80:	4798      	blx	r3
 800cd82:	3601      	adds	r6, #1
 800cd84:	e7ee      	b.n	800cd64 <__libc_init_array+0xc>
 800cd86:	f855 3b04 	ldr.w	r3, [r5], #4
 800cd8a:	4798      	blx	r3
 800cd8c:	3601      	adds	r6, #1
 800cd8e:	e7f2      	b.n	800cd76 <__libc_init_array+0x1e>
 800cd90:	080220b0 	.word	0x080220b0
 800cd94:	080220b0 	.word	0x080220b0
 800cd98:	080220b0 	.word	0x080220b0
 800cd9c:	080220b4 	.word	0x080220b4

0800cda0 <memcmp>:
 800cda0:	b510      	push	{r4, lr}
 800cda2:	3901      	subs	r1, #1
 800cda4:	4402      	add	r2, r0
 800cda6:	4290      	cmp	r0, r2
 800cda8:	d101      	bne.n	800cdae <memcmp+0xe>
 800cdaa:	2000      	movs	r0, #0
 800cdac:	e005      	b.n	800cdba <memcmp+0x1a>
 800cdae:	7803      	ldrb	r3, [r0, #0]
 800cdb0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800cdb4:	42a3      	cmp	r3, r4
 800cdb6:	d001      	beq.n	800cdbc <memcmp+0x1c>
 800cdb8:	1b18      	subs	r0, r3, r4
 800cdba:	bd10      	pop	{r4, pc}
 800cdbc:	3001      	adds	r0, #1
 800cdbe:	e7f2      	b.n	800cda6 <memcmp+0x6>

0800cdc0 <memcpy>:
 800cdc0:	440a      	add	r2, r1
 800cdc2:	4291      	cmp	r1, r2
 800cdc4:	f100 33ff 	add.w	r3, r0, #4294967295
 800cdc8:	d100      	bne.n	800cdcc <memcpy+0xc>
 800cdca:	4770      	bx	lr
 800cdcc:	b510      	push	{r4, lr}
 800cdce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cdd2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cdd6:	4291      	cmp	r1, r2
 800cdd8:	d1f9      	bne.n	800cdce <memcpy+0xe>
 800cdda:	bd10      	pop	{r4, pc}

0800cddc <memset>:
 800cddc:	4402      	add	r2, r0
 800cdde:	4603      	mov	r3, r0
 800cde0:	4293      	cmp	r3, r2
 800cde2:	d100      	bne.n	800cde6 <memset+0xa>
 800cde4:	4770      	bx	lr
 800cde6:	f803 1b01 	strb.w	r1, [r3], #1
 800cdea:	e7f9      	b.n	800cde0 <memset+0x4>

0800cdec <__cvt>:
 800cdec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cdf0:	ec55 4b10 	vmov	r4, r5, d0
 800cdf4:	2d00      	cmp	r5, #0
 800cdf6:	460e      	mov	r6, r1
 800cdf8:	4619      	mov	r1, r3
 800cdfa:	462b      	mov	r3, r5
 800cdfc:	bfbb      	ittet	lt
 800cdfe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ce02:	461d      	movlt	r5, r3
 800ce04:	2300      	movge	r3, #0
 800ce06:	232d      	movlt	r3, #45	; 0x2d
 800ce08:	700b      	strb	r3, [r1, #0]
 800ce0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ce0c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ce10:	4691      	mov	r9, r2
 800ce12:	f023 0820 	bic.w	r8, r3, #32
 800ce16:	bfbc      	itt	lt
 800ce18:	4622      	movlt	r2, r4
 800ce1a:	4614      	movlt	r4, r2
 800ce1c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ce20:	d005      	beq.n	800ce2e <__cvt+0x42>
 800ce22:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ce26:	d100      	bne.n	800ce2a <__cvt+0x3e>
 800ce28:	3601      	adds	r6, #1
 800ce2a:	2102      	movs	r1, #2
 800ce2c:	e000      	b.n	800ce30 <__cvt+0x44>
 800ce2e:	2103      	movs	r1, #3
 800ce30:	ab03      	add	r3, sp, #12
 800ce32:	9301      	str	r3, [sp, #4]
 800ce34:	ab02      	add	r3, sp, #8
 800ce36:	9300      	str	r3, [sp, #0]
 800ce38:	ec45 4b10 	vmov	d0, r4, r5
 800ce3c:	4653      	mov	r3, sl
 800ce3e:	4632      	mov	r2, r6
 800ce40:	f001 fdee 	bl	800ea20 <_dtoa_r>
 800ce44:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ce48:	4607      	mov	r7, r0
 800ce4a:	d102      	bne.n	800ce52 <__cvt+0x66>
 800ce4c:	f019 0f01 	tst.w	r9, #1
 800ce50:	d022      	beq.n	800ce98 <__cvt+0xac>
 800ce52:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ce56:	eb07 0906 	add.w	r9, r7, r6
 800ce5a:	d110      	bne.n	800ce7e <__cvt+0x92>
 800ce5c:	783b      	ldrb	r3, [r7, #0]
 800ce5e:	2b30      	cmp	r3, #48	; 0x30
 800ce60:	d10a      	bne.n	800ce78 <__cvt+0x8c>
 800ce62:	2200      	movs	r2, #0
 800ce64:	2300      	movs	r3, #0
 800ce66:	4620      	mov	r0, r4
 800ce68:	4629      	mov	r1, r5
 800ce6a:	f7f3 fe2d 	bl	8000ac8 <__aeabi_dcmpeq>
 800ce6e:	b918      	cbnz	r0, 800ce78 <__cvt+0x8c>
 800ce70:	f1c6 0601 	rsb	r6, r6, #1
 800ce74:	f8ca 6000 	str.w	r6, [sl]
 800ce78:	f8da 3000 	ldr.w	r3, [sl]
 800ce7c:	4499      	add	r9, r3
 800ce7e:	2200      	movs	r2, #0
 800ce80:	2300      	movs	r3, #0
 800ce82:	4620      	mov	r0, r4
 800ce84:	4629      	mov	r1, r5
 800ce86:	f7f3 fe1f 	bl	8000ac8 <__aeabi_dcmpeq>
 800ce8a:	b108      	cbz	r0, 800ce90 <__cvt+0xa4>
 800ce8c:	f8cd 900c 	str.w	r9, [sp, #12]
 800ce90:	2230      	movs	r2, #48	; 0x30
 800ce92:	9b03      	ldr	r3, [sp, #12]
 800ce94:	454b      	cmp	r3, r9
 800ce96:	d307      	bcc.n	800cea8 <__cvt+0xbc>
 800ce98:	9b03      	ldr	r3, [sp, #12]
 800ce9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ce9c:	1bdb      	subs	r3, r3, r7
 800ce9e:	4638      	mov	r0, r7
 800cea0:	6013      	str	r3, [r2, #0]
 800cea2:	b004      	add	sp, #16
 800cea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cea8:	1c59      	adds	r1, r3, #1
 800ceaa:	9103      	str	r1, [sp, #12]
 800ceac:	701a      	strb	r2, [r3, #0]
 800ceae:	e7f0      	b.n	800ce92 <__cvt+0xa6>

0800ceb0 <__exponent>:
 800ceb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ceb2:	4603      	mov	r3, r0
 800ceb4:	2900      	cmp	r1, #0
 800ceb6:	bfb8      	it	lt
 800ceb8:	4249      	neglt	r1, r1
 800ceba:	f803 2b02 	strb.w	r2, [r3], #2
 800cebe:	bfb4      	ite	lt
 800cec0:	222d      	movlt	r2, #45	; 0x2d
 800cec2:	222b      	movge	r2, #43	; 0x2b
 800cec4:	2909      	cmp	r1, #9
 800cec6:	7042      	strb	r2, [r0, #1]
 800cec8:	dd2a      	ble.n	800cf20 <__exponent+0x70>
 800ceca:	f10d 0407 	add.w	r4, sp, #7
 800cece:	46a4      	mov	ip, r4
 800ced0:	270a      	movs	r7, #10
 800ced2:	46a6      	mov	lr, r4
 800ced4:	460a      	mov	r2, r1
 800ced6:	fb91 f6f7 	sdiv	r6, r1, r7
 800ceda:	fb07 1516 	mls	r5, r7, r6, r1
 800cede:	3530      	adds	r5, #48	; 0x30
 800cee0:	2a63      	cmp	r2, #99	; 0x63
 800cee2:	f104 34ff 	add.w	r4, r4, #4294967295
 800cee6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ceea:	4631      	mov	r1, r6
 800ceec:	dcf1      	bgt.n	800ced2 <__exponent+0x22>
 800ceee:	3130      	adds	r1, #48	; 0x30
 800cef0:	f1ae 0502 	sub.w	r5, lr, #2
 800cef4:	f804 1c01 	strb.w	r1, [r4, #-1]
 800cef8:	1c44      	adds	r4, r0, #1
 800cefa:	4629      	mov	r1, r5
 800cefc:	4561      	cmp	r1, ip
 800cefe:	d30a      	bcc.n	800cf16 <__exponent+0x66>
 800cf00:	f10d 0209 	add.w	r2, sp, #9
 800cf04:	eba2 020e 	sub.w	r2, r2, lr
 800cf08:	4565      	cmp	r5, ip
 800cf0a:	bf88      	it	hi
 800cf0c:	2200      	movhi	r2, #0
 800cf0e:	4413      	add	r3, r2
 800cf10:	1a18      	subs	r0, r3, r0
 800cf12:	b003      	add	sp, #12
 800cf14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf16:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cf1a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800cf1e:	e7ed      	b.n	800cefc <__exponent+0x4c>
 800cf20:	2330      	movs	r3, #48	; 0x30
 800cf22:	3130      	adds	r1, #48	; 0x30
 800cf24:	7083      	strb	r3, [r0, #2]
 800cf26:	70c1      	strb	r1, [r0, #3]
 800cf28:	1d03      	adds	r3, r0, #4
 800cf2a:	e7f1      	b.n	800cf10 <__exponent+0x60>

0800cf2c <_printf_float>:
 800cf2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf30:	ed2d 8b02 	vpush	{d8}
 800cf34:	b08d      	sub	sp, #52	; 0x34
 800cf36:	460c      	mov	r4, r1
 800cf38:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800cf3c:	4616      	mov	r6, r2
 800cf3e:	461f      	mov	r7, r3
 800cf40:	4605      	mov	r5, r0
 800cf42:	f002 fecb 	bl	800fcdc <_localeconv_r>
 800cf46:	f8d0 a000 	ldr.w	sl, [r0]
 800cf4a:	4650      	mov	r0, sl
 800cf4c:	f7f3 f940 	bl	80001d0 <strlen>
 800cf50:	2300      	movs	r3, #0
 800cf52:	930a      	str	r3, [sp, #40]	; 0x28
 800cf54:	6823      	ldr	r3, [r4, #0]
 800cf56:	9305      	str	r3, [sp, #20]
 800cf58:	f8d8 3000 	ldr.w	r3, [r8]
 800cf5c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800cf60:	3307      	adds	r3, #7
 800cf62:	f023 0307 	bic.w	r3, r3, #7
 800cf66:	f103 0208 	add.w	r2, r3, #8
 800cf6a:	f8c8 2000 	str.w	r2, [r8]
 800cf6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf72:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800cf76:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800cf7a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800cf7e:	9307      	str	r3, [sp, #28]
 800cf80:	f8cd 8018 	str.w	r8, [sp, #24]
 800cf84:	ee08 0a10 	vmov	s16, r0
 800cf88:	4b9f      	ldr	r3, [pc, #636]	; (800d208 <_printf_float+0x2dc>)
 800cf8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cf8e:	f04f 32ff 	mov.w	r2, #4294967295
 800cf92:	f7f3 fdcb 	bl	8000b2c <__aeabi_dcmpun>
 800cf96:	bb88      	cbnz	r0, 800cffc <_printf_float+0xd0>
 800cf98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cf9c:	4b9a      	ldr	r3, [pc, #616]	; (800d208 <_printf_float+0x2dc>)
 800cf9e:	f04f 32ff 	mov.w	r2, #4294967295
 800cfa2:	f7f3 fda5 	bl	8000af0 <__aeabi_dcmple>
 800cfa6:	bb48      	cbnz	r0, 800cffc <_printf_float+0xd0>
 800cfa8:	2200      	movs	r2, #0
 800cfaa:	2300      	movs	r3, #0
 800cfac:	4640      	mov	r0, r8
 800cfae:	4649      	mov	r1, r9
 800cfb0:	f7f3 fd94 	bl	8000adc <__aeabi_dcmplt>
 800cfb4:	b110      	cbz	r0, 800cfbc <_printf_float+0x90>
 800cfb6:	232d      	movs	r3, #45	; 0x2d
 800cfb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cfbc:	4b93      	ldr	r3, [pc, #588]	; (800d20c <_printf_float+0x2e0>)
 800cfbe:	4894      	ldr	r0, [pc, #592]	; (800d210 <_printf_float+0x2e4>)
 800cfc0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800cfc4:	bf94      	ite	ls
 800cfc6:	4698      	movls	r8, r3
 800cfc8:	4680      	movhi	r8, r0
 800cfca:	2303      	movs	r3, #3
 800cfcc:	6123      	str	r3, [r4, #16]
 800cfce:	9b05      	ldr	r3, [sp, #20]
 800cfd0:	f023 0204 	bic.w	r2, r3, #4
 800cfd4:	6022      	str	r2, [r4, #0]
 800cfd6:	f04f 0900 	mov.w	r9, #0
 800cfda:	9700      	str	r7, [sp, #0]
 800cfdc:	4633      	mov	r3, r6
 800cfde:	aa0b      	add	r2, sp, #44	; 0x2c
 800cfe0:	4621      	mov	r1, r4
 800cfe2:	4628      	mov	r0, r5
 800cfe4:	f000 f9d8 	bl	800d398 <_printf_common>
 800cfe8:	3001      	adds	r0, #1
 800cfea:	f040 8090 	bne.w	800d10e <_printf_float+0x1e2>
 800cfee:	f04f 30ff 	mov.w	r0, #4294967295
 800cff2:	b00d      	add	sp, #52	; 0x34
 800cff4:	ecbd 8b02 	vpop	{d8}
 800cff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cffc:	4642      	mov	r2, r8
 800cffe:	464b      	mov	r3, r9
 800d000:	4640      	mov	r0, r8
 800d002:	4649      	mov	r1, r9
 800d004:	f7f3 fd92 	bl	8000b2c <__aeabi_dcmpun>
 800d008:	b140      	cbz	r0, 800d01c <_printf_float+0xf0>
 800d00a:	464b      	mov	r3, r9
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	bfbc      	itt	lt
 800d010:	232d      	movlt	r3, #45	; 0x2d
 800d012:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800d016:	487f      	ldr	r0, [pc, #508]	; (800d214 <_printf_float+0x2e8>)
 800d018:	4b7f      	ldr	r3, [pc, #508]	; (800d218 <_printf_float+0x2ec>)
 800d01a:	e7d1      	b.n	800cfc0 <_printf_float+0x94>
 800d01c:	6863      	ldr	r3, [r4, #4]
 800d01e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800d022:	9206      	str	r2, [sp, #24]
 800d024:	1c5a      	adds	r2, r3, #1
 800d026:	d13f      	bne.n	800d0a8 <_printf_float+0x17c>
 800d028:	2306      	movs	r3, #6
 800d02a:	6063      	str	r3, [r4, #4]
 800d02c:	9b05      	ldr	r3, [sp, #20]
 800d02e:	6861      	ldr	r1, [r4, #4]
 800d030:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800d034:	2300      	movs	r3, #0
 800d036:	9303      	str	r3, [sp, #12]
 800d038:	ab0a      	add	r3, sp, #40	; 0x28
 800d03a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800d03e:	ab09      	add	r3, sp, #36	; 0x24
 800d040:	ec49 8b10 	vmov	d0, r8, r9
 800d044:	9300      	str	r3, [sp, #0]
 800d046:	6022      	str	r2, [r4, #0]
 800d048:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d04c:	4628      	mov	r0, r5
 800d04e:	f7ff fecd 	bl	800cdec <__cvt>
 800d052:	9b06      	ldr	r3, [sp, #24]
 800d054:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d056:	2b47      	cmp	r3, #71	; 0x47
 800d058:	4680      	mov	r8, r0
 800d05a:	d108      	bne.n	800d06e <_printf_float+0x142>
 800d05c:	1cc8      	adds	r0, r1, #3
 800d05e:	db02      	blt.n	800d066 <_printf_float+0x13a>
 800d060:	6863      	ldr	r3, [r4, #4]
 800d062:	4299      	cmp	r1, r3
 800d064:	dd41      	ble.n	800d0ea <_printf_float+0x1be>
 800d066:	f1ab 0b02 	sub.w	fp, fp, #2
 800d06a:	fa5f fb8b 	uxtb.w	fp, fp
 800d06e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d072:	d820      	bhi.n	800d0b6 <_printf_float+0x18a>
 800d074:	3901      	subs	r1, #1
 800d076:	465a      	mov	r2, fp
 800d078:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d07c:	9109      	str	r1, [sp, #36]	; 0x24
 800d07e:	f7ff ff17 	bl	800ceb0 <__exponent>
 800d082:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d084:	1813      	adds	r3, r2, r0
 800d086:	2a01      	cmp	r2, #1
 800d088:	4681      	mov	r9, r0
 800d08a:	6123      	str	r3, [r4, #16]
 800d08c:	dc02      	bgt.n	800d094 <_printf_float+0x168>
 800d08e:	6822      	ldr	r2, [r4, #0]
 800d090:	07d2      	lsls	r2, r2, #31
 800d092:	d501      	bpl.n	800d098 <_printf_float+0x16c>
 800d094:	3301      	adds	r3, #1
 800d096:	6123      	str	r3, [r4, #16]
 800d098:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d09c      	beq.n	800cfda <_printf_float+0xae>
 800d0a0:	232d      	movs	r3, #45	; 0x2d
 800d0a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d0a6:	e798      	b.n	800cfda <_printf_float+0xae>
 800d0a8:	9a06      	ldr	r2, [sp, #24]
 800d0aa:	2a47      	cmp	r2, #71	; 0x47
 800d0ac:	d1be      	bne.n	800d02c <_printf_float+0x100>
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d1bc      	bne.n	800d02c <_printf_float+0x100>
 800d0b2:	2301      	movs	r3, #1
 800d0b4:	e7b9      	b.n	800d02a <_printf_float+0xfe>
 800d0b6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800d0ba:	d118      	bne.n	800d0ee <_printf_float+0x1c2>
 800d0bc:	2900      	cmp	r1, #0
 800d0be:	6863      	ldr	r3, [r4, #4]
 800d0c0:	dd0b      	ble.n	800d0da <_printf_float+0x1ae>
 800d0c2:	6121      	str	r1, [r4, #16]
 800d0c4:	b913      	cbnz	r3, 800d0cc <_printf_float+0x1a0>
 800d0c6:	6822      	ldr	r2, [r4, #0]
 800d0c8:	07d0      	lsls	r0, r2, #31
 800d0ca:	d502      	bpl.n	800d0d2 <_printf_float+0x1a6>
 800d0cc:	3301      	adds	r3, #1
 800d0ce:	440b      	add	r3, r1
 800d0d0:	6123      	str	r3, [r4, #16]
 800d0d2:	65a1      	str	r1, [r4, #88]	; 0x58
 800d0d4:	f04f 0900 	mov.w	r9, #0
 800d0d8:	e7de      	b.n	800d098 <_printf_float+0x16c>
 800d0da:	b913      	cbnz	r3, 800d0e2 <_printf_float+0x1b6>
 800d0dc:	6822      	ldr	r2, [r4, #0]
 800d0de:	07d2      	lsls	r2, r2, #31
 800d0e0:	d501      	bpl.n	800d0e6 <_printf_float+0x1ba>
 800d0e2:	3302      	adds	r3, #2
 800d0e4:	e7f4      	b.n	800d0d0 <_printf_float+0x1a4>
 800d0e6:	2301      	movs	r3, #1
 800d0e8:	e7f2      	b.n	800d0d0 <_printf_float+0x1a4>
 800d0ea:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800d0ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d0f0:	4299      	cmp	r1, r3
 800d0f2:	db05      	blt.n	800d100 <_printf_float+0x1d4>
 800d0f4:	6823      	ldr	r3, [r4, #0]
 800d0f6:	6121      	str	r1, [r4, #16]
 800d0f8:	07d8      	lsls	r0, r3, #31
 800d0fa:	d5ea      	bpl.n	800d0d2 <_printf_float+0x1a6>
 800d0fc:	1c4b      	adds	r3, r1, #1
 800d0fe:	e7e7      	b.n	800d0d0 <_printf_float+0x1a4>
 800d100:	2900      	cmp	r1, #0
 800d102:	bfd4      	ite	le
 800d104:	f1c1 0202 	rsble	r2, r1, #2
 800d108:	2201      	movgt	r2, #1
 800d10a:	4413      	add	r3, r2
 800d10c:	e7e0      	b.n	800d0d0 <_printf_float+0x1a4>
 800d10e:	6823      	ldr	r3, [r4, #0]
 800d110:	055a      	lsls	r2, r3, #21
 800d112:	d407      	bmi.n	800d124 <_printf_float+0x1f8>
 800d114:	6923      	ldr	r3, [r4, #16]
 800d116:	4642      	mov	r2, r8
 800d118:	4631      	mov	r1, r6
 800d11a:	4628      	mov	r0, r5
 800d11c:	47b8      	blx	r7
 800d11e:	3001      	adds	r0, #1
 800d120:	d12c      	bne.n	800d17c <_printf_float+0x250>
 800d122:	e764      	b.n	800cfee <_printf_float+0xc2>
 800d124:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d128:	f240 80e0 	bls.w	800d2ec <_printf_float+0x3c0>
 800d12c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d130:	2200      	movs	r2, #0
 800d132:	2300      	movs	r3, #0
 800d134:	f7f3 fcc8 	bl	8000ac8 <__aeabi_dcmpeq>
 800d138:	2800      	cmp	r0, #0
 800d13a:	d034      	beq.n	800d1a6 <_printf_float+0x27a>
 800d13c:	4a37      	ldr	r2, [pc, #220]	; (800d21c <_printf_float+0x2f0>)
 800d13e:	2301      	movs	r3, #1
 800d140:	4631      	mov	r1, r6
 800d142:	4628      	mov	r0, r5
 800d144:	47b8      	blx	r7
 800d146:	3001      	adds	r0, #1
 800d148:	f43f af51 	beq.w	800cfee <_printf_float+0xc2>
 800d14c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d150:	429a      	cmp	r2, r3
 800d152:	db02      	blt.n	800d15a <_printf_float+0x22e>
 800d154:	6823      	ldr	r3, [r4, #0]
 800d156:	07d8      	lsls	r0, r3, #31
 800d158:	d510      	bpl.n	800d17c <_printf_float+0x250>
 800d15a:	ee18 3a10 	vmov	r3, s16
 800d15e:	4652      	mov	r2, sl
 800d160:	4631      	mov	r1, r6
 800d162:	4628      	mov	r0, r5
 800d164:	47b8      	blx	r7
 800d166:	3001      	adds	r0, #1
 800d168:	f43f af41 	beq.w	800cfee <_printf_float+0xc2>
 800d16c:	f04f 0800 	mov.w	r8, #0
 800d170:	f104 091a 	add.w	r9, r4, #26
 800d174:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d176:	3b01      	subs	r3, #1
 800d178:	4543      	cmp	r3, r8
 800d17a:	dc09      	bgt.n	800d190 <_printf_float+0x264>
 800d17c:	6823      	ldr	r3, [r4, #0]
 800d17e:	079b      	lsls	r3, r3, #30
 800d180:	f100 8105 	bmi.w	800d38e <_printf_float+0x462>
 800d184:	68e0      	ldr	r0, [r4, #12]
 800d186:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d188:	4298      	cmp	r0, r3
 800d18a:	bfb8      	it	lt
 800d18c:	4618      	movlt	r0, r3
 800d18e:	e730      	b.n	800cff2 <_printf_float+0xc6>
 800d190:	2301      	movs	r3, #1
 800d192:	464a      	mov	r2, r9
 800d194:	4631      	mov	r1, r6
 800d196:	4628      	mov	r0, r5
 800d198:	47b8      	blx	r7
 800d19a:	3001      	adds	r0, #1
 800d19c:	f43f af27 	beq.w	800cfee <_printf_float+0xc2>
 800d1a0:	f108 0801 	add.w	r8, r8, #1
 800d1a4:	e7e6      	b.n	800d174 <_printf_float+0x248>
 800d1a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	dc39      	bgt.n	800d220 <_printf_float+0x2f4>
 800d1ac:	4a1b      	ldr	r2, [pc, #108]	; (800d21c <_printf_float+0x2f0>)
 800d1ae:	2301      	movs	r3, #1
 800d1b0:	4631      	mov	r1, r6
 800d1b2:	4628      	mov	r0, r5
 800d1b4:	47b8      	blx	r7
 800d1b6:	3001      	adds	r0, #1
 800d1b8:	f43f af19 	beq.w	800cfee <_printf_float+0xc2>
 800d1bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d1c0:	4313      	orrs	r3, r2
 800d1c2:	d102      	bne.n	800d1ca <_printf_float+0x29e>
 800d1c4:	6823      	ldr	r3, [r4, #0]
 800d1c6:	07d9      	lsls	r1, r3, #31
 800d1c8:	d5d8      	bpl.n	800d17c <_printf_float+0x250>
 800d1ca:	ee18 3a10 	vmov	r3, s16
 800d1ce:	4652      	mov	r2, sl
 800d1d0:	4631      	mov	r1, r6
 800d1d2:	4628      	mov	r0, r5
 800d1d4:	47b8      	blx	r7
 800d1d6:	3001      	adds	r0, #1
 800d1d8:	f43f af09 	beq.w	800cfee <_printf_float+0xc2>
 800d1dc:	f04f 0900 	mov.w	r9, #0
 800d1e0:	f104 0a1a 	add.w	sl, r4, #26
 800d1e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1e6:	425b      	negs	r3, r3
 800d1e8:	454b      	cmp	r3, r9
 800d1ea:	dc01      	bgt.n	800d1f0 <_printf_float+0x2c4>
 800d1ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d1ee:	e792      	b.n	800d116 <_printf_float+0x1ea>
 800d1f0:	2301      	movs	r3, #1
 800d1f2:	4652      	mov	r2, sl
 800d1f4:	4631      	mov	r1, r6
 800d1f6:	4628      	mov	r0, r5
 800d1f8:	47b8      	blx	r7
 800d1fa:	3001      	adds	r0, #1
 800d1fc:	f43f aef7 	beq.w	800cfee <_printf_float+0xc2>
 800d200:	f109 0901 	add.w	r9, r9, #1
 800d204:	e7ee      	b.n	800d1e4 <_printf_float+0x2b8>
 800d206:	bf00      	nop
 800d208:	7fefffff 	.word	0x7fefffff
 800d20c:	080219fc 	.word	0x080219fc
 800d210:	08021a00 	.word	0x08021a00
 800d214:	08021a08 	.word	0x08021a08
 800d218:	08021a04 	.word	0x08021a04
 800d21c:	08021a0c 	.word	0x08021a0c
 800d220:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d222:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d224:	429a      	cmp	r2, r3
 800d226:	bfa8      	it	ge
 800d228:	461a      	movge	r2, r3
 800d22a:	2a00      	cmp	r2, #0
 800d22c:	4691      	mov	r9, r2
 800d22e:	dc37      	bgt.n	800d2a0 <_printf_float+0x374>
 800d230:	f04f 0b00 	mov.w	fp, #0
 800d234:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d238:	f104 021a 	add.w	r2, r4, #26
 800d23c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d23e:	9305      	str	r3, [sp, #20]
 800d240:	eba3 0309 	sub.w	r3, r3, r9
 800d244:	455b      	cmp	r3, fp
 800d246:	dc33      	bgt.n	800d2b0 <_printf_float+0x384>
 800d248:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d24c:	429a      	cmp	r2, r3
 800d24e:	db3b      	blt.n	800d2c8 <_printf_float+0x39c>
 800d250:	6823      	ldr	r3, [r4, #0]
 800d252:	07da      	lsls	r2, r3, #31
 800d254:	d438      	bmi.n	800d2c8 <_printf_float+0x39c>
 800d256:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d258:	9a05      	ldr	r2, [sp, #20]
 800d25a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d25c:	1a9a      	subs	r2, r3, r2
 800d25e:	eba3 0901 	sub.w	r9, r3, r1
 800d262:	4591      	cmp	r9, r2
 800d264:	bfa8      	it	ge
 800d266:	4691      	movge	r9, r2
 800d268:	f1b9 0f00 	cmp.w	r9, #0
 800d26c:	dc35      	bgt.n	800d2da <_printf_float+0x3ae>
 800d26e:	f04f 0800 	mov.w	r8, #0
 800d272:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d276:	f104 0a1a 	add.w	sl, r4, #26
 800d27a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d27e:	1a9b      	subs	r3, r3, r2
 800d280:	eba3 0309 	sub.w	r3, r3, r9
 800d284:	4543      	cmp	r3, r8
 800d286:	f77f af79 	ble.w	800d17c <_printf_float+0x250>
 800d28a:	2301      	movs	r3, #1
 800d28c:	4652      	mov	r2, sl
 800d28e:	4631      	mov	r1, r6
 800d290:	4628      	mov	r0, r5
 800d292:	47b8      	blx	r7
 800d294:	3001      	adds	r0, #1
 800d296:	f43f aeaa 	beq.w	800cfee <_printf_float+0xc2>
 800d29a:	f108 0801 	add.w	r8, r8, #1
 800d29e:	e7ec      	b.n	800d27a <_printf_float+0x34e>
 800d2a0:	4613      	mov	r3, r2
 800d2a2:	4631      	mov	r1, r6
 800d2a4:	4642      	mov	r2, r8
 800d2a6:	4628      	mov	r0, r5
 800d2a8:	47b8      	blx	r7
 800d2aa:	3001      	adds	r0, #1
 800d2ac:	d1c0      	bne.n	800d230 <_printf_float+0x304>
 800d2ae:	e69e      	b.n	800cfee <_printf_float+0xc2>
 800d2b0:	2301      	movs	r3, #1
 800d2b2:	4631      	mov	r1, r6
 800d2b4:	4628      	mov	r0, r5
 800d2b6:	9205      	str	r2, [sp, #20]
 800d2b8:	47b8      	blx	r7
 800d2ba:	3001      	adds	r0, #1
 800d2bc:	f43f ae97 	beq.w	800cfee <_printf_float+0xc2>
 800d2c0:	9a05      	ldr	r2, [sp, #20]
 800d2c2:	f10b 0b01 	add.w	fp, fp, #1
 800d2c6:	e7b9      	b.n	800d23c <_printf_float+0x310>
 800d2c8:	ee18 3a10 	vmov	r3, s16
 800d2cc:	4652      	mov	r2, sl
 800d2ce:	4631      	mov	r1, r6
 800d2d0:	4628      	mov	r0, r5
 800d2d2:	47b8      	blx	r7
 800d2d4:	3001      	adds	r0, #1
 800d2d6:	d1be      	bne.n	800d256 <_printf_float+0x32a>
 800d2d8:	e689      	b.n	800cfee <_printf_float+0xc2>
 800d2da:	9a05      	ldr	r2, [sp, #20]
 800d2dc:	464b      	mov	r3, r9
 800d2de:	4442      	add	r2, r8
 800d2e0:	4631      	mov	r1, r6
 800d2e2:	4628      	mov	r0, r5
 800d2e4:	47b8      	blx	r7
 800d2e6:	3001      	adds	r0, #1
 800d2e8:	d1c1      	bne.n	800d26e <_printf_float+0x342>
 800d2ea:	e680      	b.n	800cfee <_printf_float+0xc2>
 800d2ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d2ee:	2a01      	cmp	r2, #1
 800d2f0:	dc01      	bgt.n	800d2f6 <_printf_float+0x3ca>
 800d2f2:	07db      	lsls	r3, r3, #31
 800d2f4:	d538      	bpl.n	800d368 <_printf_float+0x43c>
 800d2f6:	2301      	movs	r3, #1
 800d2f8:	4642      	mov	r2, r8
 800d2fa:	4631      	mov	r1, r6
 800d2fc:	4628      	mov	r0, r5
 800d2fe:	47b8      	blx	r7
 800d300:	3001      	adds	r0, #1
 800d302:	f43f ae74 	beq.w	800cfee <_printf_float+0xc2>
 800d306:	ee18 3a10 	vmov	r3, s16
 800d30a:	4652      	mov	r2, sl
 800d30c:	4631      	mov	r1, r6
 800d30e:	4628      	mov	r0, r5
 800d310:	47b8      	blx	r7
 800d312:	3001      	adds	r0, #1
 800d314:	f43f ae6b 	beq.w	800cfee <_printf_float+0xc2>
 800d318:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d31c:	2200      	movs	r2, #0
 800d31e:	2300      	movs	r3, #0
 800d320:	f7f3 fbd2 	bl	8000ac8 <__aeabi_dcmpeq>
 800d324:	b9d8      	cbnz	r0, 800d35e <_printf_float+0x432>
 800d326:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d328:	f108 0201 	add.w	r2, r8, #1
 800d32c:	3b01      	subs	r3, #1
 800d32e:	4631      	mov	r1, r6
 800d330:	4628      	mov	r0, r5
 800d332:	47b8      	blx	r7
 800d334:	3001      	adds	r0, #1
 800d336:	d10e      	bne.n	800d356 <_printf_float+0x42a>
 800d338:	e659      	b.n	800cfee <_printf_float+0xc2>
 800d33a:	2301      	movs	r3, #1
 800d33c:	4652      	mov	r2, sl
 800d33e:	4631      	mov	r1, r6
 800d340:	4628      	mov	r0, r5
 800d342:	47b8      	blx	r7
 800d344:	3001      	adds	r0, #1
 800d346:	f43f ae52 	beq.w	800cfee <_printf_float+0xc2>
 800d34a:	f108 0801 	add.w	r8, r8, #1
 800d34e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d350:	3b01      	subs	r3, #1
 800d352:	4543      	cmp	r3, r8
 800d354:	dcf1      	bgt.n	800d33a <_printf_float+0x40e>
 800d356:	464b      	mov	r3, r9
 800d358:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d35c:	e6dc      	b.n	800d118 <_printf_float+0x1ec>
 800d35e:	f04f 0800 	mov.w	r8, #0
 800d362:	f104 0a1a 	add.w	sl, r4, #26
 800d366:	e7f2      	b.n	800d34e <_printf_float+0x422>
 800d368:	2301      	movs	r3, #1
 800d36a:	4642      	mov	r2, r8
 800d36c:	e7df      	b.n	800d32e <_printf_float+0x402>
 800d36e:	2301      	movs	r3, #1
 800d370:	464a      	mov	r2, r9
 800d372:	4631      	mov	r1, r6
 800d374:	4628      	mov	r0, r5
 800d376:	47b8      	blx	r7
 800d378:	3001      	adds	r0, #1
 800d37a:	f43f ae38 	beq.w	800cfee <_printf_float+0xc2>
 800d37e:	f108 0801 	add.w	r8, r8, #1
 800d382:	68e3      	ldr	r3, [r4, #12]
 800d384:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d386:	1a5b      	subs	r3, r3, r1
 800d388:	4543      	cmp	r3, r8
 800d38a:	dcf0      	bgt.n	800d36e <_printf_float+0x442>
 800d38c:	e6fa      	b.n	800d184 <_printf_float+0x258>
 800d38e:	f04f 0800 	mov.w	r8, #0
 800d392:	f104 0919 	add.w	r9, r4, #25
 800d396:	e7f4      	b.n	800d382 <_printf_float+0x456>

0800d398 <_printf_common>:
 800d398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d39c:	4616      	mov	r6, r2
 800d39e:	4699      	mov	r9, r3
 800d3a0:	688a      	ldr	r2, [r1, #8]
 800d3a2:	690b      	ldr	r3, [r1, #16]
 800d3a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d3a8:	4293      	cmp	r3, r2
 800d3aa:	bfb8      	it	lt
 800d3ac:	4613      	movlt	r3, r2
 800d3ae:	6033      	str	r3, [r6, #0]
 800d3b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d3b4:	4607      	mov	r7, r0
 800d3b6:	460c      	mov	r4, r1
 800d3b8:	b10a      	cbz	r2, 800d3be <_printf_common+0x26>
 800d3ba:	3301      	adds	r3, #1
 800d3bc:	6033      	str	r3, [r6, #0]
 800d3be:	6823      	ldr	r3, [r4, #0]
 800d3c0:	0699      	lsls	r1, r3, #26
 800d3c2:	bf42      	ittt	mi
 800d3c4:	6833      	ldrmi	r3, [r6, #0]
 800d3c6:	3302      	addmi	r3, #2
 800d3c8:	6033      	strmi	r3, [r6, #0]
 800d3ca:	6825      	ldr	r5, [r4, #0]
 800d3cc:	f015 0506 	ands.w	r5, r5, #6
 800d3d0:	d106      	bne.n	800d3e0 <_printf_common+0x48>
 800d3d2:	f104 0a19 	add.w	sl, r4, #25
 800d3d6:	68e3      	ldr	r3, [r4, #12]
 800d3d8:	6832      	ldr	r2, [r6, #0]
 800d3da:	1a9b      	subs	r3, r3, r2
 800d3dc:	42ab      	cmp	r3, r5
 800d3de:	dc26      	bgt.n	800d42e <_printf_common+0x96>
 800d3e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d3e4:	1e13      	subs	r3, r2, #0
 800d3e6:	6822      	ldr	r2, [r4, #0]
 800d3e8:	bf18      	it	ne
 800d3ea:	2301      	movne	r3, #1
 800d3ec:	0692      	lsls	r2, r2, #26
 800d3ee:	d42b      	bmi.n	800d448 <_printf_common+0xb0>
 800d3f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d3f4:	4649      	mov	r1, r9
 800d3f6:	4638      	mov	r0, r7
 800d3f8:	47c0      	blx	r8
 800d3fa:	3001      	adds	r0, #1
 800d3fc:	d01e      	beq.n	800d43c <_printf_common+0xa4>
 800d3fe:	6823      	ldr	r3, [r4, #0]
 800d400:	68e5      	ldr	r5, [r4, #12]
 800d402:	6832      	ldr	r2, [r6, #0]
 800d404:	f003 0306 	and.w	r3, r3, #6
 800d408:	2b04      	cmp	r3, #4
 800d40a:	bf08      	it	eq
 800d40c:	1aad      	subeq	r5, r5, r2
 800d40e:	68a3      	ldr	r3, [r4, #8]
 800d410:	6922      	ldr	r2, [r4, #16]
 800d412:	bf0c      	ite	eq
 800d414:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d418:	2500      	movne	r5, #0
 800d41a:	4293      	cmp	r3, r2
 800d41c:	bfc4      	itt	gt
 800d41e:	1a9b      	subgt	r3, r3, r2
 800d420:	18ed      	addgt	r5, r5, r3
 800d422:	2600      	movs	r6, #0
 800d424:	341a      	adds	r4, #26
 800d426:	42b5      	cmp	r5, r6
 800d428:	d11a      	bne.n	800d460 <_printf_common+0xc8>
 800d42a:	2000      	movs	r0, #0
 800d42c:	e008      	b.n	800d440 <_printf_common+0xa8>
 800d42e:	2301      	movs	r3, #1
 800d430:	4652      	mov	r2, sl
 800d432:	4649      	mov	r1, r9
 800d434:	4638      	mov	r0, r7
 800d436:	47c0      	blx	r8
 800d438:	3001      	adds	r0, #1
 800d43a:	d103      	bne.n	800d444 <_printf_common+0xac>
 800d43c:	f04f 30ff 	mov.w	r0, #4294967295
 800d440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d444:	3501      	adds	r5, #1
 800d446:	e7c6      	b.n	800d3d6 <_printf_common+0x3e>
 800d448:	18e1      	adds	r1, r4, r3
 800d44a:	1c5a      	adds	r2, r3, #1
 800d44c:	2030      	movs	r0, #48	; 0x30
 800d44e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d452:	4422      	add	r2, r4
 800d454:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d458:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d45c:	3302      	adds	r3, #2
 800d45e:	e7c7      	b.n	800d3f0 <_printf_common+0x58>
 800d460:	2301      	movs	r3, #1
 800d462:	4622      	mov	r2, r4
 800d464:	4649      	mov	r1, r9
 800d466:	4638      	mov	r0, r7
 800d468:	47c0      	blx	r8
 800d46a:	3001      	adds	r0, #1
 800d46c:	d0e6      	beq.n	800d43c <_printf_common+0xa4>
 800d46e:	3601      	adds	r6, #1
 800d470:	e7d9      	b.n	800d426 <_printf_common+0x8e>
	...

0800d474 <_printf_i>:
 800d474:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d478:	7e0f      	ldrb	r7, [r1, #24]
 800d47a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d47c:	2f78      	cmp	r7, #120	; 0x78
 800d47e:	4691      	mov	r9, r2
 800d480:	4680      	mov	r8, r0
 800d482:	460c      	mov	r4, r1
 800d484:	469a      	mov	sl, r3
 800d486:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d48a:	d807      	bhi.n	800d49c <_printf_i+0x28>
 800d48c:	2f62      	cmp	r7, #98	; 0x62
 800d48e:	d80a      	bhi.n	800d4a6 <_printf_i+0x32>
 800d490:	2f00      	cmp	r7, #0
 800d492:	f000 80d8 	beq.w	800d646 <_printf_i+0x1d2>
 800d496:	2f58      	cmp	r7, #88	; 0x58
 800d498:	f000 80a3 	beq.w	800d5e2 <_printf_i+0x16e>
 800d49c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d4a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d4a4:	e03a      	b.n	800d51c <_printf_i+0xa8>
 800d4a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d4aa:	2b15      	cmp	r3, #21
 800d4ac:	d8f6      	bhi.n	800d49c <_printf_i+0x28>
 800d4ae:	a101      	add	r1, pc, #4	; (adr r1, 800d4b4 <_printf_i+0x40>)
 800d4b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d4b4:	0800d50d 	.word	0x0800d50d
 800d4b8:	0800d521 	.word	0x0800d521
 800d4bc:	0800d49d 	.word	0x0800d49d
 800d4c0:	0800d49d 	.word	0x0800d49d
 800d4c4:	0800d49d 	.word	0x0800d49d
 800d4c8:	0800d49d 	.word	0x0800d49d
 800d4cc:	0800d521 	.word	0x0800d521
 800d4d0:	0800d49d 	.word	0x0800d49d
 800d4d4:	0800d49d 	.word	0x0800d49d
 800d4d8:	0800d49d 	.word	0x0800d49d
 800d4dc:	0800d49d 	.word	0x0800d49d
 800d4e0:	0800d62d 	.word	0x0800d62d
 800d4e4:	0800d551 	.word	0x0800d551
 800d4e8:	0800d60f 	.word	0x0800d60f
 800d4ec:	0800d49d 	.word	0x0800d49d
 800d4f0:	0800d49d 	.word	0x0800d49d
 800d4f4:	0800d64f 	.word	0x0800d64f
 800d4f8:	0800d49d 	.word	0x0800d49d
 800d4fc:	0800d551 	.word	0x0800d551
 800d500:	0800d49d 	.word	0x0800d49d
 800d504:	0800d49d 	.word	0x0800d49d
 800d508:	0800d617 	.word	0x0800d617
 800d50c:	682b      	ldr	r3, [r5, #0]
 800d50e:	1d1a      	adds	r2, r3, #4
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	602a      	str	r2, [r5, #0]
 800d514:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d518:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d51c:	2301      	movs	r3, #1
 800d51e:	e0a3      	b.n	800d668 <_printf_i+0x1f4>
 800d520:	6820      	ldr	r0, [r4, #0]
 800d522:	6829      	ldr	r1, [r5, #0]
 800d524:	0606      	lsls	r6, r0, #24
 800d526:	f101 0304 	add.w	r3, r1, #4
 800d52a:	d50a      	bpl.n	800d542 <_printf_i+0xce>
 800d52c:	680e      	ldr	r6, [r1, #0]
 800d52e:	602b      	str	r3, [r5, #0]
 800d530:	2e00      	cmp	r6, #0
 800d532:	da03      	bge.n	800d53c <_printf_i+0xc8>
 800d534:	232d      	movs	r3, #45	; 0x2d
 800d536:	4276      	negs	r6, r6
 800d538:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d53c:	485e      	ldr	r0, [pc, #376]	; (800d6b8 <_printf_i+0x244>)
 800d53e:	230a      	movs	r3, #10
 800d540:	e019      	b.n	800d576 <_printf_i+0x102>
 800d542:	680e      	ldr	r6, [r1, #0]
 800d544:	602b      	str	r3, [r5, #0]
 800d546:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d54a:	bf18      	it	ne
 800d54c:	b236      	sxthne	r6, r6
 800d54e:	e7ef      	b.n	800d530 <_printf_i+0xbc>
 800d550:	682b      	ldr	r3, [r5, #0]
 800d552:	6820      	ldr	r0, [r4, #0]
 800d554:	1d19      	adds	r1, r3, #4
 800d556:	6029      	str	r1, [r5, #0]
 800d558:	0601      	lsls	r1, r0, #24
 800d55a:	d501      	bpl.n	800d560 <_printf_i+0xec>
 800d55c:	681e      	ldr	r6, [r3, #0]
 800d55e:	e002      	b.n	800d566 <_printf_i+0xf2>
 800d560:	0646      	lsls	r6, r0, #25
 800d562:	d5fb      	bpl.n	800d55c <_printf_i+0xe8>
 800d564:	881e      	ldrh	r6, [r3, #0]
 800d566:	4854      	ldr	r0, [pc, #336]	; (800d6b8 <_printf_i+0x244>)
 800d568:	2f6f      	cmp	r7, #111	; 0x6f
 800d56a:	bf0c      	ite	eq
 800d56c:	2308      	moveq	r3, #8
 800d56e:	230a      	movne	r3, #10
 800d570:	2100      	movs	r1, #0
 800d572:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d576:	6865      	ldr	r5, [r4, #4]
 800d578:	60a5      	str	r5, [r4, #8]
 800d57a:	2d00      	cmp	r5, #0
 800d57c:	bfa2      	ittt	ge
 800d57e:	6821      	ldrge	r1, [r4, #0]
 800d580:	f021 0104 	bicge.w	r1, r1, #4
 800d584:	6021      	strge	r1, [r4, #0]
 800d586:	b90e      	cbnz	r6, 800d58c <_printf_i+0x118>
 800d588:	2d00      	cmp	r5, #0
 800d58a:	d04d      	beq.n	800d628 <_printf_i+0x1b4>
 800d58c:	4615      	mov	r5, r2
 800d58e:	fbb6 f1f3 	udiv	r1, r6, r3
 800d592:	fb03 6711 	mls	r7, r3, r1, r6
 800d596:	5dc7      	ldrb	r7, [r0, r7]
 800d598:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d59c:	4637      	mov	r7, r6
 800d59e:	42bb      	cmp	r3, r7
 800d5a0:	460e      	mov	r6, r1
 800d5a2:	d9f4      	bls.n	800d58e <_printf_i+0x11a>
 800d5a4:	2b08      	cmp	r3, #8
 800d5a6:	d10b      	bne.n	800d5c0 <_printf_i+0x14c>
 800d5a8:	6823      	ldr	r3, [r4, #0]
 800d5aa:	07de      	lsls	r6, r3, #31
 800d5ac:	d508      	bpl.n	800d5c0 <_printf_i+0x14c>
 800d5ae:	6923      	ldr	r3, [r4, #16]
 800d5b0:	6861      	ldr	r1, [r4, #4]
 800d5b2:	4299      	cmp	r1, r3
 800d5b4:	bfde      	ittt	le
 800d5b6:	2330      	movle	r3, #48	; 0x30
 800d5b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d5bc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d5c0:	1b52      	subs	r2, r2, r5
 800d5c2:	6122      	str	r2, [r4, #16]
 800d5c4:	f8cd a000 	str.w	sl, [sp]
 800d5c8:	464b      	mov	r3, r9
 800d5ca:	aa03      	add	r2, sp, #12
 800d5cc:	4621      	mov	r1, r4
 800d5ce:	4640      	mov	r0, r8
 800d5d0:	f7ff fee2 	bl	800d398 <_printf_common>
 800d5d4:	3001      	adds	r0, #1
 800d5d6:	d14c      	bne.n	800d672 <_printf_i+0x1fe>
 800d5d8:	f04f 30ff 	mov.w	r0, #4294967295
 800d5dc:	b004      	add	sp, #16
 800d5de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5e2:	4835      	ldr	r0, [pc, #212]	; (800d6b8 <_printf_i+0x244>)
 800d5e4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800d5e8:	6829      	ldr	r1, [r5, #0]
 800d5ea:	6823      	ldr	r3, [r4, #0]
 800d5ec:	f851 6b04 	ldr.w	r6, [r1], #4
 800d5f0:	6029      	str	r1, [r5, #0]
 800d5f2:	061d      	lsls	r5, r3, #24
 800d5f4:	d514      	bpl.n	800d620 <_printf_i+0x1ac>
 800d5f6:	07df      	lsls	r7, r3, #31
 800d5f8:	bf44      	itt	mi
 800d5fa:	f043 0320 	orrmi.w	r3, r3, #32
 800d5fe:	6023      	strmi	r3, [r4, #0]
 800d600:	b91e      	cbnz	r6, 800d60a <_printf_i+0x196>
 800d602:	6823      	ldr	r3, [r4, #0]
 800d604:	f023 0320 	bic.w	r3, r3, #32
 800d608:	6023      	str	r3, [r4, #0]
 800d60a:	2310      	movs	r3, #16
 800d60c:	e7b0      	b.n	800d570 <_printf_i+0xfc>
 800d60e:	6823      	ldr	r3, [r4, #0]
 800d610:	f043 0320 	orr.w	r3, r3, #32
 800d614:	6023      	str	r3, [r4, #0]
 800d616:	2378      	movs	r3, #120	; 0x78
 800d618:	4828      	ldr	r0, [pc, #160]	; (800d6bc <_printf_i+0x248>)
 800d61a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d61e:	e7e3      	b.n	800d5e8 <_printf_i+0x174>
 800d620:	0659      	lsls	r1, r3, #25
 800d622:	bf48      	it	mi
 800d624:	b2b6      	uxthmi	r6, r6
 800d626:	e7e6      	b.n	800d5f6 <_printf_i+0x182>
 800d628:	4615      	mov	r5, r2
 800d62a:	e7bb      	b.n	800d5a4 <_printf_i+0x130>
 800d62c:	682b      	ldr	r3, [r5, #0]
 800d62e:	6826      	ldr	r6, [r4, #0]
 800d630:	6961      	ldr	r1, [r4, #20]
 800d632:	1d18      	adds	r0, r3, #4
 800d634:	6028      	str	r0, [r5, #0]
 800d636:	0635      	lsls	r5, r6, #24
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	d501      	bpl.n	800d640 <_printf_i+0x1cc>
 800d63c:	6019      	str	r1, [r3, #0]
 800d63e:	e002      	b.n	800d646 <_printf_i+0x1d2>
 800d640:	0670      	lsls	r0, r6, #25
 800d642:	d5fb      	bpl.n	800d63c <_printf_i+0x1c8>
 800d644:	8019      	strh	r1, [r3, #0]
 800d646:	2300      	movs	r3, #0
 800d648:	6123      	str	r3, [r4, #16]
 800d64a:	4615      	mov	r5, r2
 800d64c:	e7ba      	b.n	800d5c4 <_printf_i+0x150>
 800d64e:	682b      	ldr	r3, [r5, #0]
 800d650:	1d1a      	adds	r2, r3, #4
 800d652:	602a      	str	r2, [r5, #0]
 800d654:	681d      	ldr	r5, [r3, #0]
 800d656:	6862      	ldr	r2, [r4, #4]
 800d658:	2100      	movs	r1, #0
 800d65a:	4628      	mov	r0, r5
 800d65c:	f7f2 fdc0 	bl	80001e0 <memchr>
 800d660:	b108      	cbz	r0, 800d666 <_printf_i+0x1f2>
 800d662:	1b40      	subs	r0, r0, r5
 800d664:	6060      	str	r0, [r4, #4]
 800d666:	6863      	ldr	r3, [r4, #4]
 800d668:	6123      	str	r3, [r4, #16]
 800d66a:	2300      	movs	r3, #0
 800d66c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d670:	e7a8      	b.n	800d5c4 <_printf_i+0x150>
 800d672:	6923      	ldr	r3, [r4, #16]
 800d674:	462a      	mov	r2, r5
 800d676:	4649      	mov	r1, r9
 800d678:	4640      	mov	r0, r8
 800d67a:	47d0      	blx	sl
 800d67c:	3001      	adds	r0, #1
 800d67e:	d0ab      	beq.n	800d5d8 <_printf_i+0x164>
 800d680:	6823      	ldr	r3, [r4, #0]
 800d682:	079b      	lsls	r3, r3, #30
 800d684:	d413      	bmi.n	800d6ae <_printf_i+0x23a>
 800d686:	68e0      	ldr	r0, [r4, #12]
 800d688:	9b03      	ldr	r3, [sp, #12]
 800d68a:	4298      	cmp	r0, r3
 800d68c:	bfb8      	it	lt
 800d68e:	4618      	movlt	r0, r3
 800d690:	e7a4      	b.n	800d5dc <_printf_i+0x168>
 800d692:	2301      	movs	r3, #1
 800d694:	4632      	mov	r2, r6
 800d696:	4649      	mov	r1, r9
 800d698:	4640      	mov	r0, r8
 800d69a:	47d0      	blx	sl
 800d69c:	3001      	adds	r0, #1
 800d69e:	d09b      	beq.n	800d5d8 <_printf_i+0x164>
 800d6a0:	3501      	adds	r5, #1
 800d6a2:	68e3      	ldr	r3, [r4, #12]
 800d6a4:	9903      	ldr	r1, [sp, #12]
 800d6a6:	1a5b      	subs	r3, r3, r1
 800d6a8:	42ab      	cmp	r3, r5
 800d6aa:	dcf2      	bgt.n	800d692 <_printf_i+0x21e>
 800d6ac:	e7eb      	b.n	800d686 <_printf_i+0x212>
 800d6ae:	2500      	movs	r5, #0
 800d6b0:	f104 0619 	add.w	r6, r4, #25
 800d6b4:	e7f5      	b.n	800d6a2 <_printf_i+0x22e>
 800d6b6:	bf00      	nop
 800d6b8:	08021a0e 	.word	0x08021a0e
 800d6bc:	08021a1f 	.word	0x08021a1f

0800d6c0 <_scanf_float>:
 800d6c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6c4:	b087      	sub	sp, #28
 800d6c6:	4617      	mov	r7, r2
 800d6c8:	9303      	str	r3, [sp, #12]
 800d6ca:	688b      	ldr	r3, [r1, #8]
 800d6cc:	1e5a      	subs	r2, r3, #1
 800d6ce:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800d6d2:	bf83      	ittte	hi
 800d6d4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800d6d8:	195b      	addhi	r3, r3, r5
 800d6da:	9302      	strhi	r3, [sp, #8]
 800d6dc:	2300      	movls	r3, #0
 800d6de:	bf86      	itte	hi
 800d6e0:	f240 135d 	movwhi	r3, #349	; 0x15d
 800d6e4:	608b      	strhi	r3, [r1, #8]
 800d6e6:	9302      	strls	r3, [sp, #8]
 800d6e8:	680b      	ldr	r3, [r1, #0]
 800d6ea:	468b      	mov	fp, r1
 800d6ec:	2500      	movs	r5, #0
 800d6ee:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800d6f2:	f84b 3b1c 	str.w	r3, [fp], #28
 800d6f6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d6fa:	4680      	mov	r8, r0
 800d6fc:	460c      	mov	r4, r1
 800d6fe:	465e      	mov	r6, fp
 800d700:	46aa      	mov	sl, r5
 800d702:	46a9      	mov	r9, r5
 800d704:	9501      	str	r5, [sp, #4]
 800d706:	68a2      	ldr	r2, [r4, #8]
 800d708:	b152      	cbz	r2, 800d720 <_scanf_float+0x60>
 800d70a:	683b      	ldr	r3, [r7, #0]
 800d70c:	781b      	ldrb	r3, [r3, #0]
 800d70e:	2b4e      	cmp	r3, #78	; 0x4e
 800d710:	d864      	bhi.n	800d7dc <_scanf_float+0x11c>
 800d712:	2b40      	cmp	r3, #64	; 0x40
 800d714:	d83c      	bhi.n	800d790 <_scanf_float+0xd0>
 800d716:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800d71a:	b2c8      	uxtb	r0, r1
 800d71c:	280e      	cmp	r0, #14
 800d71e:	d93a      	bls.n	800d796 <_scanf_float+0xd6>
 800d720:	f1b9 0f00 	cmp.w	r9, #0
 800d724:	d003      	beq.n	800d72e <_scanf_float+0x6e>
 800d726:	6823      	ldr	r3, [r4, #0]
 800d728:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d72c:	6023      	str	r3, [r4, #0]
 800d72e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d732:	f1ba 0f01 	cmp.w	sl, #1
 800d736:	f200 8113 	bhi.w	800d960 <_scanf_float+0x2a0>
 800d73a:	455e      	cmp	r6, fp
 800d73c:	f200 8105 	bhi.w	800d94a <_scanf_float+0x28a>
 800d740:	2501      	movs	r5, #1
 800d742:	4628      	mov	r0, r5
 800d744:	b007      	add	sp, #28
 800d746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d74a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800d74e:	2a0d      	cmp	r2, #13
 800d750:	d8e6      	bhi.n	800d720 <_scanf_float+0x60>
 800d752:	a101      	add	r1, pc, #4	; (adr r1, 800d758 <_scanf_float+0x98>)
 800d754:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d758:	0800d897 	.word	0x0800d897
 800d75c:	0800d721 	.word	0x0800d721
 800d760:	0800d721 	.word	0x0800d721
 800d764:	0800d721 	.word	0x0800d721
 800d768:	0800d8f7 	.word	0x0800d8f7
 800d76c:	0800d8cf 	.word	0x0800d8cf
 800d770:	0800d721 	.word	0x0800d721
 800d774:	0800d721 	.word	0x0800d721
 800d778:	0800d8a5 	.word	0x0800d8a5
 800d77c:	0800d721 	.word	0x0800d721
 800d780:	0800d721 	.word	0x0800d721
 800d784:	0800d721 	.word	0x0800d721
 800d788:	0800d721 	.word	0x0800d721
 800d78c:	0800d85d 	.word	0x0800d85d
 800d790:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800d794:	e7db      	b.n	800d74e <_scanf_float+0x8e>
 800d796:	290e      	cmp	r1, #14
 800d798:	d8c2      	bhi.n	800d720 <_scanf_float+0x60>
 800d79a:	a001      	add	r0, pc, #4	; (adr r0, 800d7a0 <_scanf_float+0xe0>)
 800d79c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d7a0:	0800d84f 	.word	0x0800d84f
 800d7a4:	0800d721 	.word	0x0800d721
 800d7a8:	0800d84f 	.word	0x0800d84f
 800d7ac:	0800d8e3 	.word	0x0800d8e3
 800d7b0:	0800d721 	.word	0x0800d721
 800d7b4:	0800d7fd 	.word	0x0800d7fd
 800d7b8:	0800d839 	.word	0x0800d839
 800d7bc:	0800d839 	.word	0x0800d839
 800d7c0:	0800d839 	.word	0x0800d839
 800d7c4:	0800d839 	.word	0x0800d839
 800d7c8:	0800d839 	.word	0x0800d839
 800d7cc:	0800d839 	.word	0x0800d839
 800d7d0:	0800d839 	.word	0x0800d839
 800d7d4:	0800d839 	.word	0x0800d839
 800d7d8:	0800d839 	.word	0x0800d839
 800d7dc:	2b6e      	cmp	r3, #110	; 0x6e
 800d7de:	d809      	bhi.n	800d7f4 <_scanf_float+0x134>
 800d7e0:	2b60      	cmp	r3, #96	; 0x60
 800d7e2:	d8b2      	bhi.n	800d74a <_scanf_float+0x8a>
 800d7e4:	2b54      	cmp	r3, #84	; 0x54
 800d7e6:	d077      	beq.n	800d8d8 <_scanf_float+0x218>
 800d7e8:	2b59      	cmp	r3, #89	; 0x59
 800d7ea:	d199      	bne.n	800d720 <_scanf_float+0x60>
 800d7ec:	2d07      	cmp	r5, #7
 800d7ee:	d197      	bne.n	800d720 <_scanf_float+0x60>
 800d7f0:	2508      	movs	r5, #8
 800d7f2:	e029      	b.n	800d848 <_scanf_float+0x188>
 800d7f4:	2b74      	cmp	r3, #116	; 0x74
 800d7f6:	d06f      	beq.n	800d8d8 <_scanf_float+0x218>
 800d7f8:	2b79      	cmp	r3, #121	; 0x79
 800d7fa:	e7f6      	b.n	800d7ea <_scanf_float+0x12a>
 800d7fc:	6821      	ldr	r1, [r4, #0]
 800d7fe:	05c8      	lsls	r0, r1, #23
 800d800:	d51a      	bpl.n	800d838 <_scanf_float+0x178>
 800d802:	9b02      	ldr	r3, [sp, #8]
 800d804:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800d808:	6021      	str	r1, [r4, #0]
 800d80a:	f109 0901 	add.w	r9, r9, #1
 800d80e:	b11b      	cbz	r3, 800d818 <_scanf_float+0x158>
 800d810:	3b01      	subs	r3, #1
 800d812:	3201      	adds	r2, #1
 800d814:	9302      	str	r3, [sp, #8]
 800d816:	60a2      	str	r2, [r4, #8]
 800d818:	68a3      	ldr	r3, [r4, #8]
 800d81a:	3b01      	subs	r3, #1
 800d81c:	60a3      	str	r3, [r4, #8]
 800d81e:	6923      	ldr	r3, [r4, #16]
 800d820:	3301      	adds	r3, #1
 800d822:	6123      	str	r3, [r4, #16]
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	3b01      	subs	r3, #1
 800d828:	2b00      	cmp	r3, #0
 800d82a:	607b      	str	r3, [r7, #4]
 800d82c:	f340 8084 	ble.w	800d938 <_scanf_float+0x278>
 800d830:	683b      	ldr	r3, [r7, #0]
 800d832:	3301      	adds	r3, #1
 800d834:	603b      	str	r3, [r7, #0]
 800d836:	e766      	b.n	800d706 <_scanf_float+0x46>
 800d838:	eb1a 0f05 	cmn.w	sl, r5
 800d83c:	f47f af70 	bne.w	800d720 <_scanf_float+0x60>
 800d840:	6822      	ldr	r2, [r4, #0]
 800d842:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800d846:	6022      	str	r2, [r4, #0]
 800d848:	f806 3b01 	strb.w	r3, [r6], #1
 800d84c:	e7e4      	b.n	800d818 <_scanf_float+0x158>
 800d84e:	6822      	ldr	r2, [r4, #0]
 800d850:	0610      	lsls	r0, r2, #24
 800d852:	f57f af65 	bpl.w	800d720 <_scanf_float+0x60>
 800d856:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d85a:	e7f4      	b.n	800d846 <_scanf_float+0x186>
 800d85c:	f1ba 0f00 	cmp.w	sl, #0
 800d860:	d10e      	bne.n	800d880 <_scanf_float+0x1c0>
 800d862:	f1b9 0f00 	cmp.w	r9, #0
 800d866:	d10e      	bne.n	800d886 <_scanf_float+0x1c6>
 800d868:	6822      	ldr	r2, [r4, #0]
 800d86a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800d86e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800d872:	d108      	bne.n	800d886 <_scanf_float+0x1c6>
 800d874:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800d878:	6022      	str	r2, [r4, #0]
 800d87a:	f04f 0a01 	mov.w	sl, #1
 800d87e:	e7e3      	b.n	800d848 <_scanf_float+0x188>
 800d880:	f1ba 0f02 	cmp.w	sl, #2
 800d884:	d055      	beq.n	800d932 <_scanf_float+0x272>
 800d886:	2d01      	cmp	r5, #1
 800d888:	d002      	beq.n	800d890 <_scanf_float+0x1d0>
 800d88a:	2d04      	cmp	r5, #4
 800d88c:	f47f af48 	bne.w	800d720 <_scanf_float+0x60>
 800d890:	3501      	adds	r5, #1
 800d892:	b2ed      	uxtb	r5, r5
 800d894:	e7d8      	b.n	800d848 <_scanf_float+0x188>
 800d896:	f1ba 0f01 	cmp.w	sl, #1
 800d89a:	f47f af41 	bne.w	800d720 <_scanf_float+0x60>
 800d89e:	f04f 0a02 	mov.w	sl, #2
 800d8a2:	e7d1      	b.n	800d848 <_scanf_float+0x188>
 800d8a4:	b97d      	cbnz	r5, 800d8c6 <_scanf_float+0x206>
 800d8a6:	f1b9 0f00 	cmp.w	r9, #0
 800d8aa:	f47f af3c 	bne.w	800d726 <_scanf_float+0x66>
 800d8ae:	6822      	ldr	r2, [r4, #0]
 800d8b0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800d8b4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800d8b8:	f47f af39 	bne.w	800d72e <_scanf_float+0x6e>
 800d8bc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800d8c0:	6022      	str	r2, [r4, #0]
 800d8c2:	2501      	movs	r5, #1
 800d8c4:	e7c0      	b.n	800d848 <_scanf_float+0x188>
 800d8c6:	2d03      	cmp	r5, #3
 800d8c8:	d0e2      	beq.n	800d890 <_scanf_float+0x1d0>
 800d8ca:	2d05      	cmp	r5, #5
 800d8cc:	e7de      	b.n	800d88c <_scanf_float+0x1cc>
 800d8ce:	2d02      	cmp	r5, #2
 800d8d0:	f47f af26 	bne.w	800d720 <_scanf_float+0x60>
 800d8d4:	2503      	movs	r5, #3
 800d8d6:	e7b7      	b.n	800d848 <_scanf_float+0x188>
 800d8d8:	2d06      	cmp	r5, #6
 800d8da:	f47f af21 	bne.w	800d720 <_scanf_float+0x60>
 800d8de:	2507      	movs	r5, #7
 800d8e0:	e7b2      	b.n	800d848 <_scanf_float+0x188>
 800d8e2:	6822      	ldr	r2, [r4, #0]
 800d8e4:	0591      	lsls	r1, r2, #22
 800d8e6:	f57f af1b 	bpl.w	800d720 <_scanf_float+0x60>
 800d8ea:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800d8ee:	6022      	str	r2, [r4, #0]
 800d8f0:	f8cd 9004 	str.w	r9, [sp, #4]
 800d8f4:	e7a8      	b.n	800d848 <_scanf_float+0x188>
 800d8f6:	6822      	ldr	r2, [r4, #0]
 800d8f8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800d8fc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800d900:	d006      	beq.n	800d910 <_scanf_float+0x250>
 800d902:	0550      	lsls	r0, r2, #21
 800d904:	f57f af0c 	bpl.w	800d720 <_scanf_float+0x60>
 800d908:	f1b9 0f00 	cmp.w	r9, #0
 800d90c:	f43f af0f 	beq.w	800d72e <_scanf_float+0x6e>
 800d910:	0591      	lsls	r1, r2, #22
 800d912:	bf58      	it	pl
 800d914:	9901      	ldrpl	r1, [sp, #4]
 800d916:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800d91a:	bf58      	it	pl
 800d91c:	eba9 0101 	subpl.w	r1, r9, r1
 800d920:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800d924:	bf58      	it	pl
 800d926:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d92a:	6022      	str	r2, [r4, #0]
 800d92c:	f04f 0900 	mov.w	r9, #0
 800d930:	e78a      	b.n	800d848 <_scanf_float+0x188>
 800d932:	f04f 0a03 	mov.w	sl, #3
 800d936:	e787      	b.n	800d848 <_scanf_float+0x188>
 800d938:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d93c:	4639      	mov	r1, r7
 800d93e:	4640      	mov	r0, r8
 800d940:	4798      	blx	r3
 800d942:	2800      	cmp	r0, #0
 800d944:	f43f aedf 	beq.w	800d706 <_scanf_float+0x46>
 800d948:	e6ea      	b.n	800d720 <_scanf_float+0x60>
 800d94a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d94e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d952:	463a      	mov	r2, r7
 800d954:	4640      	mov	r0, r8
 800d956:	4798      	blx	r3
 800d958:	6923      	ldr	r3, [r4, #16]
 800d95a:	3b01      	subs	r3, #1
 800d95c:	6123      	str	r3, [r4, #16]
 800d95e:	e6ec      	b.n	800d73a <_scanf_float+0x7a>
 800d960:	1e6b      	subs	r3, r5, #1
 800d962:	2b06      	cmp	r3, #6
 800d964:	d825      	bhi.n	800d9b2 <_scanf_float+0x2f2>
 800d966:	2d02      	cmp	r5, #2
 800d968:	d836      	bhi.n	800d9d8 <_scanf_float+0x318>
 800d96a:	455e      	cmp	r6, fp
 800d96c:	f67f aee8 	bls.w	800d740 <_scanf_float+0x80>
 800d970:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d974:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d978:	463a      	mov	r2, r7
 800d97a:	4640      	mov	r0, r8
 800d97c:	4798      	blx	r3
 800d97e:	6923      	ldr	r3, [r4, #16]
 800d980:	3b01      	subs	r3, #1
 800d982:	6123      	str	r3, [r4, #16]
 800d984:	e7f1      	b.n	800d96a <_scanf_float+0x2aa>
 800d986:	9802      	ldr	r0, [sp, #8]
 800d988:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d98c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800d990:	9002      	str	r0, [sp, #8]
 800d992:	463a      	mov	r2, r7
 800d994:	4640      	mov	r0, r8
 800d996:	4798      	blx	r3
 800d998:	6923      	ldr	r3, [r4, #16]
 800d99a:	3b01      	subs	r3, #1
 800d99c:	6123      	str	r3, [r4, #16]
 800d99e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d9a2:	fa5f fa8a 	uxtb.w	sl, sl
 800d9a6:	f1ba 0f02 	cmp.w	sl, #2
 800d9aa:	d1ec      	bne.n	800d986 <_scanf_float+0x2c6>
 800d9ac:	3d03      	subs	r5, #3
 800d9ae:	b2ed      	uxtb	r5, r5
 800d9b0:	1b76      	subs	r6, r6, r5
 800d9b2:	6823      	ldr	r3, [r4, #0]
 800d9b4:	05da      	lsls	r2, r3, #23
 800d9b6:	d52f      	bpl.n	800da18 <_scanf_float+0x358>
 800d9b8:	055b      	lsls	r3, r3, #21
 800d9ba:	d510      	bpl.n	800d9de <_scanf_float+0x31e>
 800d9bc:	455e      	cmp	r6, fp
 800d9be:	f67f aebf 	bls.w	800d740 <_scanf_float+0x80>
 800d9c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d9c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d9ca:	463a      	mov	r2, r7
 800d9cc:	4640      	mov	r0, r8
 800d9ce:	4798      	blx	r3
 800d9d0:	6923      	ldr	r3, [r4, #16]
 800d9d2:	3b01      	subs	r3, #1
 800d9d4:	6123      	str	r3, [r4, #16]
 800d9d6:	e7f1      	b.n	800d9bc <_scanf_float+0x2fc>
 800d9d8:	46aa      	mov	sl, r5
 800d9da:	9602      	str	r6, [sp, #8]
 800d9dc:	e7df      	b.n	800d99e <_scanf_float+0x2de>
 800d9de:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d9e2:	6923      	ldr	r3, [r4, #16]
 800d9e4:	2965      	cmp	r1, #101	; 0x65
 800d9e6:	f103 33ff 	add.w	r3, r3, #4294967295
 800d9ea:	f106 35ff 	add.w	r5, r6, #4294967295
 800d9ee:	6123      	str	r3, [r4, #16]
 800d9f0:	d00c      	beq.n	800da0c <_scanf_float+0x34c>
 800d9f2:	2945      	cmp	r1, #69	; 0x45
 800d9f4:	d00a      	beq.n	800da0c <_scanf_float+0x34c>
 800d9f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d9fa:	463a      	mov	r2, r7
 800d9fc:	4640      	mov	r0, r8
 800d9fe:	4798      	blx	r3
 800da00:	6923      	ldr	r3, [r4, #16]
 800da02:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800da06:	3b01      	subs	r3, #1
 800da08:	1eb5      	subs	r5, r6, #2
 800da0a:	6123      	str	r3, [r4, #16]
 800da0c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800da10:	463a      	mov	r2, r7
 800da12:	4640      	mov	r0, r8
 800da14:	4798      	blx	r3
 800da16:	462e      	mov	r6, r5
 800da18:	6825      	ldr	r5, [r4, #0]
 800da1a:	f015 0510 	ands.w	r5, r5, #16
 800da1e:	d159      	bne.n	800dad4 <_scanf_float+0x414>
 800da20:	7035      	strb	r5, [r6, #0]
 800da22:	6823      	ldr	r3, [r4, #0]
 800da24:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800da28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800da2c:	d11b      	bne.n	800da66 <_scanf_float+0x3a6>
 800da2e:	9b01      	ldr	r3, [sp, #4]
 800da30:	454b      	cmp	r3, r9
 800da32:	eba3 0209 	sub.w	r2, r3, r9
 800da36:	d123      	bne.n	800da80 <_scanf_float+0x3c0>
 800da38:	2200      	movs	r2, #0
 800da3a:	4659      	mov	r1, fp
 800da3c:	4640      	mov	r0, r8
 800da3e:	f000 fecd 	bl	800e7dc <_strtod_r>
 800da42:	6822      	ldr	r2, [r4, #0]
 800da44:	9b03      	ldr	r3, [sp, #12]
 800da46:	f012 0f02 	tst.w	r2, #2
 800da4a:	ec57 6b10 	vmov	r6, r7, d0
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	d021      	beq.n	800da96 <_scanf_float+0x3d6>
 800da52:	9903      	ldr	r1, [sp, #12]
 800da54:	1d1a      	adds	r2, r3, #4
 800da56:	600a      	str	r2, [r1, #0]
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	e9c3 6700 	strd	r6, r7, [r3]
 800da5e:	68e3      	ldr	r3, [r4, #12]
 800da60:	3301      	adds	r3, #1
 800da62:	60e3      	str	r3, [r4, #12]
 800da64:	e66d      	b.n	800d742 <_scanf_float+0x82>
 800da66:	9b04      	ldr	r3, [sp, #16]
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d0e5      	beq.n	800da38 <_scanf_float+0x378>
 800da6c:	9905      	ldr	r1, [sp, #20]
 800da6e:	230a      	movs	r3, #10
 800da70:	462a      	mov	r2, r5
 800da72:	3101      	adds	r1, #1
 800da74:	4640      	mov	r0, r8
 800da76:	f000 ff39 	bl	800e8ec <_strtol_r>
 800da7a:	9b04      	ldr	r3, [sp, #16]
 800da7c:	9e05      	ldr	r6, [sp, #20]
 800da7e:	1ac2      	subs	r2, r0, r3
 800da80:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800da84:	429e      	cmp	r6, r3
 800da86:	bf28      	it	cs
 800da88:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800da8c:	4912      	ldr	r1, [pc, #72]	; (800dad8 <_scanf_float+0x418>)
 800da8e:	4630      	mov	r0, r6
 800da90:	f000 f860 	bl	800db54 <siprintf>
 800da94:	e7d0      	b.n	800da38 <_scanf_float+0x378>
 800da96:	9903      	ldr	r1, [sp, #12]
 800da98:	f012 0f04 	tst.w	r2, #4
 800da9c:	f103 0204 	add.w	r2, r3, #4
 800daa0:	600a      	str	r2, [r1, #0]
 800daa2:	d1d9      	bne.n	800da58 <_scanf_float+0x398>
 800daa4:	f8d3 8000 	ldr.w	r8, [r3]
 800daa8:	ee10 2a10 	vmov	r2, s0
 800daac:	ee10 0a10 	vmov	r0, s0
 800dab0:	463b      	mov	r3, r7
 800dab2:	4639      	mov	r1, r7
 800dab4:	f7f3 f83a 	bl	8000b2c <__aeabi_dcmpun>
 800dab8:	b128      	cbz	r0, 800dac6 <_scanf_float+0x406>
 800daba:	4808      	ldr	r0, [pc, #32]	; (800dadc <_scanf_float+0x41c>)
 800dabc:	f000 f810 	bl	800dae0 <nanf>
 800dac0:	ed88 0a00 	vstr	s0, [r8]
 800dac4:	e7cb      	b.n	800da5e <_scanf_float+0x39e>
 800dac6:	4630      	mov	r0, r6
 800dac8:	4639      	mov	r1, r7
 800daca:	f7f3 f88d 	bl	8000be8 <__aeabi_d2f>
 800dace:	f8c8 0000 	str.w	r0, [r8]
 800dad2:	e7c4      	b.n	800da5e <_scanf_float+0x39e>
 800dad4:	2500      	movs	r5, #0
 800dad6:	e634      	b.n	800d742 <_scanf_float+0x82>
 800dad8:	08021a30 	.word	0x08021a30
 800dadc:	08021e38 	.word	0x08021e38

0800dae0 <nanf>:
 800dae0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800dae8 <nanf+0x8>
 800dae4:	4770      	bx	lr
 800dae6:	bf00      	nop
 800dae8:	7fc00000 	.word	0x7fc00000

0800daec <sniprintf>:
 800daec:	b40c      	push	{r2, r3}
 800daee:	b530      	push	{r4, r5, lr}
 800daf0:	4b17      	ldr	r3, [pc, #92]	; (800db50 <sniprintf+0x64>)
 800daf2:	1e0c      	subs	r4, r1, #0
 800daf4:	681d      	ldr	r5, [r3, #0]
 800daf6:	b09d      	sub	sp, #116	; 0x74
 800daf8:	da08      	bge.n	800db0c <sniprintf+0x20>
 800dafa:	238b      	movs	r3, #139	; 0x8b
 800dafc:	602b      	str	r3, [r5, #0]
 800dafe:	f04f 30ff 	mov.w	r0, #4294967295
 800db02:	b01d      	add	sp, #116	; 0x74
 800db04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800db08:	b002      	add	sp, #8
 800db0a:	4770      	bx	lr
 800db0c:	f44f 7302 	mov.w	r3, #520	; 0x208
 800db10:	f8ad 3014 	strh.w	r3, [sp, #20]
 800db14:	bf14      	ite	ne
 800db16:	f104 33ff 	addne.w	r3, r4, #4294967295
 800db1a:	4623      	moveq	r3, r4
 800db1c:	9304      	str	r3, [sp, #16]
 800db1e:	9307      	str	r3, [sp, #28]
 800db20:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800db24:	9002      	str	r0, [sp, #8]
 800db26:	9006      	str	r0, [sp, #24]
 800db28:	f8ad 3016 	strh.w	r3, [sp, #22]
 800db2c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800db2e:	ab21      	add	r3, sp, #132	; 0x84
 800db30:	a902      	add	r1, sp, #8
 800db32:	4628      	mov	r0, r5
 800db34:	9301      	str	r3, [sp, #4]
 800db36:	f002 ff03 	bl	8010940 <_svfiprintf_r>
 800db3a:	1c43      	adds	r3, r0, #1
 800db3c:	bfbc      	itt	lt
 800db3e:	238b      	movlt	r3, #139	; 0x8b
 800db40:	602b      	strlt	r3, [r5, #0]
 800db42:	2c00      	cmp	r4, #0
 800db44:	d0dd      	beq.n	800db02 <sniprintf+0x16>
 800db46:	9b02      	ldr	r3, [sp, #8]
 800db48:	2200      	movs	r2, #0
 800db4a:	701a      	strb	r2, [r3, #0]
 800db4c:	e7d9      	b.n	800db02 <sniprintf+0x16>
 800db4e:	bf00      	nop
 800db50:	2000007c 	.word	0x2000007c

0800db54 <siprintf>:
 800db54:	b40e      	push	{r1, r2, r3}
 800db56:	b500      	push	{lr}
 800db58:	b09c      	sub	sp, #112	; 0x70
 800db5a:	ab1d      	add	r3, sp, #116	; 0x74
 800db5c:	9002      	str	r0, [sp, #8]
 800db5e:	9006      	str	r0, [sp, #24]
 800db60:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800db64:	4809      	ldr	r0, [pc, #36]	; (800db8c <siprintf+0x38>)
 800db66:	9107      	str	r1, [sp, #28]
 800db68:	9104      	str	r1, [sp, #16]
 800db6a:	4909      	ldr	r1, [pc, #36]	; (800db90 <siprintf+0x3c>)
 800db6c:	f853 2b04 	ldr.w	r2, [r3], #4
 800db70:	9105      	str	r1, [sp, #20]
 800db72:	6800      	ldr	r0, [r0, #0]
 800db74:	9301      	str	r3, [sp, #4]
 800db76:	a902      	add	r1, sp, #8
 800db78:	f002 fee2 	bl	8010940 <_svfiprintf_r>
 800db7c:	9b02      	ldr	r3, [sp, #8]
 800db7e:	2200      	movs	r2, #0
 800db80:	701a      	strb	r2, [r3, #0]
 800db82:	b01c      	add	sp, #112	; 0x70
 800db84:	f85d eb04 	ldr.w	lr, [sp], #4
 800db88:	b003      	add	sp, #12
 800db8a:	4770      	bx	lr
 800db8c:	2000007c 	.word	0x2000007c
 800db90:	ffff0208 	.word	0xffff0208

0800db94 <sulp>:
 800db94:	b570      	push	{r4, r5, r6, lr}
 800db96:	4604      	mov	r4, r0
 800db98:	460d      	mov	r5, r1
 800db9a:	ec45 4b10 	vmov	d0, r4, r5
 800db9e:	4616      	mov	r6, r2
 800dba0:	f002 fc2c 	bl	80103fc <__ulp>
 800dba4:	ec51 0b10 	vmov	r0, r1, d0
 800dba8:	b17e      	cbz	r6, 800dbca <sulp+0x36>
 800dbaa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800dbae:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	dd09      	ble.n	800dbca <sulp+0x36>
 800dbb6:	051b      	lsls	r3, r3, #20
 800dbb8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800dbbc:	2400      	movs	r4, #0
 800dbbe:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800dbc2:	4622      	mov	r2, r4
 800dbc4:	462b      	mov	r3, r5
 800dbc6:	f7f2 fd17 	bl	80005f8 <__aeabi_dmul>
 800dbca:	bd70      	pop	{r4, r5, r6, pc}
 800dbcc:	0000      	movs	r0, r0
	...

0800dbd0 <_strtod_l>:
 800dbd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbd4:	ed2d 8b02 	vpush	{d8}
 800dbd8:	b09d      	sub	sp, #116	; 0x74
 800dbda:	461f      	mov	r7, r3
 800dbdc:	2300      	movs	r3, #0
 800dbde:	9318      	str	r3, [sp, #96]	; 0x60
 800dbe0:	4ba2      	ldr	r3, [pc, #648]	; (800de6c <_strtod_l+0x29c>)
 800dbe2:	9213      	str	r2, [sp, #76]	; 0x4c
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	9305      	str	r3, [sp, #20]
 800dbe8:	4604      	mov	r4, r0
 800dbea:	4618      	mov	r0, r3
 800dbec:	4688      	mov	r8, r1
 800dbee:	f7f2 faef 	bl	80001d0 <strlen>
 800dbf2:	f04f 0a00 	mov.w	sl, #0
 800dbf6:	4605      	mov	r5, r0
 800dbf8:	f04f 0b00 	mov.w	fp, #0
 800dbfc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800dc00:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dc02:	781a      	ldrb	r2, [r3, #0]
 800dc04:	2a2b      	cmp	r2, #43	; 0x2b
 800dc06:	d04e      	beq.n	800dca6 <_strtod_l+0xd6>
 800dc08:	d83b      	bhi.n	800dc82 <_strtod_l+0xb2>
 800dc0a:	2a0d      	cmp	r2, #13
 800dc0c:	d834      	bhi.n	800dc78 <_strtod_l+0xa8>
 800dc0e:	2a08      	cmp	r2, #8
 800dc10:	d834      	bhi.n	800dc7c <_strtod_l+0xac>
 800dc12:	2a00      	cmp	r2, #0
 800dc14:	d03e      	beq.n	800dc94 <_strtod_l+0xc4>
 800dc16:	2300      	movs	r3, #0
 800dc18:	930a      	str	r3, [sp, #40]	; 0x28
 800dc1a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800dc1c:	7833      	ldrb	r3, [r6, #0]
 800dc1e:	2b30      	cmp	r3, #48	; 0x30
 800dc20:	f040 80b0 	bne.w	800dd84 <_strtod_l+0x1b4>
 800dc24:	7873      	ldrb	r3, [r6, #1]
 800dc26:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800dc2a:	2b58      	cmp	r3, #88	; 0x58
 800dc2c:	d168      	bne.n	800dd00 <_strtod_l+0x130>
 800dc2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc30:	9301      	str	r3, [sp, #4]
 800dc32:	ab18      	add	r3, sp, #96	; 0x60
 800dc34:	9702      	str	r7, [sp, #8]
 800dc36:	9300      	str	r3, [sp, #0]
 800dc38:	4a8d      	ldr	r2, [pc, #564]	; (800de70 <_strtod_l+0x2a0>)
 800dc3a:	ab19      	add	r3, sp, #100	; 0x64
 800dc3c:	a917      	add	r1, sp, #92	; 0x5c
 800dc3e:	4620      	mov	r0, r4
 800dc40:	f001 fd44 	bl	800f6cc <__gethex>
 800dc44:	f010 0707 	ands.w	r7, r0, #7
 800dc48:	4605      	mov	r5, r0
 800dc4a:	d005      	beq.n	800dc58 <_strtod_l+0x88>
 800dc4c:	2f06      	cmp	r7, #6
 800dc4e:	d12c      	bne.n	800dcaa <_strtod_l+0xda>
 800dc50:	3601      	adds	r6, #1
 800dc52:	2300      	movs	r3, #0
 800dc54:	9617      	str	r6, [sp, #92]	; 0x5c
 800dc56:	930a      	str	r3, [sp, #40]	; 0x28
 800dc58:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	f040 8590 	bne.w	800e780 <_strtod_l+0xbb0>
 800dc60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc62:	b1eb      	cbz	r3, 800dca0 <_strtod_l+0xd0>
 800dc64:	4652      	mov	r2, sl
 800dc66:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800dc6a:	ec43 2b10 	vmov	d0, r2, r3
 800dc6e:	b01d      	add	sp, #116	; 0x74
 800dc70:	ecbd 8b02 	vpop	{d8}
 800dc74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc78:	2a20      	cmp	r2, #32
 800dc7a:	d1cc      	bne.n	800dc16 <_strtod_l+0x46>
 800dc7c:	3301      	adds	r3, #1
 800dc7e:	9317      	str	r3, [sp, #92]	; 0x5c
 800dc80:	e7be      	b.n	800dc00 <_strtod_l+0x30>
 800dc82:	2a2d      	cmp	r2, #45	; 0x2d
 800dc84:	d1c7      	bne.n	800dc16 <_strtod_l+0x46>
 800dc86:	2201      	movs	r2, #1
 800dc88:	920a      	str	r2, [sp, #40]	; 0x28
 800dc8a:	1c5a      	adds	r2, r3, #1
 800dc8c:	9217      	str	r2, [sp, #92]	; 0x5c
 800dc8e:	785b      	ldrb	r3, [r3, #1]
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d1c2      	bne.n	800dc1a <_strtod_l+0x4a>
 800dc94:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800dc96:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	f040 856e 	bne.w	800e77c <_strtod_l+0xbac>
 800dca0:	4652      	mov	r2, sl
 800dca2:	465b      	mov	r3, fp
 800dca4:	e7e1      	b.n	800dc6a <_strtod_l+0x9a>
 800dca6:	2200      	movs	r2, #0
 800dca8:	e7ee      	b.n	800dc88 <_strtod_l+0xb8>
 800dcaa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800dcac:	b13a      	cbz	r2, 800dcbe <_strtod_l+0xee>
 800dcae:	2135      	movs	r1, #53	; 0x35
 800dcb0:	a81a      	add	r0, sp, #104	; 0x68
 800dcb2:	f002 fcae 	bl	8010612 <__copybits>
 800dcb6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800dcb8:	4620      	mov	r0, r4
 800dcba:	f002 f86d 	bl	800fd98 <_Bfree>
 800dcbe:	3f01      	subs	r7, #1
 800dcc0:	2f04      	cmp	r7, #4
 800dcc2:	d806      	bhi.n	800dcd2 <_strtod_l+0x102>
 800dcc4:	e8df f007 	tbb	[pc, r7]
 800dcc8:	1714030a 	.word	0x1714030a
 800dccc:	0a          	.byte	0x0a
 800dccd:	00          	.byte	0x00
 800dcce:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800dcd2:	0728      	lsls	r0, r5, #28
 800dcd4:	d5c0      	bpl.n	800dc58 <_strtod_l+0x88>
 800dcd6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800dcda:	e7bd      	b.n	800dc58 <_strtod_l+0x88>
 800dcdc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800dce0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800dce2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800dce6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800dcea:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800dcee:	e7f0      	b.n	800dcd2 <_strtod_l+0x102>
 800dcf0:	f8df b180 	ldr.w	fp, [pc, #384]	; 800de74 <_strtod_l+0x2a4>
 800dcf4:	e7ed      	b.n	800dcd2 <_strtod_l+0x102>
 800dcf6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800dcfa:	f04f 3aff 	mov.w	sl, #4294967295
 800dcfe:	e7e8      	b.n	800dcd2 <_strtod_l+0x102>
 800dd00:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dd02:	1c5a      	adds	r2, r3, #1
 800dd04:	9217      	str	r2, [sp, #92]	; 0x5c
 800dd06:	785b      	ldrb	r3, [r3, #1]
 800dd08:	2b30      	cmp	r3, #48	; 0x30
 800dd0a:	d0f9      	beq.n	800dd00 <_strtod_l+0x130>
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d0a3      	beq.n	800dc58 <_strtod_l+0x88>
 800dd10:	2301      	movs	r3, #1
 800dd12:	f04f 0900 	mov.w	r9, #0
 800dd16:	9304      	str	r3, [sp, #16]
 800dd18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dd1a:	9308      	str	r3, [sp, #32]
 800dd1c:	f8cd 901c 	str.w	r9, [sp, #28]
 800dd20:	464f      	mov	r7, r9
 800dd22:	220a      	movs	r2, #10
 800dd24:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800dd26:	7806      	ldrb	r6, [r0, #0]
 800dd28:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800dd2c:	b2d9      	uxtb	r1, r3
 800dd2e:	2909      	cmp	r1, #9
 800dd30:	d92a      	bls.n	800dd88 <_strtod_l+0x1b8>
 800dd32:	9905      	ldr	r1, [sp, #20]
 800dd34:	462a      	mov	r2, r5
 800dd36:	f002 ff1b 	bl	8010b70 <strncmp>
 800dd3a:	b398      	cbz	r0, 800dda4 <_strtod_l+0x1d4>
 800dd3c:	2000      	movs	r0, #0
 800dd3e:	4632      	mov	r2, r6
 800dd40:	463d      	mov	r5, r7
 800dd42:	9005      	str	r0, [sp, #20]
 800dd44:	4603      	mov	r3, r0
 800dd46:	2a65      	cmp	r2, #101	; 0x65
 800dd48:	d001      	beq.n	800dd4e <_strtod_l+0x17e>
 800dd4a:	2a45      	cmp	r2, #69	; 0x45
 800dd4c:	d118      	bne.n	800dd80 <_strtod_l+0x1b0>
 800dd4e:	b91d      	cbnz	r5, 800dd58 <_strtod_l+0x188>
 800dd50:	9a04      	ldr	r2, [sp, #16]
 800dd52:	4302      	orrs	r2, r0
 800dd54:	d09e      	beq.n	800dc94 <_strtod_l+0xc4>
 800dd56:	2500      	movs	r5, #0
 800dd58:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800dd5c:	f108 0201 	add.w	r2, r8, #1
 800dd60:	9217      	str	r2, [sp, #92]	; 0x5c
 800dd62:	f898 2001 	ldrb.w	r2, [r8, #1]
 800dd66:	2a2b      	cmp	r2, #43	; 0x2b
 800dd68:	d075      	beq.n	800de56 <_strtod_l+0x286>
 800dd6a:	2a2d      	cmp	r2, #45	; 0x2d
 800dd6c:	d07b      	beq.n	800de66 <_strtod_l+0x296>
 800dd6e:	f04f 0c00 	mov.w	ip, #0
 800dd72:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800dd76:	2909      	cmp	r1, #9
 800dd78:	f240 8082 	bls.w	800de80 <_strtod_l+0x2b0>
 800dd7c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800dd80:	2600      	movs	r6, #0
 800dd82:	e09d      	b.n	800dec0 <_strtod_l+0x2f0>
 800dd84:	2300      	movs	r3, #0
 800dd86:	e7c4      	b.n	800dd12 <_strtod_l+0x142>
 800dd88:	2f08      	cmp	r7, #8
 800dd8a:	bfd8      	it	le
 800dd8c:	9907      	ldrle	r1, [sp, #28]
 800dd8e:	f100 0001 	add.w	r0, r0, #1
 800dd92:	bfda      	itte	le
 800dd94:	fb02 3301 	mlale	r3, r2, r1, r3
 800dd98:	9307      	strle	r3, [sp, #28]
 800dd9a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800dd9e:	3701      	adds	r7, #1
 800dda0:	9017      	str	r0, [sp, #92]	; 0x5c
 800dda2:	e7bf      	b.n	800dd24 <_strtod_l+0x154>
 800dda4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dda6:	195a      	adds	r2, r3, r5
 800dda8:	9217      	str	r2, [sp, #92]	; 0x5c
 800ddaa:	5d5a      	ldrb	r2, [r3, r5]
 800ddac:	2f00      	cmp	r7, #0
 800ddae:	d037      	beq.n	800de20 <_strtod_l+0x250>
 800ddb0:	9005      	str	r0, [sp, #20]
 800ddb2:	463d      	mov	r5, r7
 800ddb4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800ddb8:	2b09      	cmp	r3, #9
 800ddba:	d912      	bls.n	800dde2 <_strtod_l+0x212>
 800ddbc:	2301      	movs	r3, #1
 800ddbe:	e7c2      	b.n	800dd46 <_strtod_l+0x176>
 800ddc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ddc2:	1c5a      	adds	r2, r3, #1
 800ddc4:	9217      	str	r2, [sp, #92]	; 0x5c
 800ddc6:	785a      	ldrb	r2, [r3, #1]
 800ddc8:	3001      	adds	r0, #1
 800ddca:	2a30      	cmp	r2, #48	; 0x30
 800ddcc:	d0f8      	beq.n	800ddc0 <_strtod_l+0x1f0>
 800ddce:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800ddd2:	2b08      	cmp	r3, #8
 800ddd4:	f200 84d9 	bhi.w	800e78a <_strtod_l+0xbba>
 800ddd8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ddda:	9005      	str	r0, [sp, #20]
 800dddc:	2000      	movs	r0, #0
 800ddde:	9308      	str	r3, [sp, #32]
 800dde0:	4605      	mov	r5, r0
 800dde2:	3a30      	subs	r2, #48	; 0x30
 800dde4:	f100 0301 	add.w	r3, r0, #1
 800dde8:	d014      	beq.n	800de14 <_strtod_l+0x244>
 800ddea:	9905      	ldr	r1, [sp, #20]
 800ddec:	4419      	add	r1, r3
 800ddee:	9105      	str	r1, [sp, #20]
 800ddf0:	462b      	mov	r3, r5
 800ddf2:	eb00 0e05 	add.w	lr, r0, r5
 800ddf6:	210a      	movs	r1, #10
 800ddf8:	4573      	cmp	r3, lr
 800ddfa:	d113      	bne.n	800de24 <_strtod_l+0x254>
 800ddfc:	182b      	adds	r3, r5, r0
 800ddfe:	2b08      	cmp	r3, #8
 800de00:	f105 0501 	add.w	r5, r5, #1
 800de04:	4405      	add	r5, r0
 800de06:	dc1c      	bgt.n	800de42 <_strtod_l+0x272>
 800de08:	9907      	ldr	r1, [sp, #28]
 800de0a:	230a      	movs	r3, #10
 800de0c:	fb03 2301 	mla	r3, r3, r1, r2
 800de10:	9307      	str	r3, [sp, #28]
 800de12:	2300      	movs	r3, #0
 800de14:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800de16:	1c51      	adds	r1, r2, #1
 800de18:	9117      	str	r1, [sp, #92]	; 0x5c
 800de1a:	7852      	ldrb	r2, [r2, #1]
 800de1c:	4618      	mov	r0, r3
 800de1e:	e7c9      	b.n	800ddb4 <_strtod_l+0x1e4>
 800de20:	4638      	mov	r0, r7
 800de22:	e7d2      	b.n	800ddca <_strtod_l+0x1fa>
 800de24:	2b08      	cmp	r3, #8
 800de26:	dc04      	bgt.n	800de32 <_strtod_l+0x262>
 800de28:	9e07      	ldr	r6, [sp, #28]
 800de2a:	434e      	muls	r6, r1
 800de2c:	9607      	str	r6, [sp, #28]
 800de2e:	3301      	adds	r3, #1
 800de30:	e7e2      	b.n	800ddf8 <_strtod_l+0x228>
 800de32:	f103 0c01 	add.w	ip, r3, #1
 800de36:	f1bc 0f10 	cmp.w	ip, #16
 800de3a:	bfd8      	it	le
 800de3c:	fb01 f909 	mulle.w	r9, r1, r9
 800de40:	e7f5      	b.n	800de2e <_strtod_l+0x25e>
 800de42:	2d10      	cmp	r5, #16
 800de44:	bfdc      	itt	le
 800de46:	230a      	movle	r3, #10
 800de48:	fb03 2909 	mlale	r9, r3, r9, r2
 800de4c:	e7e1      	b.n	800de12 <_strtod_l+0x242>
 800de4e:	2300      	movs	r3, #0
 800de50:	9305      	str	r3, [sp, #20]
 800de52:	2301      	movs	r3, #1
 800de54:	e77c      	b.n	800dd50 <_strtod_l+0x180>
 800de56:	f04f 0c00 	mov.w	ip, #0
 800de5a:	f108 0202 	add.w	r2, r8, #2
 800de5e:	9217      	str	r2, [sp, #92]	; 0x5c
 800de60:	f898 2002 	ldrb.w	r2, [r8, #2]
 800de64:	e785      	b.n	800dd72 <_strtod_l+0x1a2>
 800de66:	f04f 0c01 	mov.w	ip, #1
 800de6a:	e7f6      	b.n	800de5a <_strtod_l+0x28a>
 800de6c:	08021c80 	.word	0x08021c80
 800de70:	08021a38 	.word	0x08021a38
 800de74:	7ff00000 	.word	0x7ff00000
 800de78:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800de7a:	1c51      	adds	r1, r2, #1
 800de7c:	9117      	str	r1, [sp, #92]	; 0x5c
 800de7e:	7852      	ldrb	r2, [r2, #1]
 800de80:	2a30      	cmp	r2, #48	; 0x30
 800de82:	d0f9      	beq.n	800de78 <_strtod_l+0x2a8>
 800de84:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800de88:	2908      	cmp	r1, #8
 800de8a:	f63f af79 	bhi.w	800dd80 <_strtod_l+0x1b0>
 800de8e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800de92:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800de94:	9206      	str	r2, [sp, #24]
 800de96:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800de98:	1c51      	adds	r1, r2, #1
 800de9a:	9117      	str	r1, [sp, #92]	; 0x5c
 800de9c:	7852      	ldrb	r2, [r2, #1]
 800de9e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800dea2:	2e09      	cmp	r6, #9
 800dea4:	d937      	bls.n	800df16 <_strtod_l+0x346>
 800dea6:	9e06      	ldr	r6, [sp, #24]
 800dea8:	1b89      	subs	r1, r1, r6
 800deaa:	2908      	cmp	r1, #8
 800deac:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800deb0:	dc02      	bgt.n	800deb8 <_strtod_l+0x2e8>
 800deb2:	4576      	cmp	r6, lr
 800deb4:	bfa8      	it	ge
 800deb6:	4676      	movge	r6, lr
 800deb8:	f1bc 0f00 	cmp.w	ip, #0
 800debc:	d000      	beq.n	800dec0 <_strtod_l+0x2f0>
 800debe:	4276      	negs	r6, r6
 800dec0:	2d00      	cmp	r5, #0
 800dec2:	d14d      	bne.n	800df60 <_strtod_l+0x390>
 800dec4:	9904      	ldr	r1, [sp, #16]
 800dec6:	4301      	orrs	r1, r0
 800dec8:	f47f aec6 	bne.w	800dc58 <_strtod_l+0x88>
 800decc:	2b00      	cmp	r3, #0
 800dece:	f47f aee1 	bne.w	800dc94 <_strtod_l+0xc4>
 800ded2:	2a69      	cmp	r2, #105	; 0x69
 800ded4:	d027      	beq.n	800df26 <_strtod_l+0x356>
 800ded6:	dc24      	bgt.n	800df22 <_strtod_l+0x352>
 800ded8:	2a49      	cmp	r2, #73	; 0x49
 800deda:	d024      	beq.n	800df26 <_strtod_l+0x356>
 800dedc:	2a4e      	cmp	r2, #78	; 0x4e
 800dede:	f47f aed9 	bne.w	800dc94 <_strtod_l+0xc4>
 800dee2:	499f      	ldr	r1, [pc, #636]	; (800e160 <_strtod_l+0x590>)
 800dee4:	a817      	add	r0, sp, #92	; 0x5c
 800dee6:	f001 fe49 	bl	800fb7c <__match>
 800deea:	2800      	cmp	r0, #0
 800deec:	f43f aed2 	beq.w	800dc94 <_strtod_l+0xc4>
 800def0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800def2:	781b      	ldrb	r3, [r3, #0]
 800def4:	2b28      	cmp	r3, #40	; 0x28
 800def6:	d12d      	bne.n	800df54 <_strtod_l+0x384>
 800def8:	499a      	ldr	r1, [pc, #616]	; (800e164 <_strtod_l+0x594>)
 800defa:	aa1a      	add	r2, sp, #104	; 0x68
 800defc:	a817      	add	r0, sp, #92	; 0x5c
 800defe:	f001 fe51 	bl	800fba4 <__hexnan>
 800df02:	2805      	cmp	r0, #5
 800df04:	d126      	bne.n	800df54 <_strtod_l+0x384>
 800df06:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800df08:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800df0c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800df10:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800df14:	e6a0      	b.n	800dc58 <_strtod_l+0x88>
 800df16:	210a      	movs	r1, #10
 800df18:	fb01 2e0e 	mla	lr, r1, lr, r2
 800df1c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800df20:	e7b9      	b.n	800de96 <_strtod_l+0x2c6>
 800df22:	2a6e      	cmp	r2, #110	; 0x6e
 800df24:	e7db      	b.n	800dede <_strtod_l+0x30e>
 800df26:	4990      	ldr	r1, [pc, #576]	; (800e168 <_strtod_l+0x598>)
 800df28:	a817      	add	r0, sp, #92	; 0x5c
 800df2a:	f001 fe27 	bl	800fb7c <__match>
 800df2e:	2800      	cmp	r0, #0
 800df30:	f43f aeb0 	beq.w	800dc94 <_strtod_l+0xc4>
 800df34:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800df36:	498d      	ldr	r1, [pc, #564]	; (800e16c <_strtod_l+0x59c>)
 800df38:	3b01      	subs	r3, #1
 800df3a:	a817      	add	r0, sp, #92	; 0x5c
 800df3c:	9317      	str	r3, [sp, #92]	; 0x5c
 800df3e:	f001 fe1d 	bl	800fb7c <__match>
 800df42:	b910      	cbnz	r0, 800df4a <_strtod_l+0x37a>
 800df44:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800df46:	3301      	adds	r3, #1
 800df48:	9317      	str	r3, [sp, #92]	; 0x5c
 800df4a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800e17c <_strtod_l+0x5ac>
 800df4e:	f04f 0a00 	mov.w	sl, #0
 800df52:	e681      	b.n	800dc58 <_strtod_l+0x88>
 800df54:	4886      	ldr	r0, [pc, #536]	; (800e170 <_strtod_l+0x5a0>)
 800df56:	f002 fdf3 	bl	8010b40 <nan>
 800df5a:	ec5b ab10 	vmov	sl, fp, d0
 800df5e:	e67b      	b.n	800dc58 <_strtod_l+0x88>
 800df60:	9b05      	ldr	r3, [sp, #20]
 800df62:	9807      	ldr	r0, [sp, #28]
 800df64:	1af3      	subs	r3, r6, r3
 800df66:	2f00      	cmp	r7, #0
 800df68:	bf08      	it	eq
 800df6a:	462f      	moveq	r7, r5
 800df6c:	2d10      	cmp	r5, #16
 800df6e:	9306      	str	r3, [sp, #24]
 800df70:	46a8      	mov	r8, r5
 800df72:	bfa8      	it	ge
 800df74:	f04f 0810 	movge.w	r8, #16
 800df78:	f7f2 fac4 	bl	8000504 <__aeabi_ui2d>
 800df7c:	2d09      	cmp	r5, #9
 800df7e:	4682      	mov	sl, r0
 800df80:	468b      	mov	fp, r1
 800df82:	dd13      	ble.n	800dfac <_strtod_l+0x3dc>
 800df84:	4b7b      	ldr	r3, [pc, #492]	; (800e174 <_strtod_l+0x5a4>)
 800df86:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800df8a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800df8e:	f7f2 fb33 	bl	80005f8 <__aeabi_dmul>
 800df92:	4682      	mov	sl, r0
 800df94:	4648      	mov	r0, r9
 800df96:	468b      	mov	fp, r1
 800df98:	f7f2 fab4 	bl	8000504 <__aeabi_ui2d>
 800df9c:	4602      	mov	r2, r0
 800df9e:	460b      	mov	r3, r1
 800dfa0:	4650      	mov	r0, sl
 800dfa2:	4659      	mov	r1, fp
 800dfa4:	f7f2 f972 	bl	800028c <__adddf3>
 800dfa8:	4682      	mov	sl, r0
 800dfaa:	468b      	mov	fp, r1
 800dfac:	2d0f      	cmp	r5, #15
 800dfae:	dc38      	bgt.n	800e022 <_strtod_l+0x452>
 800dfb0:	9b06      	ldr	r3, [sp, #24]
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	f43f ae50 	beq.w	800dc58 <_strtod_l+0x88>
 800dfb8:	dd24      	ble.n	800e004 <_strtod_l+0x434>
 800dfba:	2b16      	cmp	r3, #22
 800dfbc:	dc0b      	bgt.n	800dfd6 <_strtod_l+0x406>
 800dfbe:	496d      	ldr	r1, [pc, #436]	; (800e174 <_strtod_l+0x5a4>)
 800dfc0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800dfc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dfc8:	4652      	mov	r2, sl
 800dfca:	465b      	mov	r3, fp
 800dfcc:	f7f2 fb14 	bl	80005f8 <__aeabi_dmul>
 800dfd0:	4682      	mov	sl, r0
 800dfd2:	468b      	mov	fp, r1
 800dfd4:	e640      	b.n	800dc58 <_strtod_l+0x88>
 800dfd6:	9a06      	ldr	r2, [sp, #24]
 800dfd8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800dfdc:	4293      	cmp	r3, r2
 800dfde:	db20      	blt.n	800e022 <_strtod_l+0x452>
 800dfe0:	4c64      	ldr	r4, [pc, #400]	; (800e174 <_strtod_l+0x5a4>)
 800dfe2:	f1c5 050f 	rsb	r5, r5, #15
 800dfe6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800dfea:	4652      	mov	r2, sl
 800dfec:	465b      	mov	r3, fp
 800dfee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dff2:	f7f2 fb01 	bl	80005f8 <__aeabi_dmul>
 800dff6:	9b06      	ldr	r3, [sp, #24]
 800dff8:	1b5d      	subs	r5, r3, r5
 800dffa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800dffe:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e002:	e7e3      	b.n	800dfcc <_strtod_l+0x3fc>
 800e004:	9b06      	ldr	r3, [sp, #24]
 800e006:	3316      	adds	r3, #22
 800e008:	db0b      	blt.n	800e022 <_strtod_l+0x452>
 800e00a:	9b05      	ldr	r3, [sp, #20]
 800e00c:	1b9e      	subs	r6, r3, r6
 800e00e:	4b59      	ldr	r3, [pc, #356]	; (800e174 <_strtod_l+0x5a4>)
 800e010:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800e014:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e018:	4650      	mov	r0, sl
 800e01a:	4659      	mov	r1, fp
 800e01c:	f7f2 fc16 	bl	800084c <__aeabi_ddiv>
 800e020:	e7d6      	b.n	800dfd0 <_strtod_l+0x400>
 800e022:	9b06      	ldr	r3, [sp, #24]
 800e024:	eba5 0808 	sub.w	r8, r5, r8
 800e028:	4498      	add	r8, r3
 800e02a:	f1b8 0f00 	cmp.w	r8, #0
 800e02e:	dd74      	ble.n	800e11a <_strtod_l+0x54a>
 800e030:	f018 030f 	ands.w	r3, r8, #15
 800e034:	d00a      	beq.n	800e04c <_strtod_l+0x47c>
 800e036:	494f      	ldr	r1, [pc, #316]	; (800e174 <_strtod_l+0x5a4>)
 800e038:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e03c:	4652      	mov	r2, sl
 800e03e:	465b      	mov	r3, fp
 800e040:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e044:	f7f2 fad8 	bl	80005f8 <__aeabi_dmul>
 800e048:	4682      	mov	sl, r0
 800e04a:	468b      	mov	fp, r1
 800e04c:	f038 080f 	bics.w	r8, r8, #15
 800e050:	d04f      	beq.n	800e0f2 <_strtod_l+0x522>
 800e052:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800e056:	dd22      	ble.n	800e09e <_strtod_l+0x4ce>
 800e058:	2500      	movs	r5, #0
 800e05a:	462e      	mov	r6, r5
 800e05c:	9507      	str	r5, [sp, #28]
 800e05e:	9505      	str	r5, [sp, #20]
 800e060:	2322      	movs	r3, #34	; 0x22
 800e062:	f8df b118 	ldr.w	fp, [pc, #280]	; 800e17c <_strtod_l+0x5ac>
 800e066:	6023      	str	r3, [r4, #0]
 800e068:	f04f 0a00 	mov.w	sl, #0
 800e06c:	9b07      	ldr	r3, [sp, #28]
 800e06e:	2b00      	cmp	r3, #0
 800e070:	f43f adf2 	beq.w	800dc58 <_strtod_l+0x88>
 800e074:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e076:	4620      	mov	r0, r4
 800e078:	f001 fe8e 	bl	800fd98 <_Bfree>
 800e07c:	9905      	ldr	r1, [sp, #20]
 800e07e:	4620      	mov	r0, r4
 800e080:	f001 fe8a 	bl	800fd98 <_Bfree>
 800e084:	4631      	mov	r1, r6
 800e086:	4620      	mov	r0, r4
 800e088:	f001 fe86 	bl	800fd98 <_Bfree>
 800e08c:	9907      	ldr	r1, [sp, #28]
 800e08e:	4620      	mov	r0, r4
 800e090:	f001 fe82 	bl	800fd98 <_Bfree>
 800e094:	4629      	mov	r1, r5
 800e096:	4620      	mov	r0, r4
 800e098:	f001 fe7e 	bl	800fd98 <_Bfree>
 800e09c:	e5dc      	b.n	800dc58 <_strtod_l+0x88>
 800e09e:	4b36      	ldr	r3, [pc, #216]	; (800e178 <_strtod_l+0x5a8>)
 800e0a0:	9304      	str	r3, [sp, #16]
 800e0a2:	2300      	movs	r3, #0
 800e0a4:	ea4f 1828 	mov.w	r8, r8, asr #4
 800e0a8:	4650      	mov	r0, sl
 800e0aa:	4659      	mov	r1, fp
 800e0ac:	4699      	mov	r9, r3
 800e0ae:	f1b8 0f01 	cmp.w	r8, #1
 800e0b2:	dc21      	bgt.n	800e0f8 <_strtod_l+0x528>
 800e0b4:	b10b      	cbz	r3, 800e0ba <_strtod_l+0x4ea>
 800e0b6:	4682      	mov	sl, r0
 800e0b8:	468b      	mov	fp, r1
 800e0ba:	4b2f      	ldr	r3, [pc, #188]	; (800e178 <_strtod_l+0x5a8>)
 800e0bc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800e0c0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800e0c4:	4652      	mov	r2, sl
 800e0c6:	465b      	mov	r3, fp
 800e0c8:	e9d9 0100 	ldrd	r0, r1, [r9]
 800e0cc:	f7f2 fa94 	bl	80005f8 <__aeabi_dmul>
 800e0d0:	4b2a      	ldr	r3, [pc, #168]	; (800e17c <_strtod_l+0x5ac>)
 800e0d2:	460a      	mov	r2, r1
 800e0d4:	400b      	ands	r3, r1
 800e0d6:	492a      	ldr	r1, [pc, #168]	; (800e180 <_strtod_l+0x5b0>)
 800e0d8:	428b      	cmp	r3, r1
 800e0da:	4682      	mov	sl, r0
 800e0dc:	d8bc      	bhi.n	800e058 <_strtod_l+0x488>
 800e0de:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800e0e2:	428b      	cmp	r3, r1
 800e0e4:	bf86      	itte	hi
 800e0e6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800e184 <_strtod_l+0x5b4>
 800e0ea:	f04f 3aff 	movhi.w	sl, #4294967295
 800e0ee:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800e0f2:	2300      	movs	r3, #0
 800e0f4:	9304      	str	r3, [sp, #16]
 800e0f6:	e084      	b.n	800e202 <_strtod_l+0x632>
 800e0f8:	f018 0f01 	tst.w	r8, #1
 800e0fc:	d005      	beq.n	800e10a <_strtod_l+0x53a>
 800e0fe:	9b04      	ldr	r3, [sp, #16]
 800e100:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e104:	f7f2 fa78 	bl	80005f8 <__aeabi_dmul>
 800e108:	2301      	movs	r3, #1
 800e10a:	9a04      	ldr	r2, [sp, #16]
 800e10c:	3208      	adds	r2, #8
 800e10e:	f109 0901 	add.w	r9, r9, #1
 800e112:	ea4f 0868 	mov.w	r8, r8, asr #1
 800e116:	9204      	str	r2, [sp, #16]
 800e118:	e7c9      	b.n	800e0ae <_strtod_l+0x4de>
 800e11a:	d0ea      	beq.n	800e0f2 <_strtod_l+0x522>
 800e11c:	f1c8 0800 	rsb	r8, r8, #0
 800e120:	f018 020f 	ands.w	r2, r8, #15
 800e124:	d00a      	beq.n	800e13c <_strtod_l+0x56c>
 800e126:	4b13      	ldr	r3, [pc, #76]	; (800e174 <_strtod_l+0x5a4>)
 800e128:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e12c:	4650      	mov	r0, sl
 800e12e:	4659      	mov	r1, fp
 800e130:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e134:	f7f2 fb8a 	bl	800084c <__aeabi_ddiv>
 800e138:	4682      	mov	sl, r0
 800e13a:	468b      	mov	fp, r1
 800e13c:	ea5f 1828 	movs.w	r8, r8, asr #4
 800e140:	d0d7      	beq.n	800e0f2 <_strtod_l+0x522>
 800e142:	f1b8 0f1f 	cmp.w	r8, #31
 800e146:	dd1f      	ble.n	800e188 <_strtod_l+0x5b8>
 800e148:	2500      	movs	r5, #0
 800e14a:	462e      	mov	r6, r5
 800e14c:	9507      	str	r5, [sp, #28]
 800e14e:	9505      	str	r5, [sp, #20]
 800e150:	2322      	movs	r3, #34	; 0x22
 800e152:	f04f 0a00 	mov.w	sl, #0
 800e156:	f04f 0b00 	mov.w	fp, #0
 800e15a:	6023      	str	r3, [r4, #0]
 800e15c:	e786      	b.n	800e06c <_strtod_l+0x49c>
 800e15e:	bf00      	nop
 800e160:	08021a09 	.word	0x08021a09
 800e164:	08021a4c 	.word	0x08021a4c
 800e168:	08021a01 	.word	0x08021a01
 800e16c:	08021b8c 	.word	0x08021b8c
 800e170:	08021e38 	.word	0x08021e38
 800e174:	08021d18 	.word	0x08021d18
 800e178:	08021cf0 	.word	0x08021cf0
 800e17c:	7ff00000 	.word	0x7ff00000
 800e180:	7ca00000 	.word	0x7ca00000
 800e184:	7fefffff 	.word	0x7fefffff
 800e188:	f018 0310 	ands.w	r3, r8, #16
 800e18c:	bf18      	it	ne
 800e18e:	236a      	movne	r3, #106	; 0x6a
 800e190:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800e540 <_strtod_l+0x970>
 800e194:	9304      	str	r3, [sp, #16]
 800e196:	4650      	mov	r0, sl
 800e198:	4659      	mov	r1, fp
 800e19a:	2300      	movs	r3, #0
 800e19c:	f018 0f01 	tst.w	r8, #1
 800e1a0:	d004      	beq.n	800e1ac <_strtod_l+0x5dc>
 800e1a2:	e9d9 2300 	ldrd	r2, r3, [r9]
 800e1a6:	f7f2 fa27 	bl	80005f8 <__aeabi_dmul>
 800e1aa:	2301      	movs	r3, #1
 800e1ac:	ea5f 0868 	movs.w	r8, r8, asr #1
 800e1b0:	f109 0908 	add.w	r9, r9, #8
 800e1b4:	d1f2      	bne.n	800e19c <_strtod_l+0x5cc>
 800e1b6:	b10b      	cbz	r3, 800e1bc <_strtod_l+0x5ec>
 800e1b8:	4682      	mov	sl, r0
 800e1ba:	468b      	mov	fp, r1
 800e1bc:	9b04      	ldr	r3, [sp, #16]
 800e1be:	b1c3      	cbz	r3, 800e1f2 <_strtod_l+0x622>
 800e1c0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e1c4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	4659      	mov	r1, fp
 800e1cc:	dd11      	ble.n	800e1f2 <_strtod_l+0x622>
 800e1ce:	2b1f      	cmp	r3, #31
 800e1d0:	f340 8124 	ble.w	800e41c <_strtod_l+0x84c>
 800e1d4:	2b34      	cmp	r3, #52	; 0x34
 800e1d6:	bfde      	ittt	le
 800e1d8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800e1dc:	f04f 33ff 	movle.w	r3, #4294967295
 800e1e0:	fa03 f202 	lslle.w	r2, r3, r2
 800e1e4:	f04f 0a00 	mov.w	sl, #0
 800e1e8:	bfcc      	ite	gt
 800e1ea:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800e1ee:	ea02 0b01 	andle.w	fp, r2, r1
 800e1f2:	2200      	movs	r2, #0
 800e1f4:	2300      	movs	r3, #0
 800e1f6:	4650      	mov	r0, sl
 800e1f8:	4659      	mov	r1, fp
 800e1fa:	f7f2 fc65 	bl	8000ac8 <__aeabi_dcmpeq>
 800e1fe:	2800      	cmp	r0, #0
 800e200:	d1a2      	bne.n	800e148 <_strtod_l+0x578>
 800e202:	9b07      	ldr	r3, [sp, #28]
 800e204:	9300      	str	r3, [sp, #0]
 800e206:	9908      	ldr	r1, [sp, #32]
 800e208:	462b      	mov	r3, r5
 800e20a:	463a      	mov	r2, r7
 800e20c:	4620      	mov	r0, r4
 800e20e:	f001 fe2b 	bl	800fe68 <__s2b>
 800e212:	9007      	str	r0, [sp, #28]
 800e214:	2800      	cmp	r0, #0
 800e216:	f43f af1f 	beq.w	800e058 <_strtod_l+0x488>
 800e21a:	9b05      	ldr	r3, [sp, #20]
 800e21c:	1b9e      	subs	r6, r3, r6
 800e21e:	9b06      	ldr	r3, [sp, #24]
 800e220:	2b00      	cmp	r3, #0
 800e222:	bfb4      	ite	lt
 800e224:	4633      	movlt	r3, r6
 800e226:	2300      	movge	r3, #0
 800e228:	930c      	str	r3, [sp, #48]	; 0x30
 800e22a:	9b06      	ldr	r3, [sp, #24]
 800e22c:	2500      	movs	r5, #0
 800e22e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800e232:	9312      	str	r3, [sp, #72]	; 0x48
 800e234:	462e      	mov	r6, r5
 800e236:	9b07      	ldr	r3, [sp, #28]
 800e238:	4620      	mov	r0, r4
 800e23a:	6859      	ldr	r1, [r3, #4]
 800e23c:	f001 fd6c 	bl	800fd18 <_Balloc>
 800e240:	9005      	str	r0, [sp, #20]
 800e242:	2800      	cmp	r0, #0
 800e244:	f43f af0c 	beq.w	800e060 <_strtod_l+0x490>
 800e248:	9b07      	ldr	r3, [sp, #28]
 800e24a:	691a      	ldr	r2, [r3, #16]
 800e24c:	3202      	adds	r2, #2
 800e24e:	f103 010c 	add.w	r1, r3, #12
 800e252:	0092      	lsls	r2, r2, #2
 800e254:	300c      	adds	r0, #12
 800e256:	f7fe fdb3 	bl	800cdc0 <memcpy>
 800e25a:	ec4b ab10 	vmov	d0, sl, fp
 800e25e:	aa1a      	add	r2, sp, #104	; 0x68
 800e260:	a919      	add	r1, sp, #100	; 0x64
 800e262:	4620      	mov	r0, r4
 800e264:	f002 f946 	bl	80104f4 <__d2b>
 800e268:	ec4b ab18 	vmov	d8, sl, fp
 800e26c:	9018      	str	r0, [sp, #96]	; 0x60
 800e26e:	2800      	cmp	r0, #0
 800e270:	f43f aef6 	beq.w	800e060 <_strtod_l+0x490>
 800e274:	2101      	movs	r1, #1
 800e276:	4620      	mov	r0, r4
 800e278:	f001 fe90 	bl	800ff9c <__i2b>
 800e27c:	4606      	mov	r6, r0
 800e27e:	2800      	cmp	r0, #0
 800e280:	f43f aeee 	beq.w	800e060 <_strtod_l+0x490>
 800e284:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e286:	9904      	ldr	r1, [sp, #16]
 800e288:	2b00      	cmp	r3, #0
 800e28a:	bfab      	itete	ge
 800e28c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800e28e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800e290:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800e292:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800e296:	bfac      	ite	ge
 800e298:	eb03 0902 	addge.w	r9, r3, r2
 800e29c:	1ad7      	sublt	r7, r2, r3
 800e29e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800e2a0:	eba3 0801 	sub.w	r8, r3, r1
 800e2a4:	4490      	add	r8, r2
 800e2a6:	4ba1      	ldr	r3, [pc, #644]	; (800e52c <_strtod_l+0x95c>)
 800e2a8:	f108 38ff 	add.w	r8, r8, #4294967295
 800e2ac:	4598      	cmp	r8, r3
 800e2ae:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800e2b2:	f280 80c7 	bge.w	800e444 <_strtod_l+0x874>
 800e2b6:	eba3 0308 	sub.w	r3, r3, r8
 800e2ba:	2b1f      	cmp	r3, #31
 800e2bc:	eba2 0203 	sub.w	r2, r2, r3
 800e2c0:	f04f 0101 	mov.w	r1, #1
 800e2c4:	f300 80b1 	bgt.w	800e42a <_strtod_l+0x85a>
 800e2c8:	fa01 f303 	lsl.w	r3, r1, r3
 800e2cc:	930d      	str	r3, [sp, #52]	; 0x34
 800e2ce:	2300      	movs	r3, #0
 800e2d0:	9308      	str	r3, [sp, #32]
 800e2d2:	eb09 0802 	add.w	r8, r9, r2
 800e2d6:	9b04      	ldr	r3, [sp, #16]
 800e2d8:	45c1      	cmp	r9, r8
 800e2da:	4417      	add	r7, r2
 800e2dc:	441f      	add	r7, r3
 800e2de:	464b      	mov	r3, r9
 800e2e0:	bfa8      	it	ge
 800e2e2:	4643      	movge	r3, r8
 800e2e4:	42bb      	cmp	r3, r7
 800e2e6:	bfa8      	it	ge
 800e2e8:	463b      	movge	r3, r7
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	bfc2      	ittt	gt
 800e2ee:	eba8 0803 	subgt.w	r8, r8, r3
 800e2f2:	1aff      	subgt	r7, r7, r3
 800e2f4:	eba9 0903 	subgt.w	r9, r9, r3
 800e2f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	dd17      	ble.n	800e32e <_strtod_l+0x75e>
 800e2fe:	4631      	mov	r1, r6
 800e300:	461a      	mov	r2, r3
 800e302:	4620      	mov	r0, r4
 800e304:	f001 ff0a 	bl	801011c <__pow5mult>
 800e308:	4606      	mov	r6, r0
 800e30a:	2800      	cmp	r0, #0
 800e30c:	f43f aea8 	beq.w	800e060 <_strtod_l+0x490>
 800e310:	4601      	mov	r1, r0
 800e312:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800e314:	4620      	mov	r0, r4
 800e316:	f001 fe57 	bl	800ffc8 <__multiply>
 800e31a:	900b      	str	r0, [sp, #44]	; 0x2c
 800e31c:	2800      	cmp	r0, #0
 800e31e:	f43f ae9f 	beq.w	800e060 <_strtod_l+0x490>
 800e322:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e324:	4620      	mov	r0, r4
 800e326:	f001 fd37 	bl	800fd98 <_Bfree>
 800e32a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e32c:	9318      	str	r3, [sp, #96]	; 0x60
 800e32e:	f1b8 0f00 	cmp.w	r8, #0
 800e332:	f300 808c 	bgt.w	800e44e <_strtod_l+0x87e>
 800e336:	9b06      	ldr	r3, [sp, #24]
 800e338:	2b00      	cmp	r3, #0
 800e33a:	dd08      	ble.n	800e34e <_strtod_l+0x77e>
 800e33c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e33e:	9905      	ldr	r1, [sp, #20]
 800e340:	4620      	mov	r0, r4
 800e342:	f001 feeb 	bl	801011c <__pow5mult>
 800e346:	9005      	str	r0, [sp, #20]
 800e348:	2800      	cmp	r0, #0
 800e34a:	f43f ae89 	beq.w	800e060 <_strtod_l+0x490>
 800e34e:	2f00      	cmp	r7, #0
 800e350:	dd08      	ble.n	800e364 <_strtod_l+0x794>
 800e352:	9905      	ldr	r1, [sp, #20]
 800e354:	463a      	mov	r2, r7
 800e356:	4620      	mov	r0, r4
 800e358:	f001 ff3a 	bl	80101d0 <__lshift>
 800e35c:	9005      	str	r0, [sp, #20]
 800e35e:	2800      	cmp	r0, #0
 800e360:	f43f ae7e 	beq.w	800e060 <_strtod_l+0x490>
 800e364:	f1b9 0f00 	cmp.w	r9, #0
 800e368:	dd08      	ble.n	800e37c <_strtod_l+0x7ac>
 800e36a:	4631      	mov	r1, r6
 800e36c:	464a      	mov	r2, r9
 800e36e:	4620      	mov	r0, r4
 800e370:	f001 ff2e 	bl	80101d0 <__lshift>
 800e374:	4606      	mov	r6, r0
 800e376:	2800      	cmp	r0, #0
 800e378:	f43f ae72 	beq.w	800e060 <_strtod_l+0x490>
 800e37c:	9a05      	ldr	r2, [sp, #20]
 800e37e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e380:	4620      	mov	r0, r4
 800e382:	f001 ffb1 	bl	80102e8 <__mdiff>
 800e386:	4605      	mov	r5, r0
 800e388:	2800      	cmp	r0, #0
 800e38a:	f43f ae69 	beq.w	800e060 <_strtod_l+0x490>
 800e38e:	68c3      	ldr	r3, [r0, #12]
 800e390:	930b      	str	r3, [sp, #44]	; 0x2c
 800e392:	2300      	movs	r3, #0
 800e394:	60c3      	str	r3, [r0, #12]
 800e396:	4631      	mov	r1, r6
 800e398:	f001 ff8a 	bl	80102b0 <__mcmp>
 800e39c:	2800      	cmp	r0, #0
 800e39e:	da60      	bge.n	800e462 <_strtod_l+0x892>
 800e3a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e3a2:	ea53 030a 	orrs.w	r3, r3, sl
 800e3a6:	f040 8082 	bne.w	800e4ae <_strtod_l+0x8de>
 800e3aa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	d17d      	bne.n	800e4ae <_strtod_l+0x8de>
 800e3b2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e3b6:	0d1b      	lsrs	r3, r3, #20
 800e3b8:	051b      	lsls	r3, r3, #20
 800e3ba:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800e3be:	d976      	bls.n	800e4ae <_strtod_l+0x8de>
 800e3c0:	696b      	ldr	r3, [r5, #20]
 800e3c2:	b913      	cbnz	r3, 800e3ca <_strtod_l+0x7fa>
 800e3c4:	692b      	ldr	r3, [r5, #16]
 800e3c6:	2b01      	cmp	r3, #1
 800e3c8:	dd71      	ble.n	800e4ae <_strtod_l+0x8de>
 800e3ca:	4629      	mov	r1, r5
 800e3cc:	2201      	movs	r2, #1
 800e3ce:	4620      	mov	r0, r4
 800e3d0:	f001 fefe 	bl	80101d0 <__lshift>
 800e3d4:	4631      	mov	r1, r6
 800e3d6:	4605      	mov	r5, r0
 800e3d8:	f001 ff6a 	bl	80102b0 <__mcmp>
 800e3dc:	2800      	cmp	r0, #0
 800e3de:	dd66      	ble.n	800e4ae <_strtod_l+0x8de>
 800e3e0:	9904      	ldr	r1, [sp, #16]
 800e3e2:	4a53      	ldr	r2, [pc, #332]	; (800e530 <_strtod_l+0x960>)
 800e3e4:	465b      	mov	r3, fp
 800e3e6:	2900      	cmp	r1, #0
 800e3e8:	f000 8081 	beq.w	800e4ee <_strtod_l+0x91e>
 800e3ec:	ea02 010b 	and.w	r1, r2, fp
 800e3f0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800e3f4:	dc7b      	bgt.n	800e4ee <_strtod_l+0x91e>
 800e3f6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800e3fa:	f77f aea9 	ble.w	800e150 <_strtod_l+0x580>
 800e3fe:	4b4d      	ldr	r3, [pc, #308]	; (800e534 <_strtod_l+0x964>)
 800e400:	4650      	mov	r0, sl
 800e402:	4659      	mov	r1, fp
 800e404:	2200      	movs	r2, #0
 800e406:	f7f2 f8f7 	bl	80005f8 <__aeabi_dmul>
 800e40a:	460b      	mov	r3, r1
 800e40c:	4303      	orrs	r3, r0
 800e40e:	bf08      	it	eq
 800e410:	2322      	moveq	r3, #34	; 0x22
 800e412:	4682      	mov	sl, r0
 800e414:	468b      	mov	fp, r1
 800e416:	bf08      	it	eq
 800e418:	6023      	streq	r3, [r4, #0]
 800e41a:	e62b      	b.n	800e074 <_strtod_l+0x4a4>
 800e41c:	f04f 32ff 	mov.w	r2, #4294967295
 800e420:	fa02 f303 	lsl.w	r3, r2, r3
 800e424:	ea03 0a0a 	and.w	sl, r3, sl
 800e428:	e6e3      	b.n	800e1f2 <_strtod_l+0x622>
 800e42a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800e42e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800e432:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800e436:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800e43a:	fa01 f308 	lsl.w	r3, r1, r8
 800e43e:	9308      	str	r3, [sp, #32]
 800e440:	910d      	str	r1, [sp, #52]	; 0x34
 800e442:	e746      	b.n	800e2d2 <_strtod_l+0x702>
 800e444:	2300      	movs	r3, #0
 800e446:	9308      	str	r3, [sp, #32]
 800e448:	2301      	movs	r3, #1
 800e44a:	930d      	str	r3, [sp, #52]	; 0x34
 800e44c:	e741      	b.n	800e2d2 <_strtod_l+0x702>
 800e44e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e450:	4642      	mov	r2, r8
 800e452:	4620      	mov	r0, r4
 800e454:	f001 febc 	bl	80101d0 <__lshift>
 800e458:	9018      	str	r0, [sp, #96]	; 0x60
 800e45a:	2800      	cmp	r0, #0
 800e45c:	f47f af6b 	bne.w	800e336 <_strtod_l+0x766>
 800e460:	e5fe      	b.n	800e060 <_strtod_l+0x490>
 800e462:	465f      	mov	r7, fp
 800e464:	d16e      	bne.n	800e544 <_strtod_l+0x974>
 800e466:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e468:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e46c:	b342      	cbz	r2, 800e4c0 <_strtod_l+0x8f0>
 800e46e:	4a32      	ldr	r2, [pc, #200]	; (800e538 <_strtod_l+0x968>)
 800e470:	4293      	cmp	r3, r2
 800e472:	d128      	bne.n	800e4c6 <_strtod_l+0x8f6>
 800e474:	9b04      	ldr	r3, [sp, #16]
 800e476:	4651      	mov	r1, sl
 800e478:	b1eb      	cbz	r3, 800e4b6 <_strtod_l+0x8e6>
 800e47a:	4b2d      	ldr	r3, [pc, #180]	; (800e530 <_strtod_l+0x960>)
 800e47c:	403b      	ands	r3, r7
 800e47e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800e482:	f04f 32ff 	mov.w	r2, #4294967295
 800e486:	d819      	bhi.n	800e4bc <_strtod_l+0x8ec>
 800e488:	0d1b      	lsrs	r3, r3, #20
 800e48a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e48e:	fa02 f303 	lsl.w	r3, r2, r3
 800e492:	4299      	cmp	r1, r3
 800e494:	d117      	bne.n	800e4c6 <_strtod_l+0x8f6>
 800e496:	4b29      	ldr	r3, [pc, #164]	; (800e53c <_strtod_l+0x96c>)
 800e498:	429f      	cmp	r7, r3
 800e49a:	d102      	bne.n	800e4a2 <_strtod_l+0x8d2>
 800e49c:	3101      	adds	r1, #1
 800e49e:	f43f addf 	beq.w	800e060 <_strtod_l+0x490>
 800e4a2:	4b23      	ldr	r3, [pc, #140]	; (800e530 <_strtod_l+0x960>)
 800e4a4:	403b      	ands	r3, r7
 800e4a6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800e4aa:	f04f 0a00 	mov.w	sl, #0
 800e4ae:	9b04      	ldr	r3, [sp, #16]
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d1a4      	bne.n	800e3fe <_strtod_l+0x82e>
 800e4b4:	e5de      	b.n	800e074 <_strtod_l+0x4a4>
 800e4b6:	f04f 33ff 	mov.w	r3, #4294967295
 800e4ba:	e7ea      	b.n	800e492 <_strtod_l+0x8c2>
 800e4bc:	4613      	mov	r3, r2
 800e4be:	e7e8      	b.n	800e492 <_strtod_l+0x8c2>
 800e4c0:	ea53 030a 	orrs.w	r3, r3, sl
 800e4c4:	d08c      	beq.n	800e3e0 <_strtod_l+0x810>
 800e4c6:	9b08      	ldr	r3, [sp, #32]
 800e4c8:	b1db      	cbz	r3, 800e502 <_strtod_l+0x932>
 800e4ca:	423b      	tst	r3, r7
 800e4cc:	d0ef      	beq.n	800e4ae <_strtod_l+0x8de>
 800e4ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e4d0:	9a04      	ldr	r2, [sp, #16]
 800e4d2:	4650      	mov	r0, sl
 800e4d4:	4659      	mov	r1, fp
 800e4d6:	b1c3      	cbz	r3, 800e50a <_strtod_l+0x93a>
 800e4d8:	f7ff fb5c 	bl	800db94 <sulp>
 800e4dc:	4602      	mov	r2, r0
 800e4de:	460b      	mov	r3, r1
 800e4e0:	ec51 0b18 	vmov	r0, r1, d8
 800e4e4:	f7f1 fed2 	bl	800028c <__adddf3>
 800e4e8:	4682      	mov	sl, r0
 800e4ea:	468b      	mov	fp, r1
 800e4ec:	e7df      	b.n	800e4ae <_strtod_l+0x8de>
 800e4ee:	4013      	ands	r3, r2
 800e4f0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800e4f4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e4f8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e4fc:	f04f 3aff 	mov.w	sl, #4294967295
 800e500:	e7d5      	b.n	800e4ae <_strtod_l+0x8de>
 800e502:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e504:	ea13 0f0a 	tst.w	r3, sl
 800e508:	e7e0      	b.n	800e4cc <_strtod_l+0x8fc>
 800e50a:	f7ff fb43 	bl	800db94 <sulp>
 800e50e:	4602      	mov	r2, r0
 800e510:	460b      	mov	r3, r1
 800e512:	ec51 0b18 	vmov	r0, r1, d8
 800e516:	f7f1 feb7 	bl	8000288 <__aeabi_dsub>
 800e51a:	2200      	movs	r2, #0
 800e51c:	2300      	movs	r3, #0
 800e51e:	4682      	mov	sl, r0
 800e520:	468b      	mov	fp, r1
 800e522:	f7f2 fad1 	bl	8000ac8 <__aeabi_dcmpeq>
 800e526:	2800      	cmp	r0, #0
 800e528:	d0c1      	beq.n	800e4ae <_strtod_l+0x8de>
 800e52a:	e611      	b.n	800e150 <_strtod_l+0x580>
 800e52c:	fffffc02 	.word	0xfffffc02
 800e530:	7ff00000 	.word	0x7ff00000
 800e534:	39500000 	.word	0x39500000
 800e538:	000fffff 	.word	0x000fffff
 800e53c:	7fefffff 	.word	0x7fefffff
 800e540:	08021a60 	.word	0x08021a60
 800e544:	4631      	mov	r1, r6
 800e546:	4628      	mov	r0, r5
 800e548:	f002 f830 	bl	80105ac <__ratio>
 800e54c:	ec59 8b10 	vmov	r8, r9, d0
 800e550:	ee10 0a10 	vmov	r0, s0
 800e554:	2200      	movs	r2, #0
 800e556:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e55a:	4649      	mov	r1, r9
 800e55c:	f7f2 fac8 	bl	8000af0 <__aeabi_dcmple>
 800e560:	2800      	cmp	r0, #0
 800e562:	d07a      	beq.n	800e65a <_strtod_l+0xa8a>
 800e564:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e566:	2b00      	cmp	r3, #0
 800e568:	d04a      	beq.n	800e600 <_strtod_l+0xa30>
 800e56a:	4b95      	ldr	r3, [pc, #596]	; (800e7c0 <_strtod_l+0xbf0>)
 800e56c:	2200      	movs	r2, #0
 800e56e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800e572:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800e7c0 <_strtod_l+0xbf0>
 800e576:	f04f 0800 	mov.w	r8, #0
 800e57a:	4b92      	ldr	r3, [pc, #584]	; (800e7c4 <_strtod_l+0xbf4>)
 800e57c:	403b      	ands	r3, r7
 800e57e:	930d      	str	r3, [sp, #52]	; 0x34
 800e580:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e582:	4b91      	ldr	r3, [pc, #580]	; (800e7c8 <_strtod_l+0xbf8>)
 800e584:	429a      	cmp	r2, r3
 800e586:	f040 80b0 	bne.w	800e6ea <_strtod_l+0xb1a>
 800e58a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e58e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800e592:	ec4b ab10 	vmov	d0, sl, fp
 800e596:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e59a:	f001 ff2f 	bl	80103fc <__ulp>
 800e59e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e5a2:	ec53 2b10 	vmov	r2, r3, d0
 800e5a6:	f7f2 f827 	bl	80005f8 <__aeabi_dmul>
 800e5aa:	4652      	mov	r2, sl
 800e5ac:	465b      	mov	r3, fp
 800e5ae:	f7f1 fe6d 	bl	800028c <__adddf3>
 800e5b2:	460b      	mov	r3, r1
 800e5b4:	4983      	ldr	r1, [pc, #524]	; (800e7c4 <_strtod_l+0xbf4>)
 800e5b6:	4a85      	ldr	r2, [pc, #532]	; (800e7cc <_strtod_l+0xbfc>)
 800e5b8:	4019      	ands	r1, r3
 800e5ba:	4291      	cmp	r1, r2
 800e5bc:	4682      	mov	sl, r0
 800e5be:	d960      	bls.n	800e682 <_strtod_l+0xab2>
 800e5c0:	ee18 3a90 	vmov	r3, s17
 800e5c4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800e5c8:	4293      	cmp	r3, r2
 800e5ca:	d104      	bne.n	800e5d6 <_strtod_l+0xa06>
 800e5cc:	ee18 3a10 	vmov	r3, s16
 800e5d0:	3301      	adds	r3, #1
 800e5d2:	f43f ad45 	beq.w	800e060 <_strtod_l+0x490>
 800e5d6:	f8df b200 	ldr.w	fp, [pc, #512]	; 800e7d8 <_strtod_l+0xc08>
 800e5da:	f04f 3aff 	mov.w	sl, #4294967295
 800e5de:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e5e0:	4620      	mov	r0, r4
 800e5e2:	f001 fbd9 	bl	800fd98 <_Bfree>
 800e5e6:	9905      	ldr	r1, [sp, #20]
 800e5e8:	4620      	mov	r0, r4
 800e5ea:	f001 fbd5 	bl	800fd98 <_Bfree>
 800e5ee:	4631      	mov	r1, r6
 800e5f0:	4620      	mov	r0, r4
 800e5f2:	f001 fbd1 	bl	800fd98 <_Bfree>
 800e5f6:	4629      	mov	r1, r5
 800e5f8:	4620      	mov	r0, r4
 800e5fa:	f001 fbcd 	bl	800fd98 <_Bfree>
 800e5fe:	e61a      	b.n	800e236 <_strtod_l+0x666>
 800e600:	f1ba 0f00 	cmp.w	sl, #0
 800e604:	d11b      	bne.n	800e63e <_strtod_l+0xa6e>
 800e606:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e60a:	b9f3      	cbnz	r3, 800e64a <_strtod_l+0xa7a>
 800e60c:	4b6c      	ldr	r3, [pc, #432]	; (800e7c0 <_strtod_l+0xbf0>)
 800e60e:	2200      	movs	r2, #0
 800e610:	4640      	mov	r0, r8
 800e612:	4649      	mov	r1, r9
 800e614:	f7f2 fa62 	bl	8000adc <__aeabi_dcmplt>
 800e618:	b9d0      	cbnz	r0, 800e650 <_strtod_l+0xa80>
 800e61a:	4640      	mov	r0, r8
 800e61c:	4649      	mov	r1, r9
 800e61e:	4b6c      	ldr	r3, [pc, #432]	; (800e7d0 <_strtod_l+0xc00>)
 800e620:	2200      	movs	r2, #0
 800e622:	f7f1 ffe9 	bl	80005f8 <__aeabi_dmul>
 800e626:	4680      	mov	r8, r0
 800e628:	4689      	mov	r9, r1
 800e62a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800e62e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800e632:	9315      	str	r3, [sp, #84]	; 0x54
 800e634:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800e638:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800e63c:	e79d      	b.n	800e57a <_strtod_l+0x9aa>
 800e63e:	f1ba 0f01 	cmp.w	sl, #1
 800e642:	d102      	bne.n	800e64a <_strtod_l+0xa7a>
 800e644:	2f00      	cmp	r7, #0
 800e646:	f43f ad83 	beq.w	800e150 <_strtod_l+0x580>
 800e64a:	4b62      	ldr	r3, [pc, #392]	; (800e7d4 <_strtod_l+0xc04>)
 800e64c:	2200      	movs	r2, #0
 800e64e:	e78e      	b.n	800e56e <_strtod_l+0x99e>
 800e650:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800e7d0 <_strtod_l+0xc00>
 800e654:	f04f 0800 	mov.w	r8, #0
 800e658:	e7e7      	b.n	800e62a <_strtod_l+0xa5a>
 800e65a:	4b5d      	ldr	r3, [pc, #372]	; (800e7d0 <_strtod_l+0xc00>)
 800e65c:	4640      	mov	r0, r8
 800e65e:	4649      	mov	r1, r9
 800e660:	2200      	movs	r2, #0
 800e662:	f7f1 ffc9 	bl	80005f8 <__aeabi_dmul>
 800e666:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e668:	4680      	mov	r8, r0
 800e66a:	4689      	mov	r9, r1
 800e66c:	b933      	cbnz	r3, 800e67c <_strtod_l+0xaac>
 800e66e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e672:	900e      	str	r0, [sp, #56]	; 0x38
 800e674:	930f      	str	r3, [sp, #60]	; 0x3c
 800e676:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800e67a:	e7dd      	b.n	800e638 <_strtod_l+0xa68>
 800e67c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800e680:	e7f9      	b.n	800e676 <_strtod_l+0xaa6>
 800e682:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800e686:	9b04      	ldr	r3, [sp, #16]
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d1a8      	bne.n	800e5de <_strtod_l+0xa0e>
 800e68c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e690:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e692:	0d1b      	lsrs	r3, r3, #20
 800e694:	051b      	lsls	r3, r3, #20
 800e696:	429a      	cmp	r2, r3
 800e698:	d1a1      	bne.n	800e5de <_strtod_l+0xa0e>
 800e69a:	4640      	mov	r0, r8
 800e69c:	4649      	mov	r1, r9
 800e69e:	f7f2 fb0b 	bl	8000cb8 <__aeabi_d2lz>
 800e6a2:	f7f1 ff7b 	bl	800059c <__aeabi_l2d>
 800e6a6:	4602      	mov	r2, r0
 800e6a8:	460b      	mov	r3, r1
 800e6aa:	4640      	mov	r0, r8
 800e6ac:	4649      	mov	r1, r9
 800e6ae:	f7f1 fdeb 	bl	8000288 <__aeabi_dsub>
 800e6b2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e6b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e6b8:	ea43 030a 	orr.w	r3, r3, sl
 800e6bc:	4313      	orrs	r3, r2
 800e6be:	4680      	mov	r8, r0
 800e6c0:	4689      	mov	r9, r1
 800e6c2:	d055      	beq.n	800e770 <_strtod_l+0xba0>
 800e6c4:	a336      	add	r3, pc, #216	; (adr r3, 800e7a0 <_strtod_l+0xbd0>)
 800e6c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6ca:	f7f2 fa07 	bl	8000adc <__aeabi_dcmplt>
 800e6ce:	2800      	cmp	r0, #0
 800e6d0:	f47f acd0 	bne.w	800e074 <_strtod_l+0x4a4>
 800e6d4:	a334      	add	r3, pc, #208	; (adr r3, 800e7a8 <_strtod_l+0xbd8>)
 800e6d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6da:	4640      	mov	r0, r8
 800e6dc:	4649      	mov	r1, r9
 800e6de:	f7f2 fa1b 	bl	8000b18 <__aeabi_dcmpgt>
 800e6e2:	2800      	cmp	r0, #0
 800e6e4:	f43f af7b 	beq.w	800e5de <_strtod_l+0xa0e>
 800e6e8:	e4c4      	b.n	800e074 <_strtod_l+0x4a4>
 800e6ea:	9b04      	ldr	r3, [sp, #16]
 800e6ec:	b333      	cbz	r3, 800e73c <_strtod_l+0xb6c>
 800e6ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e6f0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800e6f4:	d822      	bhi.n	800e73c <_strtod_l+0xb6c>
 800e6f6:	a32e      	add	r3, pc, #184	; (adr r3, 800e7b0 <_strtod_l+0xbe0>)
 800e6f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6fc:	4640      	mov	r0, r8
 800e6fe:	4649      	mov	r1, r9
 800e700:	f7f2 f9f6 	bl	8000af0 <__aeabi_dcmple>
 800e704:	b1a0      	cbz	r0, 800e730 <_strtod_l+0xb60>
 800e706:	4649      	mov	r1, r9
 800e708:	4640      	mov	r0, r8
 800e70a:	f7f2 fa4d 	bl	8000ba8 <__aeabi_d2uiz>
 800e70e:	2801      	cmp	r0, #1
 800e710:	bf38      	it	cc
 800e712:	2001      	movcc	r0, #1
 800e714:	f7f1 fef6 	bl	8000504 <__aeabi_ui2d>
 800e718:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e71a:	4680      	mov	r8, r0
 800e71c:	4689      	mov	r9, r1
 800e71e:	bb23      	cbnz	r3, 800e76a <_strtod_l+0xb9a>
 800e720:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e724:	9010      	str	r0, [sp, #64]	; 0x40
 800e726:	9311      	str	r3, [sp, #68]	; 0x44
 800e728:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e72c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800e730:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e732:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e734:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800e738:	1a9b      	subs	r3, r3, r2
 800e73a:	9309      	str	r3, [sp, #36]	; 0x24
 800e73c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e740:	eeb0 0a48 	vmov.f32	s0, s16
 800e744:	eef0 0a68 	vmov.f32	s1, s17
 800e748:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e74c:	f001 fe56 	bl	80103fc <__ulp>
 800e750:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e754:	ec53 2b10 	vmov	r2, r3, d0
 800e758:	f7f1 ff4e 	bl	80005f8 <__aeabi_dmul>
 800e75c:	ec53 2b18 	vmov	r2, r3, d8
 800e760:	f7f1 fd94 	bl	800028c <__adddf3>
 800e764:	4682      	mov	sl, r0
 800e766:	468b      	mov	fp, r1
 800e768:	e78d      	b.n	800e686 <_strtod_l+0xab6>
 800e76a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800e76e:	e7db      	b.n	800e728 <_strtod_l+0xb58>
 800e770:	a311      	add	r3, pc, #68	; (adr r3, 800e7b8 <_strtod_l+0xbe8>)
 800e772:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e776:	f7f2 f9b1 	bl	8000adc <__aeabi_dcmplt>
 800e77a:	e7b2      	b.n	800e6e2 <_strtod_l+0xb12>
 800e77c:	2300      	movs	r3, #0
 800e77e:	930a      	str	r3, [sp, #40]	; 0x28
 800e780:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e782:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e784:	6013      	str	r3, [r2, #0]
 800e786:	f7ff ba6b 	b.w	800dc60 <_strtod_l+0x90>
 800e78a:	2a65      	cmp	r2, #101	; 0x65
 800e78c:	f43f ab5f 	beq.w	800de4e <_strtod_l+0x27e>
 800e790:	2a45      	cmp	r2, #69	; 0x45
 800e792:	f43f ab5c 	beq.w	800de4e <_strtod_l+0x27e>
 800e796:	2301      	movs	r3, #1
 800e798:	f7ff bb94 	b.w	800dec4 <_strtod_l+0x2f4>
 800e79c:	f3af 8000 	nop.w
 800e7a0:	94a03595 	.word	0x94a03595
 800e7a4:	3fdfffff 	.word	0x3fdfffff
 800e7a8:	35afe535 	.word	0x35afe535
 800e7ac:	3fe00000 	.word	0x3fe00000
 800e7b0:	ffc00000 	.word	0xffc00000
 800e7b4:	41dfffff 	.word	0x41dfffff
 800e7b8:	94a03595 	.word	0x94a03595
 800e7bc:	3fcfffff 	.word	0x3fcfffff
 800e7c0:	3ff00000 	.word	0x3ff00000
 800e7c4:	7ff00000 	.word	0x7ff00000
 800e7c8:	7fe00000 	.word	0x7fe00000
 800e7cc:	7c9fffff 	.word	0x7c9fffff
 800e7d0:	3fe00000 	.word	0x3fe00000
 800e7d4:	bff00000 	.word	0xbff00000
 800e7d8:	7fefffff 	.word	0x7fefffff

0800e7dc <_strtod_r>:
 800e7dc:	4b01      	ldr	r3, [pc, #4]	; (800e7e4 <_strtod_r+0x8>)
 800e7de:	f7ff b9f7 	b.w	800dbd0 <_strtod_l>
 800e7e2:	bf00      	nop
 800e7e4:	200000e4 	.word	0x200000e4

0800e7e8 <_strtol_l.constprop.0>:
 800e7e8:	2b01      	cmp	r3, #1
 800e7ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7ee:	d001      	beq.n	800e7f4 <_strtol_l.constprop.0+0xc>
 800e7f0:	2b24      	cmp	r3, #36	; 0x24
 800e7f2:	d906      	bls.n	800e802 <_strtol_l.constprop.0+0x1a>
 800e7f4:	f7fe faaa 	bl	800cd4c <__errno>
 800e7f8:	2316      	movs	r3, #22
 800e7fa:	6003      	str	r3, [r0, #0]
 800e7fc:	2000      	movs	r0, #0
 800e7fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e802:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800e8e8 <_strtol_l.constprop.0+0x100>
 800e806:	460d      	mov	r5, r1
 800e808:	462e      	mov	r6, r5
 800e80a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e80e:	f814 700c 	ldrb.w	r7, [r4, ip]
 800e812:	f017 0708 	ands.w	r7, r7, #8
 800e816:	d1f7      	bne.n	800e808 <_strtol_l.constprop.0+0x20>
 800e818:	2c2d      	cmp	r4, #45	; 0x2d
 800e81a:	d132      	bne.n	800e882 <_strtol_l.constprop.0+0x9a>
 800e81c:	782c      	ldrb	r4, [r5, #0]
 800e81e:	2701      	movs	r7, #1
 800e820:	1cb5      	adds	r5, r6, #2
 800e822:	2b00      	cmp	r3, #0
 800e824:	d05b      	beq.n	800e8de <_strtol_l.constprop.0+0xf6>
 800e826:	2b10      	cmp	r3, #16
 800e828:	d109      	bne.n	800e83e <_strtol_l.constprop.0+0x56>
 800e82a:	2c30      	cmp	r4, #48	; 0x30
 800e82c:	d107      	bne.n	800e83e <_strtol_l.constprop.0+0x56>
 800e82e:	782c      	ldrb	r4, [r5, #0]
 800e830:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800e834:	2c58      	cmp	r4, #88	; 0x58
 800e836:	d14d      	bne.n	800e8d4 <_strtol_l.constprop.0+0xec>
 800e838:	786c      	ldrb	r4, [r5, #1]
 800e83a:	2310      	movs	r3, #16
 800e83c:	3502      	adds	r5, #2
 800e83e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800e842:	f108 38ff 	add.w	r8, r8, #4294967295
 800e846:	f04f 0c00 	mov.w	ip, #0
 800e84a:	fbb8 f9f3 	udiv	r9, r8, r3
 800e84e:	4666      	mov	r6, ip
 800e850:	fb03 8a19 	mls	sl, r3, r9, r8
 800e854:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800e858:	f1be 0f09 	cmp.w	lr, #9
 800e85c:	d816      	bhi.n	800e88c <_strtol_l.constprop.0+0xa4>
 800e85e:	4674      	mov	r4, lr
 800e860:	42a3      	cmp	r3, r4
 800e862:	dd24      	ble.n	800e8ae <_strtol_l.constprop.0+0xc6>
 800e864:	f1bc 0f00 	cmp.w	ip, #0
 800e868:	db1e      	blt.n	800e8a8 <_strtol_l.constprop.0+0xc0>
 800e86a:	45b1      	cmp	r9, r6
 800e86c:	d31c      	bcc.n	800e8a8 <_strtol_l.constprop.0+0xc0>
 800e86e:	d101      	bne.n	800e874 <_strtol_l.constprop.0+0x8c>
 800e870:	45a2      	cmp	sl, r4
 800e872:	db19      	blt.n	800e8a8 <_strtol_l.constprop.0+0xc0>
 800e874:	fb06 4603 	mla	r6, r6, r3, r4
 800e878:	f04f 0c01 	mov.w	ip, #1
 800e87c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e880:	e7e8      	b.n	800e854 <_strtol_l.constprop.0+0x6c>
 800e882:	2c2b      	cmp	r4, #43	; 0x2b
 800e884:	bf04      	itt	eq
 800e886:	782c      	ldrbeq	r4, [r5, #0]
 800e888:	1cb5      	addeq	r5, r6, #2
 800e88a:	e7ca      	b.n	800e822 <_strtol_l.constprop.0+0x3a>
 800e88c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800e890:	f1be 0f19 	cmp.w	lr, #25
 800e894:	d801      	bhi.n	800e89a <_strtol_l.constprop.0+0xb2>
 800e896:	3c37      	subs	r4, #55	; 0x37
 800e898:	e7e2      	b.n	800e860 <_strtol_l.constprop.0+0x78>
 800e89a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800e89e:	f1be 0f19 	cmp.w	lr, #25
 800e8a2:	d804      	bhi.n	800e8ae <_strtol_l.constprop.0+0xc6>
 800e8a4:	3c57      	subs	r4, #87	; 0x57
 800e8a6:	e7db      	b.n	800e860 <_strtol_l.constprop.0+0x78>
 800e8a8:	f04f 3cff 	mov.w	ip, #4294967295
 800e8ac:	e7e6      	b.n	800e87c <_strtol_l.constprop.0+0x94>
 800e8ae:	f1bc 0f00 	cmp.w	ip, #0
 800e8b2:	da05      	bge.n	800e8c0 <_strtol_l.constprop.0+0xd8>
 800e8b4:	2322      	movs	r3, #34	; 0x22
 800e8b6:	6003      	str	r3, [r0, #0]
 800e8b8:	4646      	mov	r6, r8
 800e8ba:	b942      	cbnz	r2, 800e8ce <_strtol_l.constprop.0+0xe6>
 800e8bc:	4630      	mov	r0, r6
 800e8be:	e79e      	b.n	800e7fe <_strtol_l.constprop.0+0x16>
 800e8c0:	b107      	cbz	r7, 800e8c4 <_strtol_l.constprop.0+0xdc>
 800e8c2:	4276      	negs	r6, r6
 800e8c4:	2a00      	cmp	r2, #0
 800e8c6:	d0f9      	beq.n	800e8bc <_strtol_l.constprop.0+0xd4>
 800e8c8:	f1bc 0f00 	cmp.w	ip, #0
 800e8cc:	d000      	beq.n	800e8d0 <_strtol_l.constprop.0+0xe8>
 800e8ce:	1e69      	subs	r1, r5, #1
 800e8d0:	6011      	str	r1, [r2, #0]
 800e8d2:	e7f3      	b.n	800e8bc <_strtol_l.constprop.0+0xd4>
 800e8d4:	2430      	movs	r4, #48	; 0x30
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d1b1      	bne.n	800e83e <_strtol_l.constprop.0+0x56>
 800e8da:	2308      	movs	r3, #8
 800e8dc:	e7af      	b.n	800e83e <_strtol_l.constprop.0+0x56>
 800e8de:	2c30      	cmp	r4, #48	; 0x30
 800e8e0:	d0a5      	beq.n	800e82e <_strtol_l.constprop.0+0x46>
 800e8e2:	230a      	movs	r3, #10
 800e8e4:	e7ab      	b.n	800e83e <_strtol_l.constprop.0+0x56>
 800e8e6:	bf00      	nop
 800e8e8:	08021a89 	.word	0x08021a89

0800e8ec <_strtol_r>:
 800e8ec:	f7ff bf7c 	b.w	800e7e8 <_strtol_l.constprop.0>

0800e8f0 <strtol>:
 800e8f0:	4613      	mov	r3, r2
 800e8f2:	460a      	mov	r2, r1
 800e8f4:	4601      	mov	r1, r0
 800e8f6:	4802      	ldr	r0, [pc, #8]	; (800e900 <strtol+0x10>)
 800e8f8:	6800      	ldr	r0, [r0, #0]
 800e8fa:	f7ff bf75 	b.w	800e7e8 <_strtol_l.constprop.0>
 800e8fe:	bf00      	nop
 800e900:	2000007c 	.word	0x2000007c

0800e904 <quorem>:
 800e904:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e908:	6903      	ldr	r3, [r0, #16]
 800e90a:	690c      	ldr	r4, [r1, #16]
 800e90c:	42a3      	cmp	r3, r4
 800e90e:	4607      	mov	r7, r0
 800e910:	f2c0 8081 	blt.w	800ea16 <quorem+0x112>
 800e914:	3c01      	subs	r4, #1
 800e916:	f101 0814 	add.w	r8, r1, #20
 800e91a:	f100 0514 	add.w	r5, r0, #20
 800e91e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e922:	9301      	str	r3, [sp, #4]
 800e924:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e928:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e92c:	3301      	adds	r3, #1
 800e92e:	429a      	cmp	r2, r3
 800e930:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800e934:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e938:	fbb2 f6f3 	udiv	r6, r2, r3
 800e93c:	d331      	bcc.n	800e9a2 <quorem+0x9e>
 800e93e:	f04f 0e00 	mov.w	lr, #0
 800e942:	4640      	mov	r0, r8
 800e944:	46ac      	mov	ip, r5
 800e946:	46f2      	mov	sl, lr
 800e948:	f850 2b04 	ldr.w	r2, [r0], #4
 800e94c:	b293      	uxth	r3, r2
 800e94e:	fb06 e303 	mla	r3, r6, r3, lr
 800e952:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800e956:	b29b      	uxth	r3, r3
 800e958:	ebaa 0303 	sub.w	r3, sl, r3
 800e95c:	f8dc a000 	ldr.w	sl, [ip]
 800e960:	0c12      	lsrs	r2, r2, #16
 800e962:	fa13 f38a 	uxtah	r3, r3, sl
 800e966:	fb06 e202 	mla	r2, r6, r2, lr
 800e96a:	9300      	str	r3, [sp, #0]
 800e96c:	9b00      	ldr	r3, [sp, #0]
 800e96e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e972:	b292      	uxth	r2, r2
 800e974:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800e978:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e97c:	f8bd 3000 	ldrh.w	r3, [sp]
 800e980:	4581      	cmp	r9, r0
 800e982:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e986:	f84c 3b04 	str.w	r3, [ip], #4
 800e98a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800e98e:	d2db      	bcs.n	800e948 <quorem+0x44>
 800e990:	f855 300b 	ldr.w	r3, [r5, fp]
 800e994:	b92b      	cbnz	r3, 800e9a2 <quorem+0x9e>
 800e996:	9b01      	ldr	r3, [sp, #4]
 800e998:	3b04      	subs	r3, #4
 800e99a:	429d      	cmp	r5, r3
 800e99c:	461a      	mov	r2, r3
 800e99e:	d32e      	bcc.n	800e9fe <quorem+0xfa>
 800e9a0:	613c      	str	r4, [r7, #16]
 800e9a2:	4638      	mov	r0, r7
 800e9a4:	f001 fc84 	bl	80102b0 <__mcmp>
 800e9a8:	2800      	cmp	r0, #0
 800e9aa:	db24      	blt.n	800e9f6 <quorem+0xf2>
 800e9ac:	3601      	adds	r6, #1
 800e9ae:	4628      	mov	r0, r5
 800e9b0:	f04f 0c00 	mov.w	ip, #0
 800e9b4:	f858 2b04 	ldr.w	r2, [r8], #4
 800e9b8:	f8d0 e000 	ldr.w	lr, [r0]
 800e9bc:	b293      	uxth	r3, r2
 800e9be:	ebac 0303 	sub.w	r3, ip, r3
 800e9c2:	0c12      	lsrs	r2, r2, #16
 800e9c4:	fa13 f38e 	uxtah	r3, r3, lr
 800e9c8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e9cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e9d0:	b29b      	uxth	r3, r3
 800e9d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e9d6:	45c1      	cmp	r9, r8
 800e9d8:	f840 3b04 	str.w	r3, [r0], #4
 800e9dc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e9e0:	d2e8      	bcs.n	800e9b4 <quorem+0xb0>
 800e9e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e9e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e9ea:	b922      	cbnz	r2, 800e9f6 <quorem+0xf2>
 800e9ec:	3b04      	subs	r3, #4
 800e9ee:	429d      	cmp	r5, r3
 800e9f0:	461a      	mov	r2, r3
 800e9f2:	d30a      	bcc.n	800ea0a <quorem+0x106>
 800e9f4:	613c      	str	r4, [r7, #16]
 800e9f6:	4630      	mov	r0, r6
 800e9f8:	b003      	add	sp, #12
 800e9fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9fe:	6812      	ldr	r2, [r2, #0]
 800ea00:	3b04      	subs	r3, #4
 800ea02:	2a00      	cmp	r2, #0
 800ea04:	d1cc      	bne.n	800e9a0 <quorem+0x9c>
 800ea06:	3c01      	subs	r4, #1
 800ea08:	e7c7      	b.n	800e99a <quorem+0x96>
 800ea0a:	6812      	ldr	r2, [r2, #0]
 800ea0c:	3b04      	subs	r3, #4
 800ea0e:	2a00      	cmp	r2, #0
 800ea10:	d1f0      	bne.n	800e9f4 <quorem+0xf0>
 800ea12:	3c01      	subs	r4, #1
 800ea14:	e7eb      	b.n	800e9ee <quorem+0xea>
 800ea16:	2000      	movs	r0, #0
 800ea18:	e7ee      	b.n	800e9f8 <quorem+0xf4>
 800ea1a:	0000      	movs	r0, r0
 800ea1c:	0000      	movs	r0, r0
	...

0800ea20 <_dtoa_r>:
 800ea20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea24:	ed2d 8b04 	vpush	{d8-d9}
 800ea28:	ec57 6b10 	vmov	r6, r7, d0
 800ea2c:	b093      	sub	sp, #76	; 0x4c
 800ea2e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ea30:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ea34:	9106      	str	r1, [sp, #24]
 800ea36:	ee10 aa10 	vmov	sl, s0
 800ea3a:	4604      	mov	r4, r0
 800ea3c:	9209      	str	r2, [sp, #36]	; 0x24
 800ea3e:	930c      	str	r3, [sp, #48]	; 0x30
 800ea40:	46bb      	mov	fp, r7
 800ea42:	b975      	cbnz	r5, 800ea62 <_dtoa_r+0x42>
 800ea44:	2010      	movs	r0, #16
 800ea46:	f001 f94d 	bl	800fce4 <malloc>
 800ea4a:	4602      	mov	r2, r0
 800ea4c:	6260      	str	r0, [r4, #36]	; 0x24
 800ea4e:	b920      	cbnz	r0, 800ea5a <_dtoa_r+0x3a>
 800ea50:	4ba7      	ldr	r3, [pc, #668]	; (800ecf0 <_dtoa_r+0x2d0>)
 800ea52:	21ea      	movs	r1, #234	; 0xea
 800ea54:	48a7      	ldr	r0, [pc, #668]	; (800ecf4 <_dtoa_r+0x2d4>)
 800ea56:	f002 f8ad 	bl	8010bb4 <__assert_func>
 800ea5a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ea5e:	6005      	str	r5, [r0, #0]
 800ea60:	60c5      	str	r5, [r0, #12]
 800ea62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ea64:	6819      	ldr	r1, [r3, #0]
 800ea66:	b151      	cbz	r1, 800ea7e <_dtoa_r+0x5e>
 800ea68:	685a      	ldr	r2, [r3, #4]
 800ea6a:	604a      	str	r2, [r1, #4]
 800ea6c:	2301      	movs	r3, #1
 800ea6e:	4093      	lsls	r3, r2
 800ea70:	608b      	str	r3, [r1, #8]
 800ea72:	4620      	mov	r0, r4
 800ea74:	f001 f990 	bl	800fd98 <_Bfree>
 800ea78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ea7a:	2200      	movs	r2, #0
 800ea7c:	601a      	str	r2, [r3, #0]
 800ea7e:	1e3b      	subs	r3, r7, #0
 800ea80:	bfaa      	itet	ge
 800ea82:	2300      	movge	r3, #0
 800ea84:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800ea88:	f8c8 3000 	strge.w	r3, [r8]
 800ea8c:	4b9a      	ldr	r3, [pc, #616]	; (800ecf8 <_dtoa_r+0x2d8>)
 800ea8e:	bfbc      	itt	lt
 800ea90:	2201      	movlt	r2, #1
 800ea92:	f8c8 2000 	strlt.w	r2, [r8]
 800ea96:	ea33 030b 	bics.w	r3, r3, fp
 800ea9a:	d11b      	bne.n	800ead4 <_dtoa_r+0xb4>
 800ea9c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ea9e:	f242 730f 	movw	r3, #9999	; 0x270f
 800eaa2:	6013      	str	r3, [r2, #0]
 800eaa4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800eaa8:	4333      	orrs	r3, r6
 800eaaa:	f000 8592 	beq.w	800f5d2 <_dtoa_r+0xbb2>
 800eaae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800eab0:	b963      	cbnz	r3, 800eacc <_dtoa_r+0xac>
 800eab2:	4b92      	ldr	r3, [pc, #584]	; (800ecfc <_dtoa_r+0x2dc>)
 800eab4:	e022      	b.n	800eafc <_dtoa_r+0xdc>
 800eab6:	4b92      	ldr	r3, [pc, #584]	; (800ed00 <_dtoa_r+0x2e0>)
 800eab8:	9301      	str	r3, [sp, #4]
 800eaba:	3308      	adds	r3, #8
 800eabc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800eabe:	6013      	str	r3, [r2, #0]
 800eac0:	9801      	ldr	r0, [sp, #4]
 800eac2:	b013      	add	sp, #76	; 0x4c
 800eac4:	ecbd 8b04 	vpop	{d8-d9}
 800eac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eacc:	4b8b      	ldr	r3, [pc, #556]	; (800ecfc <_dtoa_r+0x2dc>)
 800eace:	9301      	str	r3, [sp, #4]
 800ead0:	3303      	adds	r3, #3
 800ead2:	e7f3      	b.n	800eabc <_dtoa_r+0x9c>
 800ead4:	2200      	movs	r2, #0
 800ead6:	2300      	movs	r3, #0
 800ead8:	4650      	mov	r0, sl
 800eada:	4659      	mov	r1, fp
 800eadc:	f7f1 fff4 	bl	8000ac8 <__aeabi_dcmpeq>
 800eae0:	ec4b ab19 	vmov	d9, sl, fp
 800eae4:	4680      	mov	r8, r0
 800eae6:	b158      	cbz	r0, 800eb00 <_dtoa_r+0xe0>
 800eae8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800eaea:	2301      	movs	r3, #1
 800eaec:	6013      	str	r3, [r2, #0]
 800eaee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	f000 856b 	beq.w	800f5cc <_dtoa_r+0xbac>
 800eaf6:	4883      	ldr	r0, [pc, #524]	; (800ed04 <_dtoa_r+0x2e4>)
 800eaf8:	6018      	str	r0, [r3, #0]
 800eafa:	1e43      	subs	r3, r0, #1
 800eafc:	9301      	str	r3, [sp, #4]
 800eafe:	e7df      	b.n	800eac0 <_dtoa_r+0xa0>
 800eb00:	ec4b ab10 	vmov	d0, sl, fp
 800eb04:	aa10      	add	r2, sp, #64	; 0x40
 800eb06:	a911      	add	r1, sp, #68	; 0x44
 800eb08:	4620      	mov	r0, r4
 800eb0a:	f001 fcf3 	bl	80104f4 <__d2b>
 800eb0e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800eb12:	ee08 0a10 	vmov	s16, r0
 800eb16:	2d00      	cmp	r5, #0
 800eb18:	f000 8084 	beq.w	800ec24 <_dtoa_r+0x204>
 800eb1c:	ee19 3a90 	vmov	r3, s19
 800eb20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eb24:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800eb28:	4656      	mov	r6, sl
 800eb2a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800eb2e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800eb32:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800eb36:	4b74      	ldr	r3, [pc, #464]	; (800ed08 <_dtoa_r+0x2e8>)
 800eb38:	2200      	movs	r2, #0
 800eb3a:	4630      	mov	r0, r6
 800eb3c:	4639      	mov	r1, r7
 800eb3e:	f7f1 fba3 	bl	8000288 <__aeabi_dsub>
 800eb42:	a365      	add	r3, pc, #404	; (adr r3, 800ecd8 <_dtoa_r+0x2b8>)
 800eb44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb48:	f7f1 fd56 	bl	80005f8 <__aeabi_dmul>
 800eb4c:	a364      	add	r3, pc, #400	; (adr r3, 800ece0 <_dtoa_r+0x2c0>)
 800eb4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb52:	f7f1 fb9b 	bl	800028c <__adddf3>
 800eb56:	4606      	mov	r6, r0
 800eb58:	4628      	mov	r0, r5
 800eb5a:	460f      	mov	r7, r1
 800eb5c:	f7f1 fce2 	bl	8000524 <__aeabi_i2d>
 800eb60:	a361      	add	r3, pc, #388	; (adr r3, 800ece8 <_dtoa_r+0x2c8>)
 800eb62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb66:	f7f1 fd47 	bl	80005f8 <__aeabi_dmul>
 800eb6a:	4602      	mov	r2, r0
 800eb6c:	460b      	mov	r3, r1
 800eb6e:	4630      	mov	r0, r6
 800eb70:	4639      	mov	r1, r7
 800eb72:	f7f1 fb8b 	bl	800028c <__adddf3>
 800eb76:	4606      	mov	r6, r0
 800eb78:	460f      	mov	r7, r1
 800eb7a:	f7f1 ffed 	bl	8000b58 <__aeabi_d2iz>
 800eb7e:	2200      	movs	r2, #0
 800eb80:	9000      	str	r0, [sp, #0]
 800eb82:	2300      	movs	r3, #0
 800eb84:	4630      	mov	r0, r6
 800eb86:	4639      	mov	r1, r7
 800eb88:	f7f1 ffa8 	bl	8000adc <__aeabi_dcmplt>
 800eb8c:	b150      	cbz	r0, 800eba4 <_dtoa_r+0x184>
 800eb8e:	9800      	ldr	r0, [sp, #0]
 800eb90:	f7f1 fcc8 	bl	8000524 <__aeabi_i2d>
 800eb94:	4632      	mov	r2, r6
 800eb96:	463b      	mov	r3, r7
 800eb98:	f7f1 ff96 	bl	8000ac8 <__aeabi_dcmpeq>
 800eb9c:	b910      	cbnz	r0, 800eba4 <_dtoa_r+0x184>
 800eb9e:	9b00      	ldr	r3, [sp, #0]
 800eba0:	3b01      	subs	r3, #1
 800eba2:	9300      	str	r3, [sp, #0]
 800eba4:	9b00      	ldr	r3, [sp, #0]
 800eba6:	2b16      	cmp	r3, #22
 800eba8:	d85a      	bhi.n	800ec60 <_dtoa_r+0x240>
 800ebaa:	9a00      	ldr	r2, [sp, #0]
 800ebac:	4b57      	ldr	r3, [pc, #348]	; (800ed0c <_dtoa_r+0x2ec>)
 800ebae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ebb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebb6:	ec51 0b19 	vmov	r0, r1, d9
 800ebba:	f7f1 ff8f 	bl	8000adc <__aeabi_dcmplt>
 800ebbe:	2800      	cmp	r0, #0
 800ebc0:	d050      	beq.n	800ec64 <_dtoa_r+0x244>
 800ebc2:	9b00      	ldr	r3, [sp, #0]
 800ebc4:	3b01      	subs	r3, #1
 800ebc6:	9300      	str	r3, [sp, #0]
 800ebc8:	2300      	movs	r3, #0
 800ebca:	930b      	str	r3, [sp, #44]	; 0x2c
 800ebcc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ebce:	1b5d      	subs	r5, r3, r5
 800ebd0:	1e6b      	subs	r3, r5, #1
 800ebd2:	9305      	str	r3, [sp, #20]
 800ebd4:	bf45      	ittet	mi
 800ebd6:	f1c5 0301 	rsbmi	r3, r5, #1
 800ebda:	9304      	strmi	r3, [sp, #16]
 800ebdc:	2300      	movpl	r3, #0
 800ebde:	2300      	movmi	r3, #0
 800ebe0:	bf4c      	ite	mi
 800ebe2:	9305      	strmi	r3, [sp, #20]
 800ebe4:	9304      	strpl	r3, [sp, #16]
 800ebe6:	9b00      	ldr	r3, [sp, #0]
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	db3d      	blt.n	800ec68 <_dtoa_r+0x248>
 800ebec:	9b05      	ldr	r3, [sp, #20]
 800ebee:	9a00      	ldr	r2, [sp, #0]
 800ebf0:	920a      	str	r2, [sp, #40]	; 0x28
 800ebf2:	4413      	add	r3, r2
 800ebf4:	9305      	str	r3, [sp, #20]
 800ebf6:	2300      	movs	r3, #0
 800ebf8:	9307      	str	r3, [sp, #28]
 800ebfa:	9b06      	ldr	r3, [sp, #24]
 800ebfc:	2b09      	cmp	r3, #9
 800ebfe:	f200 8089 	bhi.w	800ed14 <_dtoa_r+0x2f4>
 800ec02:	2b05      	cmp	r3, #5
 800ec04:	bfc4      	itt	gt
 800ec06:	3b04      	subgt	r3, #4
 800ec08:	9306      	strgt	r3, [sp, #24]
 800ec0a:	9b06      	ldr	r3, [sp, #24]
 800ec0c:	f1a3 0302 	sub.w	r3, r3, #2
 800ec10:	bfcc      	ite	gt
 800ec12:	2500      	movgt	r5, #0
 800ec14:	2501      	movle	r5, #1
 800ec16:	2b03      	cmp	r3, #3
 800ec18:	f200 8087 	bhi.w	800ed2a <_dtoa_r+0x30a>
 800ec1c:	e8df f003 	tbb	[pc, r3]
 800ec20:	59383a2d 	.word	0x59383a2d
 800ec24:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800ec28:	441d      	add	r5, r3
 800ec2a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ec2e:	2b20      	cmp	r3, #32
 800ec30:	bfc1      	itttt	gt
 800ec32:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ec36:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800ec3a:	fa0b f303 	lslgt.w	r3, fp, r3
 800ec3e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800ec42:	bfda      	itte	le
 800ec44:	f1c3 0320 	rsble	r3, r3, #32
 800ec48:	fa06 f003 	lslle.w	r0, r6, r3
 800ec4c:	4318      	orrgt	r0, r3
 800ec4e:	f7f1 fc59 	bl	8000504 <__aeabi_ui2d>
 800ec52:	2301      	movs	r3, #1
 800ec54:	4606      	mov	r6, r0
 800ec56:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800ec5a:	3d01      	subs	r5, #1
 800ec5c:	930e      	str	r3, [sp, #56]	; 0x38
 800ec5e:	e76a      	b.n	800eb36 <_dtoa_r+0x116>
 800ec60:	2301      	movs	r3, #1
 800ec62:	e7b2      	b.n	800ebca <_dtoa_r+0x1aa>
 800ec64:	900b      	str	r0, [sp, #44]	; 0x2c
 800ec66:	e7b1      	b.n	800ebcc <_dtoa_r+0x1ac>
 800ec68:	9b04      	ldr	r3, [sp, #16]
 800ec6a:	9a00      	ldr	r2, [sp, #0]
 800ec6c:	1a9b      	subs	r3, r3, r2
 800ec6e:	9304      	str	r3, [sp, #16]
 800ec70:	4253      	negs	r3, r2
 800ec72:	9307      	str	r3, [sp, #28]
 800ec74:	2300      	movs	r3, #0
 800ec76:	930a      	str	r3, [sp, #40]	; 0x28
 800ec78:	e7bf      	b.n	800ebfa <_dtoa_r+0x1da>
 800ec7a:	2300      	movs	r3, #0
 800ec7c:	9308      	str	r3, [sp, #32]
 800ec7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	dc55      	bgt.n	800ed30 <_dtoa_r+0x310>
 800ec84:	2301      	movs	r3, #1
 800ec86:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ec8a:	461a      	mov	r2, r3
 800ec8c:	9209      	str	r2, [sp, #36]	; 0x24
 800ec8e:	e00c      	b.n	800ecaa <_dtoa_r+0x28a>
 800ec90:	2301      	movs	r3, #1
 800ec92:	e7f3      	b.n	800ec7c <_dtoa_r+0x25c>
 800ec94:	2300      	movs	r3, #0
 800ec96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ec98:	9308      	str	r3, [sp, #32]
 800ec9a:	9b00      	ldr	r3, [sp, #0]
 800ec9c:	4413      	add	r3, r2
 800ec9e:	9302      	str	r3, [sp, #8]
 800eca0:	3301      	adds	r3, #1
 800eca2:	2b01      	cmp	r3, #1
 800eca4:	9303      	str	r3, [sp, #12]
 800eca6:	bfb8      	it	lt
 800eca8:	2301      	movlt	r3, #1
 800ecaa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800ecac:	2200      	movs	r2, #0
 800ecae:	6042      	str	r2, [r0, #4]
 800ecb0:	2204      	movs	r2, #4
 800ecb2:	f102 0614 	add.w	r6, r2, #20
 800ecb6:	429e      	cmp	r6, r3
 800ecb8:	6841      	ldr	r1, [r0, #4]
 800ecba:	d93d      	bls.n	800ed38 <_dtoa_r+0x318>
 800ecbc:	4620      	mov	r0, r4
 800ecbe:	f001 f82b 	bl	800fd18 <_Balloc>
 800ecc2:	9001      	str	r0, [sp, #4]
 800ecc4:	2800      	cmp	r0, #0
 800ecc6:	d13b      	bne.n	800ed40 <_dtoa_r+0x320>
 800ecc8:	4b11      	ldr	r3, [pc, #68]	; (800ed10 <_dtoa_r+0x2f0>)
 800ecca:	4602      	mov	r2, r0
 800eccc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ecd0:	e6c0      	b.n	800ea54 <_dtoa_r+0x34>
 800ecd2:	2301      	movs	r3, #1
 800ecd4:	e7df      	b.n	800ec96 <_dtoa_r+0x276>
 800ecd6:	bf00      	nop
 800ecd8:	636f4361 	.word	0x636f4361
 800ecdc:	3fd287a7 	.word	0x3fd287a7
 800ece0:	8b60c8b3 	.word	0x8b60c8b3
 800ece4:	3fc68a28 	.word	0x3fc68a28
 800ece8:	509f79fb 	.word	0x509f79fb
 800ecec:	3fd34413 	.word	0x3fd34413
 800ecf0:	08021b96 	.word	0x08021b96
 800ecf4:	08021bad 	.word	0x08021bad
 800ecf8:	7ff00000 	.word	0x7ff00000
 800ecfc:	08021b92 	.word	0x08021b92
 800ed00:	08021b89 	.word	0x08021b89
 800ed04:	08021a0d 	.word	0x08021a0d
 800ed08:	3ff80000 	.word	0x3ff80000
 800ed0c:	08021d18 	.word	0x08021d18
 800ed10:	08021c08 	.word	0x08021c08
 800ed14:	2501      	movs	r5, #1
 800ed16:	2300      	movs	r3, #0
 800ed18:	9306      	str	r3, [sp, #24]
 800ed1a:	9508      	str	r5, [sp, #32]
 800ed1c:	f04f 33ff 	mov.w	r3, #4294967295
 800ed20:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ed24:	2200      	movs	r2, #0
 800ed26:	2312      	movs	r3, #18
 800ed28:	e7b0      	b.n	800ec8c <_dtoa_r+0x26c>
 800ed2a:	2301      	movs	r3, #1
 800ed2c:	9308      	str	r3, [sp, #32]
 800ed2e:	e7f5      	b.n	800ed1c <_dtoa_r+0x2fc>
 800ed30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ed32:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ed36:	e7b8      	b.n	800ecaa <_dtoa_r+0x28a>
 800ed38:	3101      	adds	r1, #1
 800ed3a:	6041      	str	r1, [r0, #4]
 800ed3c:	0052      	lsls	r2, r2, #1
 800ed3e:	e7b8      	b.n	800ecb2 <_dtoa_r+0x292>
 800ed40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ed42:	9a01      	ldr	r2, [sp, #4]
 800ed44:	601a      	str	r2, [r3, #0]
 800ed46:	9b03      	ldr	r3, [sp, #12]
 800ed48:	2b0e      	cmp	r3, #14
 800ed4a:	f200 809d 	bhi.w	800ee88 <_dtoa_r+0x468>
 800ed4e:	2d00      	cmp	r5, #0
 800ed50:	f000 809a 	beq.w	800ee88 <_dtoa_r+0x468>
 800ed54:	9b00      	ldr	r3, [sp, #0]
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	dd32      	ble.n	800edc0 <_dtoa_r+0x3a0>
 800ed5a:	4ab7      	ldr	r2, [pc, #732]	; (800f038 <_dtoa_r+0x618>)
 800ed5c:	f003 030f 	and.w	r3, r3, #15
 800ed60:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ed64:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ed68:	9b00      	ldr	r3, [sp, #0]
 800ed6a:	05d8      	lsls	r0, r3, #23
 800ed6c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800ed70:	d516      	bpl.n	800eda0 <_dtoa_r+0x380>
 800ed72:	4bb2      	ldr	r3, [pc, #712]	; (800f03c <_dtoa_r+0x61c>)
 800ed74:	ec51 0b19 	vmov	r0, r1, d9
 800ed78:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ed7c:	f7f1 fd66 	bl	800084c <__aeabi_ddiv>
 800ed80:	f007 070f 	and.w	r7, r7, #15
 800ed84:	4682      	mov	sl, r0
 800ed86:	468b      	mov	fp, r1
 800ed88:	2503      	movs	r5, #3
 800ed8a:	4eac      	ldr	r6, [pc, #688]	; (800f03c <_dtoa_r+0x61c>)
 800ed8c:	b957      	cbnz	r7, 800eda4 <_dtoa_r+0x384>
 800ed8e:	4642      	mov	r2, r8
 800ed90:	464b      	mov	r3, r9
 800ed92:	4650      	mov	r0, sl
 800ed94:	4659      	mov	r1, fp
 800ed96:	f7f1 fd59 	bl	800084c <__aeabi_ddiv>
 800ed9a:	4682      	mov	sl, r0
 800ed9c:	468b      	mov	fp, r1
 800ed9e:	e028      	b.n	800edf2 <_dtoa_r+0x3d2>
 800eda0:	2502      	movs	r5, #2
 800eda2:	e7f2      	b.n	800ed8a <_dtoa_r+0x36a>
 800eda4:	07f9      	lsls	r1, r7, #31
 800eda6:	d508      	bpl.n	800edba <_dtoa_r+0x39a>
 800eda8:	4640      	mov	r0, r8
 800edaa:	4649      	mov	r1, r9
 800edac:	e9d6 2300 	ldrd	r2, r3, [r6]
 800edb0:	f7f1 fc22 	bl	80005f8 <__aeabi_dmul>
 800edb4:	3501      	adds	r5, #1
 800edb6:	4680      	mov	r8, r0
 800edb8:	4689      	mov	r9, r1
 800edba:	107f      	asrs	r7, r7, #1
 800edbc:	3608      	adds	r6, #8
 800edbe:	e7e5      	b.n	800ed8c <_dtoa_r+0x36c>
 800edc0:	f000 809b 	beq.w	800eefa <_dtoa_r+0x4da>
 800edc4:	9b00      	ldr	r3, [sp, #0]
 800edc6:	4f9d      	ldr	r7, [pc, #628]	; (800f03c <_dtoa_r+0x61c>)
 800edc8:	425e      	negs	r6, r3
 800edca:	4b9b      	ldr	r3, [pc, #620]	; (800f038 <_dtoa_r+0x618>)
 800edcc:	f006 020f 	and.w	r2, r6, #15
 800edd0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800edd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edd8:	ec51 0b19 	vmov	r0, r1, d9
 800eddc:	f7f1 fc0c 	bl	80005f8 <__aeabi_dmul>
 800ede0:	1136      	asrs	r6, r6, #4
 800ede2:	4682      	mov	sl, r0
 800ede4:	468b      	mov	fp, r1
 800ede6:	2300      	movs	r3, #0
 800ede8:	2502      	movs	r5, #2
 800edea:	2e00      	cmp	r6, #0
 800edec:	d17a      	bne.n	800eee4 <_dtoa_r+0x4c4>
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d1d3      	bne.n	800ed9a <_dtoa_r+0x37a>
 800edf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	f000 8082 	beq.w	800eefe <_dtoa_r+0x4de>
 800edfa:	4b91      	ldr	r3, [pc, #580]	; (800f040 <_dtoa_r+0x620>)
 800edfc:	2200      	movs	r2, #0
 800edfe:	4650      	mov	r0, sl
 800ee00:	4659      	mov	r1, fp
 800ee02:	f7f1 fe6b 	bl	8000adc <__aeabi_dcmplt>
 800ee06:	2800      	cmp	r0, #0
 800ee08:	d079      	beq.n	800eefe <_dtoa_r+0x4de>
 800ee0a:	9b03      	ldr	r3, [sp, #12]
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d076      	beq.n	800eefe <_dtoa_r+0x4de>
 800ee10:	9b02      	ldr	r3, [sp, #8]
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	dd36      	ble.n	800ee84 <_dtoa_r+0x464>
 800ee16:	9b00      	ldr	r3, [sp, #0]
 800ee18:	4650      	mov	r0, sl
 800ee1a:	4659      	mov	r1, fp
 800ee1c:	1e5f      	subs	r7, r3, #1
 800ee1e:	2200      	movs	r2, #0
 800ee20:	4b88      	ldr	r3, [pc, #544]	; (800f044 <_dtoa_r+0x624>)
 800ee22:	f7f1 fbe9 	bl	80005f8 <__aeabi_dmul>
 800ee26:	9e02      	ldr	r6, [sp, #8]
 800ee28:	4682      	mov	sl, r0
 800ee2a:	468b      	mov	fp, r1
 800ee2c:	3501      	adds	r5, #1
 800ee2e:	4628      	mov	r0, r5
 800ee30:	f7f1 fb78 	bl	8000524 <__aeabi_i2d>
 800ee34:	4652      	mov	r2, sl
 800ee36:	465b      	mov	r3, fp
 800ee38:	f7f1 fbde 	bl	80005f8 <__aeabi_dmul>
 800ee3c:	4b82      	ldr	r3, [pc, #520]	; (800f048 <_dtoa_r+0x628>)
 800ee3e:	2200      	movs	r2, #0
 800ee40:	f7f1 fa24 	bl	800028c <__adddf3>
 800ee44:	46d0      	mov	r8, sl
 800ee46:	46d9      	mov	r9, fp
 800ee48:	4682      	mov	sl, r0
 800ee4a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800ee4e:	2e00      	cmp	r6, #0
 800ee50:	d158      	bne.n	800ef04 <_dtoa_r+0x4e4>
 800ee52:	4b7e      	ldr	r3, [pc, #504]	; (800f04c <_dtoa_r+0x62c>)
 800ee54:	2200      	movs	r2, #0
 800ee56:	4640      	mov	r0, r8
 800ee58:	4649      	mov	r1, r9
 800ee5a:	f7f1 fa15 	bl	8000288 <__aeabi_dsub>
 800ee5e:	4652      	mov	r2, sl
 800ee60:	465b      	mov	r3, fp
 800ee62:	4680      	mov	r8, r0
 800ee64:	4689      	mov	r9, r1
 800ee66:	f7f1 fe57 	bl	8000b18 <__aeabi_dcmpgt>
 800ee6a:	2800      	cmp	r0, #0
 800ee6c:	f040 8295 	bne.w	800f39a <_dtoa_r+0x97a>
 800ee70:	4652      	mov	r2, sl
 800ee72:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ee76:	4640      	mov	r0, r8
 800ee78:	4649      	mov	r1, r9
 800ee7a:	f7f1 fe2f 	bl	8000adc <__aeabi_dcmplt>
 800ee7e:	2800      	cmp	r0, #0
 800ee80:	f040 8289 	bne.w	800f396 <_dtoa_r+0x976>
 800ee84:	ec5b ab19 	vmov	sl, fp, d9
 800ee88:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	f2c0 8148 	blt.w	800f120 <_dtoa_r+0x700>
 800ee90:	9a00      	ldr	r2, [sp, #0]
 800ee92:	2a0e      	cmp	r2, #14
 800ee94:	f300 8144 	bgt.w	800f120 <_dtoa_r+0x700>
 800ee98:	4b67      	ldr	r3, [pc, #412]	; (800f038 <_dtoa_r+0x618>)
 800ee9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ee9e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800eea2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	f280 80d5 	bge.w	800f054 <_dtoa_r+0x634>
 800eeaa:	9b03      	ldr	r3, [sp, #12]
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	f300 80d1 	bgt.w	800f054 <_dtoa_r+0x634>
 800eeb2:	f040 826f 	bne.w	800f394 <_dtoa_r+0x974>
 800eeb6:	4b65      	ldr	r3, [pc, #404]	; (800f04c <_dtoa_r+0x62c>)
 800eeb8:	2200      	movs	r2, #0
 800eeba:	4640      	mov	r0, r8
 800eebc:	4649      	mov	r1, r9
 800eebe:	f7f1 fb9b 	bl	80005f8 <__aeabi_dmul>
 800eec2:	4652      	mov	r2, sl
 800eec4:	465b      	mov	r3, fp
 800eec6:	f7f1 fe1d 	bl	8000b04 <__aeabi_dcmpge>
 800eeca:	9e03      	ldr	r6, [sp, #12]
 800eecc:	4637      	mov	r7, r6
 800eece:	2800      	cmp	r0, #0
 800eed0:	f040 8245 	bne.w	800f35e <_dtoa_r+0x93e>
 800eed4:	9d01      	ldr	r5, [sp, #4]
 800eed6:	2331      	movs	r3, #49	; 0x31
 800eed8:	f805 3b01 	strb.w	r3, [r5], #1
 800eedc:	9b00      	ldr	r3, [sp, #0]
 800eede:	3301      	adds	r3, #1
 800eee0:	9300      	str	r3, [sp, #0]
 800eee2:	e240      	b.n	800f366 <_dtoa_r+0x946>
 800eee4:	07f2      	lsls	r2, r6, #31
 800eee6:	d505      	bpl.n	800eef4 <_dtoa_r+0x4d4>
 800eee8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800eeec:	f7f1 fb84 	bl	80005f8 <__aeabi_dmul>
 800eef0:	3501      	adds	r5, #1
 800eef2:	2301      	movs	r3, #1
 800eef4:	1076      	asrs	r6, r6, #1
 800eef6:	3708      	adds	r7, #8
 800eef8:	e777      	b.n	800edea <_dtoa_r+0x3ca>
 800eefa:	2502      	movs	r5, #2
 800eefc:	e779      	b.n	800edf2 <_dtoa_r+0x3d2>
 800eefe:	9f00      	ldr	r7, [sp, #0]
 800ef00:	9e03      	ldr	r6, [sp, #12]
 800ef02:	e794      	b.n	800ee2e <_dtoa_r+0x40e>
 800ef04:	9901      	ldr	r1, [sp, #4]
 800ef06:	4b4c      	ldr	r3, [pc, #304]	; (800f038 <_dtoa_r+0x618>)
 800ef08:	4431      	add	r1, r6
 800ef0a:	910d      	str	r1, [sp, #52]	; 0x34
 800ef0c:	9908      	ldr	r1, [sp, #32]
 800ef0e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ef12:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ef16:	2900      	cmp	r1, #0
 800ef18:	d043      	beq.n	800efa2 <_dtoa_r+0x582>
 800ef1a:	494d      	ldr	r1, [pc, #308]	; (800f050 <_dtoa_r+0x630>)
 800ef1c:	2000      	movs	r0, #0
 800ef1e:	f7f1 fc95 	bl	800084c <__aeabi_ddiv>
 800ef22:	4652      	mov	r2, sl
 800ef24:	465b      	mov	r3, fp
 800ef26:	f7f1 f9af 	bl	8000288 <__aeabi_dsub>
 800ef2a:	9d01      	ldr	r5, [sp, #4]
 800ef2c:	4682      	mov	sl, r0
 800ef2e:	468b      	mov	fp, r1
 800ef30:	4649      	mov	r1, r9
 800ef32:	4640      	mov	r0, r8
 800ef34:	f7f1 fe10 	bl	8000b58 <__aeabi_d2iz>
 800ef38:	4606      	mov	r6, r0
 800ef3a:	f7f1 faf3 	bl	8000524 <__aeabi_i2d>
 800ef3e:	4602      	mov	r2, r0
 800ef40:	460b      	mov	r3, r1
 800ef42:	4640      	mov	r0, r8
 800ef44:	4649      	mov	r1, r9
 800ef46:	f7f1 f99f 	bl	8000288 <__aeabi_dsub>
 800ef4a:	3630      	adds	r6, #48	; 0x30
 800ef4c:	f805 6b01 	strb.w	r6, [r5], #1
 800ef50:	4652      	mov	r2, sl
 800ef52:	465b      	mov	r3, fp
 800ef54:	4680      	mov	r8, r0
 800ef56:	4689      	mov	r9, r1
 800ef58:	f7f1 fdc0 	bl	8000adc <__aeabi_dcmplt>
 800ef5c:	2800      	cmp	r0, #0
 800ef5e:	d163      	bne.n	800f028 <_dtoa_r+0x608>
 800ef60:	4642      	mov	r2, r8
 800ef62:	464b      	mov	r3, r9
 800ef64:	4936      	ldr	r1, [pc, #216]	; (800f040 <_dtoa_r+0x620>)
 800ef66:	2000      	movs	r0, #0
 800ef68:	f7f1 f98e 	bl	8000288 <__aeabi_dsub>
 800ef6c:	4652      	mov	r2, sl
 800ef6e:	465b      	mov	r3, fp
 800ef70:	f7f1 fdb4 	bl	8000adc <__aeabi_dcmplt>
 800ef74:	2800      	cmp	r0, #0
 800ef76:	f040 80b5 	bne.w	800f0e4 <_dtoa_r+0x6c4>
 800ef7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ef7c:	429d      	cmp	r5, r3
 800ef7e:	d081      	beq.n	800ee84 <_dtoa_r+0x464>
 800ef80:	4b30      	ldr	r3, [pc, #192]	; (800f044 <_dtoa_r+0x624>)
 800ef82:	2200      	movs	r2, #0
 800ef84:	4650      	mov	r0, sl
 800ef86:	4659      	mov	r1, fp
 800ef88:	f7f1 fb36 	bl	80005f8 <__aeabi_dmul>
 800ef8c:	4b2d      	ldr	r3, [pc, #180]	; (800f044 <_dtoa_r+0x624>)
 800ef8e:	4682      	mov	sl, r0
 800ef90:	468b      	mov	fp, r1
 800ef92:	4640      	mov	r0, r8
 800ef94:	4649      	mov	r1, r9
 800ef96:	2200      	movs	r2, #0
 800ef98:	f7f1 fb2e 	bl	80005f8 <__aeabi_dmul>
 800ef9c:	4680      	mov	r8, r0
 800ef9e:	4689      	mov	r9, r1
 800efa0:	e7c6      	b.n	800ef30 <_dtoa_r+0x510>
 800efa2:	4650      	mov	r0, sl
 800efa4:	4659      	mov	r1, fp
 800efa6:	f7f1 fb27 	bl	80005f8 <__aeabi_dmul>
 800efaa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800efac:	9d01      	ldr	r5, [sp, #4]
 800efae:	930f      	str	r3, [sp, #60]	; 0x3c
 800efb0:	4682      	mov	sl, r0
 800efb2:	468b      	mov	fp, r1
 800efb4:	4649      	mov	r1, r9
 800efb6:	4640      	mov	r0, r8
 800efb8:	f7f1 fdce 	bl	8000b58 <__aeabi_d2iz>
 800efbc:	4606      	mov	r6, r0
 800efbe:	f7f1 fab1 	bl	8000524 <__aeabi_i2d>
 800efc2:	3630      	adds	r6, #48	; 0x30
 800efc4:	4602      	mov	r2, r0
 800efc6:	460b      	mov	r3, r1
 800efc8:	4640      	mov	r0, r8
 800efca:	4649      	mov	r1, r9
 800efcc:	f7f1 f95c 	bl	8000288 <__aeabi_dsub>
 800efd0:	f805 6b01 	strb.w	r6, [r5], #1
 800efd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800efd6:	429d      	cmp	r5, r3
 800efd8:	4680      	mov	r8, r0
 800efda:	4689      	mov	r9, r1
 800efdc:	f04f 0200 	mov.w	r2, #0
 800efe0:	d124      	bne.n	800f02c <_dtoa_r+0x60c>
 800efe2:	4b1b      	ldr	r3, [pc, #108]	; (800f050 <_dtoa_r+0x630>)
 800efe4:	4650      	mov	r0, sl
 800efe6:	4659      	mov	r1, fp
 800efe8:	f7f1 f950 	bl	800028c <__adddf3>
 800efec:	4602      	mov	r2, r0
 800efee:	460b      	mov	r3, r1
 800eff0:	4640      	mov	r0, r8
 800eff2:	4649      	mov	r1, r9
 800eff4:	f7f1 fd90 	bl	8000b18 <__aeabi_dcmpgt>
 800eff8:	2800      	cmp	r0, #0
 800effa:	d173      	bne.n	800f0e4 <_dtoa_r+0x6c4>
 800effc:	4652      	mov	r2, sl
 800effe:	465b      	mov	r3, fp
 800f000:	4913      	ldr	r1, [pc, #76]	; (800f050 <_dtoa_r+0x630>)
 800f002:	2000      	movs	r0, #0
 800f004:	f7f1 f940 	bl	8000288 <__aeabi_dsub>
 800f008:	4602      	mov	r2, r0
 800f00a:	460b      	mov	r3, r1
 800f00c:	4640      	mov	r0, r8
 800f00e:	4649      	mov	r1, r9
 800f010:	f7f1 fd64 	bl	8000adc <__aeabi_dcmplt>
 800f014:	2800      	cmp	r0, #0
 800f016:	f43f af35 	beq.w	800ee84 <_dtoa_r+0x464>
 800f01a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800f01c:	1e6b      	subs	r3, r5, #1
 800f01e:	930f      	str	r3, [sp, #60]	; 0x3c
 800f020:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f024:	2b30      	cmp	r3, #48	; 0x30
 800f026:	d0f8      	beq.n	800f01a <_dtoa_r+0x5fa>
 800f028:	9700      	str	r7, [sp, #0]
 800f02a:	e049      	b.n	800f0c0 <_dtoa_r+0x6a0>
 800f02c:	4b05      	ldr	r3, [pc, #20]	; (800f044 <_dtoa_r+0x624>)
 800f02e:	f7f1 fae3 	bl	80005f8 <__aeabi_dmul>
 800f032:	4680      	mov	r8, r0
 800f034:	4689      	mov	r9, r1
 800f036:	e7bd      	b.n	800efb4 <_dtoa_r+0x594>
 800f038:	08021d18 	.word	0x08021d18
 800f03c:	08021cf0 	.word	0x08021cf0
 800f040:	3ff00000 	.word	0x3ff00000
 800f044:	40240000 	.word	0x40240000
 800f048:	401c0000 	.word	0x401c0000
 800f04c:	40140000 	.word	0x40140000
 800f050:	3fe00000 	.word	0x3fe00000
 800f054:	9d01      	ldr	r5, [sp, #4]
 800f056:	4656      	mov	r6, sl
 800f058:	465f      	mov	r7, fp
 800f05a:	4642      	mov	r2, r8
 800f05c:	464b      	mov	r3, r9
 800f05e:	4630      	mov	r0, r6
 800f060:	4639      	mov	r1, r7
 800f062:	f7f1 fbf3 	bl	800084c <__aeabi_ddiv>
 800f066:	f7f1 fd77 	bl	8000b58 <__aeabi_d2iz>
 800f06a:	4682      	mov	sl, r0
 800f06c:	f7f1 fa5a 	bl	8000524 <__aeabi_i2d>
 800f070:	4642      	mov	r2, r8
 800f072:	464b      	mov	r3, r9
 800f074:	f7f1 fac0 	bl	80005f8 <__aeabi_dmul>
 800f078:	4602      	mov	r2, r0
 800f07a:	460b      	mov	r3, r1
 800f07c:	4630      	mov	r0, r6
 800f07e:	4639      	mov	r1, r7
 800f080:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800f084:	f7f1 f900 	bl	8000288 <__aeabi_dsub>
 800f088:	f805 6b01 	strb.w	r6, [r5], #1
 800f08c:	9e01      	ldr	r6, [sp, #4]
 800f08e:	9f03      	ldr	r7, [sp, #12]
 800f090:	1bae      	subs	r6, r5, r6
 800f092:	42b7      	cmp	r7, r6
 800f094:	4602      	mov	r2, r0
 800f096:	460b      	mov	r3, r1
 800f098:	d135      	bne.n	800f106 <_dtoa_r+0x6e6>
 800f09a:	f7f1 f8f7 	bl	800028c <__adddf3>
 800f09e:	4642      	mov	r2, r8
 800f0a0:	464b      	mov	r3, r9
 800f0a2:	4606      	mov	r6, r0
 800f0a4:	460f      	mov	r7, r1
 800f0a6:	f7f1 fd37 	bl	8000b18 <__aeabi_dcmpgt>
 800f0aa:	b9d0      	cbnz	r0, 800f0e2 <_dtoa_r+0x6c2>
 800f0ac:	4642      	mov	r2, r8
 800f0ae:	464b      	mov	r3, r9
 800f0b0:	4630      	mov	r0, r6
 800f0b2:	4639      	mov	r1, r7
 800f0b4:	f7f1 fd08 	bl	8000ac8 <__aeabi_dcmpeq>
 800f0b8:	b110      	cbz	r0, 800f0c0 <_dtoa_r+0x6a0>
 800f0ba:	f01a 0f01 	tst.w	sl, #1
 800f0be:	d110      	bne.n	800f0e2 <_dtoa_r+0x6c2>
 800f0c0:	4620      	mov	r0, r4
 800f0c2:	ee18 1a10 	vmov	r1, s16
 800f0c6:	f000 fe67 	bl	800fd98 <_Bfree>
 800f0ca:	2300      	movs	r3, #0
 800f0cc:	9800      	ldr	r0, [sp, #0]
 800f0ce:	702b      	strb	r3, [r5, #0]
 800f0d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f0d2:	3001      	adds	r0, #1
 800f0d4:	6018      	str	r0, [r3, #0]
 800f0d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	f43f acf1 	beq.w	800eac0 <_dtoa_r+0xa0>
 800f0de:	601d      	str	r5, [r3, #0]
 800f0e0:	e4ee      	b.n	800eac0 <_dtoa_r+0xa0>
 800f0e2:	9f00      	ldr	r7, [sp, #0]
 800f0e4:	462b      	mov	r3, r5
 800f0e6:	461d      	mov	r5, r3
 800f0e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f0ec:	2a39      	cmp	r2, #57	; 0x39
 800f0ee:	d106      	bne.n	800f0fe <_dtoa_r+0x6de>
 800f0f0:	9a01      	ldr	r2, [sp, #4]
 800f0f2:	429a      	cmp	r2, r3
 800f0f4:	d1f7      	bne.n	800f0e6 <_dtoa_r+0x6c6>
 800f0f6:	9901      	ldr	r1, [sp, #4]
 800f0f8:	2230      	movs	r2, #48	; 0x30
 800f0fa:	3701      	adds	r7, #1
 800f0fc:	700a      	strb	r2, [r1, #0]
 800f0fe:	781a      	ldrb	r2, [r3, #0]
 800f100:	3201      	adds	r2, #1
 800f102:	701a      	strb	r2, [r3, #0]
 800f104:	e790      	b.n	800f028 <_dtoa_r+0x608>
 800f106:	4ba6      	ldr	r3, [pc, #664]	; (800f3a0 <_dtoa_r+0x980>)
 800f108:	2200      	movs	r2, #0
 800f10a:	f7f1 fa75 	bl	80005f8 <__aeabi_dmul>
 800f10e:	2200      	movs	r2, #0
 800f110:	2300      	movs	r3, #0
 800f112:	4606      	mov	r6, r0
 800f114:	460f      	mov	r7, r1
 800f116:	f7f1 fcd7 	bl	8000ac8 <__aeabi_dcmpeq>
 800f11a:	2800      	cmp	r0, #0
 800f11c:	d09d      	beq.n	800f05a <_dtoa_r+0x63a>
 800f11e:	e7cf      	b.n	800f0c0 <_dtoa_r+0x6a0>
 800f120:	9a08      	ldr	r2, [sp, #32]
 800f122:	2a00      	cmp	r2, #0
 800f124:	f000 80d7 	beq.w	800f2d6 <_dtoa_r+0x8b6>
 800f128:	9a06      	ldr	r2, [sp, #24]
 800f12a:	2a01      	cmp	r2, #1
 800f12c:	f300 80ba 	bgt.w	800f2a4 <_dtoa_r+0x884>
 800f130:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f132:	2a00      	cmp	r2, #0
 800f134:	f000 80b2 	beq.w	800f29c <_dtoa_r+0x87c>
 800f138:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f13c:	9e07      	ldr	r6, [sp, #28]
 800f13e:	9d04      	ldr	r5, [sp, #16]
 800f140:	9a04      	ldr	r2, [sp, #16]
 800f142:	441a      	add	r2, r3
 800f144:	9204      	str	r2, [sp, #16]
 800f146:	9a05      	ldr	r2, [sp, #20]
 800f148:	2101      	movs	r1, #1
 800f14a:	441a      	add	r2, r3
 800f14c:	4620      	mov	r0, r4
 800f14e:	9205      	str	r2, [sp, #20]
 800f150:	f000 ff24 	bl	800ff9c <__i2b>
 800f154:	4607      	mov	r7, r0
 800f156:	2d00      	cmp	r5, #0
 800f158:	dd0c      	ble.n	800f174 <_dtoa_r+0x754>
 800f15a:	9b05      	ldr	r3, [sp, #20]
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	dd09      	ble.n	800f174 <_dtoa_r+0x754>
 800f160:	42ab      	cmp	r3, r5
 800f162:	9a04      	ldr	r2, [sp, #16]
 800f164:	bfa8      	it	ge
 800f166:	462b      	movge	r3, r5
 800f168:	1ad2      	subs	r2, r2, r3
 800f16a:	9204      	str	r2, [sp, #16]
 800f16c:	9a05      	ldr	r2, [sp, #20]
 800f16e:	1aed      	subs	r5, r5, r3
 800f170:	1ad3      	subs	r3, r2, r3
 800f172:	9305      	str	r3, [sp, #20]
 800f174:	9b07      	ldr	r3, [sp, #28]
 800f176:	b31b      	cbz	r3, 800f1c0 <_dtoa_r+0x7a0>
 800f178:	9b08      	ldr	r3, [sp, #32]
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	f000 80af 	beq.w	800f2de <_dtoa_r+0x8be>
 800f180:	2e00      	cmp	r6, #0
 800f182:	dd13      	ble.n	800f1ac <_dtoa_r+0x78c>
 800f184:	4639      	mov	r1, r7
 800f186:	4632      	mov	r2, r6
 800f188:	4620      	mov	r0, r4
 800f18a:	f000 ffc7 	bl	801011c <__pow5mult>
 800f18e:	ee18 2a10 	vmov	r2, s16
 800f192:	4601      	mov	r1, r0
 800f194:	4607      	mov	r7, r0
 800f196:	4620      	mov	r0, r4
 800f198:	f000 ff16 	bl	800ffc8 <__multiply>
 800f19c:	ee18 1a10 	vmov	r1, s16
 800f1a0:	4680      	mov	r8, r0
 800f1a2:	4620      	mov	r0, r4
 800f1a4:	f000 fdf8 	bl	800fd98 <_Bfree>
 800f1a8:	ee08 8a10 	vmov	s16, r8
 800f1ac:	9b07      	ldr	r3, [sp, #28]
 800f1ae:	1b9a      	subs	r2, r3, r6
 800f1b0:	d006      	beq.n	800f1c0 <_dtoa_r+0x7a0>
 800f1b2:	ee18 1a10 	vmov	r1, s16
 800f1b6:	4620      	mov	r0, r4
 800f1b8:	f000 ffb0 	bl	801011c <__pow5mult>
 800f1bc:	ee08 0a10 	vmov	s16, r0
 800f1c0:	2101      	movs	r1, #1
 800f1c2:	4620      	mov	r0, r4
 800f1c4:	f000 feea 	bl	800ff9c <__i2b>
 800f1c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	4606      	mov	r6, r0
 800f1ce:	f340 8088 	ble.w	800f2e2 <_dtoa_r+0x8c2>
 800f1d2:	461a      	mov	r2, r3
 800f1d4:	4601      	mov	r1, r0
 800f1d6:	4620      	mov	r0, r4
 800f1d8:	f000 ffa0 	bl	801011c <__pow5mult>
 800f1dc:	9b06      	ldr	r3, [sp, #24]
 800f1de:	2b01      	cmp	r3, #1
 800f1e0:	4606      	mov	r6, r0
 800f1e2:	f340 8081 	ble.w	800f2e8 <_dtoa_r+0x8c8>
 800f1e6:	f04f 0800 	mov.w	r8, #0
 800f1ea:	6933      	ldr	r3, [r6, #16]
 800f1ec:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f1f0:	6918      	ldr	r0, [r3, #16]
 800f1f2:	f000 fe83 	bl	800fefc <__hi0bits>
 800f1f6:	f1c0 0020 	rsb	r0, r0, #32
 800f1fa:	9b05      	ldr	r3, [sp, #20]
 800f1fc:	4418      	add	r0, r3
 800f1fe:	f010 001f 	ands.w	r0, r0, #31
 800f202:	f000 8092 	beq.w	800f32a <_dtoa_r+0x90a>
 800f206:	f1c0 0320 	rsb	r3, r0, #32
 800f20a:	2b04      	cmp	r3, #4
 800f20c:	f340 808a 	ble.w	800f324 <_dtoa_r+0x904>
 800f210:	f1c0 001c 	rsb	r0, r0, #28
 800f214:	9b04      	ldr	r3, [sp, #16]
 800f216:	4403      	add	r3, r0
 800f218:	9304      	str	r3, [sp, #16]
 800f21a:	9b05      	ldr	r3, [sp, #20]
 800f21c:	4403      	add	r3, r0
 800f21e:	4405      	add	r5, r0
 800f220:	9305      	str	r3, [sp, #20]
 800f222:	9b04      	ldr	r3, [sp, #16]
 800f224:	2b00      	cmp	r3, #0
 800f226:	dd07      	ble.n	800f238 <_dtoa_r+0x818>
 800f228:	ee18 1a10 	vmov	r1, s16
 800f22c:	461a      	mov	r2, r3
 800f22e:	4620      	mov	r0, r4
 800f230:	f000 ffce 	bl	80101d0 <__lshift>
 800f234:	ee08 0a10 	vmov	s16, r0
 800f238:	9b05      	ldr	r3, [sp, #20]
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	dd05      	ble.n	800f24a <_dtoa_r+0x82a>
 800f23e:	4631      	mov	r1, r6
 800f240:	461a      	mov	r2, r3
 800f242:	4620      	mov	r0, r4
 800f244:	f000 ffc4 	bl	80101d0 <__lshift>
 800f248:	4606      	mov	r6, r0
 800f24a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d06e      	beq.n	800f32e <_dtoa_r+0x90e>
 800f250:	ee18 0a10 	vmov	r0, s16
 800f254:	4631      	mov	r1, r6
 800f256:	f001 f82b 	bl	80102b0 <__mcmp>
 800f25a:	2800      	cmp	r0, #0
 800f25c:	da67      	bge.n	800f32e <_dtoa_r+0x90e>
 800f25e:	9b00      	ldr	r3, [sp, #0]
 800f260:	3b01      	subs	r3, #1
 800f262:	ee18 1a10 	vmov	r1, s16
 800f266:	9300      	str	r3, [sp, #0]
 800f268:	220a      	movs	r2, #10
 800f26a:	2300      	movs	r3, #0
 800f26c:	4620      	mov	r0, r4
 800f26e:	f000 fdb5 	bl	800fddc <__multadd>
 800f272:	9b08      	ldr	r3, [sp, #32]
 800f274:	ee08 0a10 	vmov	s16, r0
 800f278:	2b00      	cmp	r3, #0
 800f27a:	f000 81b1 	beq.w	800f5e0 <_dtoa_r+0xbc0>
 800f27e:	2300      	movs	r3, #0
 800f280:	4639      	mov	r1, r7
 800f282:	220a      	movs	r2, #10
 800f284:	4620      	mov	r0, r4
 800f286:	f000 fda9 	bl	800fddc <__multadd>
 800f28a:	9b02      	ldr	r3, [sp, #8]
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	4607      	mov	r7, r0
 800f290:	f300 808e 	bgt.w	800f3b0 <_dtoa_r+0x990>
 800f294:	9b06      	ldr	r3, [sp, #24]
 800f296:	2b02      	cmp	r3, #2
 800f298:	dc51      	bgt.n	800f33e <_dtoa_r+0x91e>
 800f29a:	e089      	b.n	800f3b0 <_dtoa_r+0x990>
 800f29c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f29e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f2a2:	e74b      	b.n	800f13c <_dtoa_r+0x71c>
 800f2a4:	9b03      	ldr	r3, [sp, #12]
 800f2a6:	1e5e      	subs	r6, r3, #1
 800f2a8:	9b07      	ldr	r3, [sp, #28]
 800f2aa:	42b3      	cmp	r3, r6
 800f2ac:	bfbf      	itttt	lt
 800f2ae:	9b07      	ldrlt	r3, [sp, #28]
 800f2b0:	9607      	strlt	r6, [sp, #28]
 800f2b2:	1af2      	sublt	r2, r6, r3
 800f2b4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800f2b6:	bfb6      	itet	lt
 800f2b8:	189b      	addlt	r3, r3, r2
 800f2ba:	1b9e      	subge	r6, r3, r6
 800f2bc:	930a      	strlt	r3, [sp, #40]	; 0x28
 800f2be:	9b03      	ldr	r3, [sp, #12]
 800f2c0:	bfb8      	it	lt
 800f2c2:	2600      	movlt	r6, #0
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	bfb7      	itett	lt
 800f2c8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800f2cc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800f2d0:	1a9d      	sublt	r5, r3, r2
 800f2d2:	2300      	movlt	r3, #0
 800f2d4:	e734      	b.n	800f140 <_dtoa_r+0x720>
 800f2d6:	9e07      	ldr	r6, [sp, #28]
 800f2d8:	9d04      	ldr	r5, [sp, #16]
 800f2da:	9f08      	ldr	r7, [sp, #32]
 800f2dc:	e73b      	b.n	800f156 <_dtoa_r+0x736>
 800f2de:	9a07      	ldr	r2, [sp, #28]
 800f2e0:	e767      	b.n	800f1b2 <_dtoa_r+0x792>
 800f2e2:	9b06      	ldr	r3, [sp, #24]
 800f2e4:	2b01      	cmp	r3, #1
 800f2e6:	dc18      	bgt.n	800f31a <_dtoa_r+0x8fa>
 800f2e8:	f1ba 0f00 	cmp.w	sl, #0
 800f2ec:	d115      	bne.n	800f31a <_dtoa_r+0x8fa>
 800f2ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f2f2:	b993      	cbnz	r3, 800f31a <_dtoa_r+0x8fa>
 800f2f4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f2f8:	0d1b      	lsrs	r3, r3, #20
 800f2fa:	051b      	lsls	r3, r3, #20
 800f2fc:	b183      	cbz	r3, 800f320 <_dtoa_r+0x900>
 800f2fe:	9b04      	ldr	r3, [sp, #16]
 800f300:	3301      	adds	r3, #1
 800f302:	9304      	str	r3, [sp, #16]
 800f304:	9b05      	ldr	r3, [sp, #20]
 800f306:	3301      	adds	r3, #1
 800f308:	9305      	str	r3, [sp, #20]
 800f30a:	f04f 0801 	mov.w	r8, #1
 800f30e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f310:	2b00      	cmp	r3, #0
 800f312:	f47f af6a 	bne.w	800f1ea <_dtoa_r+0x7ca>
 800f316:	2001      	movs	r0, #1
 800f318:	e76f      	b.n	800f1fa <_dtoa_r+0x7da>
 800f31a:	f04f 0800 	mov.w	r8, #0
 800f31e:	e7f6      	b.n	800f30e <_dtoa_r+0x8ee>
 800f320:	4698      	mov	r8, r3
 800f322:	e7f4      	b.n	800f30e <_dtoa_r+0x8ee>
 800f324:	f43f af7d 	beq.w	800f222 <_dtoa_r+0x802>
 800f328:	4618      	mov	r0, r3
 800f32a:	301c      	adds	r0, #28
 800f32c:	e772      	b.n	800f214 <_dtoa_r+0x7f4>
 800f32e:	9b03      	ldr	r3, [sp, #12]
 800f330:	2b00      	cmp	r3, #0
 800f332:	dc37      	bgt.n	800f3a4 <_dtoa_r+0x984>
 800f334:	9b06      	ldr	r3, [sp, #24]
 800f336:	2b02      	cmp	r3, #2
 800f338:	dd34      	ble.n	800f3a4 <_dtoa_r+0x984>
 800f33a:	9b03      	ldr	r3, [sp, #12]
 800f33c:	9302      	str	r3, [sp, #8]
 800f33e:	9b02      	ldr	r3, [sp, #8]
 800f340:	b96b      	cbnz	r3, 800f35e <_dtoa_r+0x93e>
 800f342:	4631      	mov	r1, r6
 800f344:	2205      	movs	r2, #5
 800f346:	4620      	mov	r0, r4
 800f348:	f000 fd48 	bl	800fddc <__multadd>
 800f34c:	4601      	mov	r1, r0
 800f34e:	4606      	mov	r6, r0
 800f350:	ee18 0a10 	vmov	r0, s16
 800f354:	f000 ffac 	bl	80102b0 <__mcmp>
 800f358:	2800      	cmp	r0, #0
 800f35a:	f73f adbb 	bgt.w	800eed4 <_dtoa_r+0x4b4>
 800f35e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f360:	9d01      	ldr	r5, [sp, #4]
 800f362:	43db      	mvns	r3, r3
 800f364:	9300      	str	r3, [sp, #0]
 800f366:	f04f 0800 	mov.w	r8, #0
 800f36a:	4631      	mov	r1, r6
 800f36c:	4620      	mov	r0, r4
 800f36e:	f000 fd13 	bl	800fd98 <_Bfree>
 800f372:	2f00      	cmp	r7, #0
 800f374:	f43f aea4 	beq.w	800f0c0 <_dtoa_r+0x6a0>
 800f378:	f1b8 0f00 	cmp.w	r8, #0
 800f37c:	d005      	beq.n	800f38a <_dtoa_r+0x96a>
 800f37e:	45b8      	cmp	r8, r7
 800f380:	d003      	beq.n	800f38a <_dtoa_r+0x96a>
 800f382:	4641      	mov	r1, r8
 800f384:	4620      	mov	r0, r4
 800f386:	f000 fd07 	bl	800fd98 <_Bfree>
 800f38a:	4639      	mov	r1, r7
 800f38c:	4620      	mov	r0, r4
 800f38e:	f000 fd03 	bl	800fd98 <_Bfree>
 800f392:	e695      	b.n	800f0c0 <_dtoa_r+0x6a0>
 800f394:	2600      	movs	r6, #0
 800f396:	4637      	mov	r7, r6
 800f398:	e7e1      	b.n	800f35e <_dtoa_r+0x93e>
 800f39a:	9700      	str	r7, [sp, #0]
 800f39c:	4637      	mov	r7, r6
 800f39e:	e599      	b.n	800eed4 <_dtoa_r+0x4b4>
 800f3a0:	40240000 	.word	0x40240000
 800f3a4:	9b08      	ldr	r3, [sp, #32]
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	f000 80ca 	beq.w	800f540 <_dtoa_r+0xb20>
 800f3ac:	9b03      	ldr	r3, [sp, #12]
 800f3ae:	9302      	str	r3, [sp, #8]
 800f3b0:	2d00      	cmp	r5, #0
 800f3b2:	dd05      	ble.n	800f3c0 <_dtoa_r+0x9a0>
 800f3b4:	4639      	mov	r1, r7
 800f3b6:	462a      	mov	r2, r5
 800f3b8:	4620      	mov	r0, r4
 800f3ba:	f000 ff09 	bl	80101d0 <__lshift>
 800f3be:	4607      	mov	r7, r0
 800f3c0:	f1b8 0f00 	cmp.w	r8, #0
 800f3c4:	d05b      	beq.n	800f47e <_dtoa_r+0xa5e>
 800f3c6:	6879      	ldr	r1, [r7, #4]
 800f3c8:	4620      	mov	r0, r4
 800f3ca:	f000 fca5 	bl	800fd18 <_Balloc>
 800f3ce:	4605      	mov	r5, r0
 800f3d0:	b928      	cbnz	r0, 800f3de <_dtoa_r+0x9be>
 800f3d2:	4b87      	ldr	r3, [pc, #540]	; (800f5f0 <_dtoa_r+0xbd0>)
 800f3d4:	4602      	mov	r2, r0
 800f3d6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800f3da:	f7ff bb3b 	b.w	800ea54 <_dtoa_r+0x34>
 800f3de:	693a      	ldr	r2, [r7, #16]
 800f3e0:	3202      	adds	r2, #2
 800f3e2:	0092      	lsls	r2, r2, #2
 800f3e4:	f107 010c 	add.w	r1, r7, #12
 800f3e8:	300c      	adds	r0, #12
 800f3ea:	f7fd fce9 	bl	800cdc0 <memcpy>
 800f3ee:	2201      	movs	r2, #1
 800f3f0:	4629      	mov	r1, r5
 800f3f2:	4620      	mov	r0, r4
 800f3f4:	f000 feec 	bl	80101d0 <__lshift>
 800f3f8:	9b01      	ldr	r3, [sp, #4]
 800f3fa:	f103 0901 	add.w	r9, r3, #1
 800f3fe:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800f402:	4413      	add	r3, r2
 800f404:	9305      	str	r3, [sp, #20]
 800f406:	f00a 0301 	and.w	r3, sl, #1
 800f40a:	46b8      	mov	r8, r7
 800f40c:	9304      	str	r3, [sp, #16]
 800f40e:	4607      	mov	r7, r0
 800f410:	4631      	mov	r1, r6
 800f412:	ee18 0a10 	vmov	r0, s16
 800f416:	f7ff fa75 	bl	800e904 <quorem>
 800f41a:	4641      	mov	r1, r8
 800f41c:	9002      	str	r0, [sp, #8]
 800f41e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800f422:	ee18 0a10 	vmov	r0, s16
 800f426:	f000 ff43 	bl	80102b0 <__mcmp>
 800f42a:	463a      	mov	r2, r7
 800f42c:	9003      	str	r0, [sp, #12]
 800f42e:	4631      	mov	r1, r6
 800f430:	4620      	mov	r0, r4
 800f432:	f000 ff59 	bl	80102e8 <__mdiff>
 800f436:	68c2      	ldr	r2, [r0, #12]
 800f438:	f109 3bff 	add.w	fp, r9, #4294967295
 800f43c:	4605      	mov	r5, r0
 800f43e:	bb02      	cbnz	r2, 800f482 <_dtoa_r+0xa62>
 800f440:	4601      	mov	r1, r0
 800f442:	ee18 0a10 	vmov	r0, s16
 800f446:	f000 ff33 	bl	80102b0 <__mcmp>
 800f44a:	4602      	mov	r2, r0
 800f44c:	4629      	mov	r1, r5
 800f44e:	4620      	mov	r0, r4
 800f450:	9207      	str	r2, [sp, #28]
 800f452:	f000 fca1 	bl	800fd98 <_Bfree>
 800f456:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800f45a:	ea43 0102 	orr.w	r1, r3, r2
 800f45e:	9b04      	ldr	r3, [sp, #16]
 800f460:	430b      	orrs	r3, r1
 800f462:	464d      	mov	r5, r9
 800f464:	d10f      	bne.n	800f486 <_dtoa_r+0xa66>
 800f466:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800f46a:	d02a      	beq.n	800f4c2 <_dtoa_r+0xaa2>
 800f46c:	9b03      	ldr	r3, [sp, #12]
 800f46e:	2b00      	cmp	r3, #0
 800f470:	dd02      	ble.n	800f478 <_dtoa_r+0xa58>
 800f472:	9b02      	ldr	r3, [sp, #8]
 800f474:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800f478:	f88b a000 	strb.w	sl, [fp]
 800f47c:	e775      	b.n	800f36a <_dtoa_r+0x94a>
 800f47e:	4638      	mov	r0, r7
 800f480:	e7ba      	b.n	800f3f8 <_dtoa_r+0x9d8>
 800f482:	2201      	movs	r2, #1
 800f484:	e7e2      	b.n	800f44c <_dtoa_r+0xa2c>
 800f486:	9b03      	ldr	r3, [sp, #12]
 800f488:	2b00      	cmp	r3, #0
 800f48a:	db04      	blt.n	800f496 <_dtoa_r+0xa76>
 800f48c:	9906      	ldr	r1, [sp, #24]
 800f48e:	430b      	orrs	r3, r1
 800f490:	9904      	ldr	r1, [sp, #16]
 800f492:	430b      	orrs	r3, r1
 800f494:	d122      	bne.n	800f4dc <_dtoa_r+0xabc>
 800f496:	2a00      	cmp	r2, #0
 800f498:	ddee      	ble.n	800f478 <_dtoa_r+0xa58>
 800f49a:	ee18 1a10 	vmov	r1, s16
 800f49e:	2201      	movs	r2, #1
 800f4a0:	4620      	mov	r0, r4
 800f4a2:	f000 fe95 	bl	80101d0 <__lshift>
 800f4a6:	4631      	mov	r1, r6
 800f4a8:	ee08 0a10 	vmov	s16, r0
 800f4ac:	f000 ff00 	bl	80102b0 <__mcmp>
 800f4b0:	2800      	cmp	r0, #0
 800f4b2:	dc03      	bgt.n	800f4bc <_dtoa_r+0xa9c>
 800f4b4:	d1e0      	bne.n	800f478 <_dtoa_r+0xa58>
 800f4b6:	f01a 0f01 	tst.w	sl, #1
 800f4ba:	d0dd      	beq.n	800f478 <_dtoa_r+0xa58>
 800f4bc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800f4c0:	d1d7      	bne.n	800f472 <_dtoa_r+0xa52>
 800f4c2:	2339      	movs	r3, #57	; 0x39
 800f4c4:	f88b 3000 	strb.w	r3, [fp]
 800f4c8:	462b      	mov	r3, r5
 800f4ca:	461d      	mov	r5, r3
 800f4cc:	3b01      	subs	r3, #1
 800f4ce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800f4d2:	2a39      	cmp	r2, #57	; 0x39
 800f4d4:	d071      	beq.n	800f5ba <_dtoa_r+0xb9a>
 800f4d6:	3201      	adds	r2, #1
 800f4d8:	701a      	strb	r2, [r3, #0]
 800f4da:	e746      	b.n	800f36a <_dtoa_r+0x94a>
 800f4dc:	2a00      	cmp	r2, #0
 800f4de:	dd07      	ble.n	800f4f0 <_dtoa_r+0xad0>
 800f4e0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800f4e4:	d0ed      	beq.n	800f4c2 <_dtoa_r+0xaa2>
 800f4e6:	f10a 0301 	add.w	r3, sl, #1
 800f4ea:	f88b 3000 	strb.w	r3, [fp]
 800f4ee:	e73c      	b.n	800f36a <_dtoa_r+0x94a>
 800f4f0:	9b05      	ldr	r3, [sp, #20]
 800f4f2:	f809 ac01 	strb.w	sl, [r9, #-1]
 800f4f6:	4599      	cmp	r9, r3
 800f4f8:	d047      	beq.n	800f58a <_dtoa_r+0xb6a>
 800f4fa:	ee18 1a10 	vmov	r1, s16
 800f4fe:	2300      	movs	r3, #0
 800f500:	220a      	movs	r2, #10
 800f502:	4620      	mov	r0, r4
 800f504:	f000 fc6a 	bl	800fddc <__multadd>
 800f508:	45b8      	cmp	r8, r7
 800f50a:	ee08 0a10 	vmov	s16, r0
 800f50e:	f04f 0300 	mov.w	r3, #0
 800f512:	f04f 020a 	mov.w	r2, #10
 800f516:	4641      	mov	r1, r8
 800f518:	4620      	mov	r0, r4
 800f51a:	d106      	bne.n	800f52a <_dtoa_r+0xb0a>
 800f51c:	f000 fc5e 	bl	800fddc <__multadd>
 800f520:	4680      	mov	r8, r0
 800f522:	4607      	mov	r7, r0
 800f524:	f109 0901 	add.w	r9, r9, #1
 800f528:	e772      	b.n	800f410 <_dtoa_r+0x9f0>
 800f52a:	f000 fc57 	bl	800fddc <__multadd>
 800f52e:	4639      	mov	r1, r7
 800f530:	4680      	mov	r8, r0
 800f532:	2300      	movs	r3, #0
 800f534:	220a      	movs	r2, #10
 800f536:	4620      	mov	r0, r4
 800f538:	f000 fc50 	bl	800fddc <__multadd>
 800f53c:	4607      	mov	r7, r0
 800f53e:	e7f1      	b.n	800f524 <_dtoa_r+0xb04>
 800f540:	9b03      	ldr	r3, [sp, #12]
 800f542:	9302      	str	r3, [sp, #8]
 800f544:	9d01      	ldr	r5, [sp, #4]
 800f546:	ee18 0a10 	vmov	r0, s16
 800f54a:	4631      	mov	r1, r6
 800f54c:	f7ff f9da 	bl	800e904 <quorem>
 800f550:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800f554:	9b01      	ldr	r3, [sp, #4]
 800f556:	f805 ab01 	strb.w	sl, [r5], #1
 800f55a:	1aea      	subs	r2, r5, r3
 800f55c:	9b02      	ldr	r3, [sp, #8]
 800f55e:	4293      	cmp	r3, r2
 800f560:	dd09      	ble.n	800f576 <_dtoa_r+0xb56>
 800f562:	ee18 1a10 	vmov	r1, s16
 800f566:	2300      	movs	r3, #0
 800f568:	220a      	movs	r2, #10
 800f56a:	4620      	mov	r0, r4
 800f56c:	f000 fc36 	bl	800fddc <__multadd>
 800f570:	ee08 0a10 	vmov	s16, r0
 800f574:	e7e7      	b.n	800f546 <_dtoa_r+0xb26>
 800f576:	9b02      	ldr	r3, [sp, #8]
 800f578:	2b00      	cmp	r3, #0
 800f57a:	bfc8      	it	gt
 800f57c:	461d      	movgt	r5, r3
 800f57e:	9b01      	ldr	r3, [sp, #4]
 800f580:	bfd8      	it	le
 800f582:	2501      	movle	r5, #1
 800f584:	441d      	add	r5, r3
 800f586:	f04f 0800 	mov.w	r8, #0
 800f58a:	ee18 1a10 	vmov	r1, s16
 800f58e:	2201      	movs	r2, #1
 800f590:	4620      	mov	r0, r4
 800f592:	f000 fe1d 	bl	80101d0 <__lshift>
 800f596:	4631      	mov	r1, r6
 800f598:	ee08 0a10 	vmov	s16, r0
 800f59c:	f000 fe88 	bl	80102b0 <__mcmp>
 800f5a0:	2800      	cmp	r0, #0
 800f5a2:	dc91      	bgt.n	800f4c8 <_dtoa_r+0xaa8>
 800f5a4:	d102      	bne.n	800f5ac <_dtoa_r+0xb8c>
 800f5a6:	f01a 0f01 	tst.w	sl, #1
 800f5aa:	d18d      	bne.n	800f4c8 <_dtoa_r+0xaa8>
 800f5ac:	462b      	mov	r3, r5
 800f5ae:	461d      	mov	r5, r3
 800f5b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f5b4:	2a30      	cmp	r2, #48	; 0x30
 800f5b6:	d0fa      	beq.n	800f5ae <_dtoa_r+0xb8e>
 800f5b8:	e6d7      	b.n	800f36a <_dtoa_r+0x94a>
 800f5ba:	9a01      	ldr	r2, [sp, #4]
 800f5bc:	429a      	cmp	r2, r3
 800f5be:	d184      	bne.n	800f4ca <_dtoa_r+0xaaa>
 800f5c0:	9b00      	ldr	r3, [sp, #0]
 800f5c2:	3301      	adds	r3, #1
 800f5c4:	9300      	str	r3, [sp, #0]
 800f5c6:	2331      	movs	r3, #49	; 0x31
 800f5c8:	7013      	strb	r3, [r2, #0]
 800f5ca:	e6ce      	b.n	800f36a <_dtoa_r+0x94a>
 800f5cc:	4b09      	ldr	r3, [pc, #36]	; (800f5f4 <_dtoa_r+0xbd4>)
 800f5ce:	f7ff ba95 	b.w	800eafc <_dtoa_r+0xdc>
 800f5d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	f47f aa6e 	bne.w	800eab6 <_dtoa_r+0x96>
 800f5da:	4b07      	ldr	r3, [pc, #28]	; (800f5f8 <_dtoa_r+0xbd8>)
 800f5dc:	f7ff ba8e 	b.w	800eafc <_dtoa_r+0xdc>
 800f5e0:	9b02      	ldr	r3, [sp, #8]
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	dcae      	bgt.n	800f544 <_dtoa_r+0xb24>
 800f5e6:	9b06      	ldr	r3, [sp, #24]
 800f5e8:	2b02      	cmp	r3, #2
 800f5ea:	f73f aea8 	bgt.w	800f33e <_dtoa_r+0x91e>
 800f5ee:	e7a9      	b.n	800f544 <_dtoa_r+0xb24>
 800f5f0:	08021c08 	.word	0x08021c08
 800f5f4:	08021a0c 	.word	0x08021a0c
 800f5f8:	08021b89 	.word	0x08021b89

0800f5fc <rshift>:
 800f5fc:	6903      	ldr	r3, [r0, #16]
 800f5fe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f602:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f606:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f60a:	f100 0414 	add.w	r4, r0, #20
 800f60e:	dd45      	ble.n	800f69c <rshift+0xa0>
 800f610:	f011 011f 	ands.w	r1, r1, #31
 800f614:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f618:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f61c:	d10c      	bne.n	800f638 <rshift+0x3c>
 800f61e:	f100 0710 	add.w	r7, r0, #16
 800f622:	4629      	mov	r1, r5
 800f624:	42b1      	cmp	r1, r6
 800f626:	d334      	bcc.n	800f692 <rshift+0x96>
 800f628:	1a9b      	subs	r3, r3, r2
 800f62a:	009b      	lsls	r3, r3, #2
 800f62c:	1eea      	subs	r2, r5, #3
 800f62e:	4296      	cmp	r6, r2
 800f630:	bf38      	it	cc
 800f632:	2300      	movcc	r3, #0
 800f634:	4423      	add	r3, r4
 800f636:	e015      	b.n	800f664 <rshift+0x68>
 800f638:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f63c:	f1c1 0820 	rsb	r8, r1, #32
 800f640:	40cf      	lsrs	r7, r1
 800f642:	f105 0e04 	add.w	lr, r5, #4
 800f646:	46a1      	mov	r9, r4
 800f648:	4576      	cmp	r6, lr
 800f64a:	46f4      	mov	ip, lr
 800f64c:	d815      	bhi.n	800f67a <rshift+0x7e>
 800f64e:	1a9a      	subs	r2, r3, r2
 800f650:	0092      	lsls	r2, r2, #2
 800f652:	3a04      	subs	r2, #4
 800f654:	3501      	adds	r5, #1
 800f656:	42ae      	cmp	r6, r5
 800f658:	bf38      	it	cc
 800f65a:	2200      	movcc	r2, #0
 800f65c:	18a3      	adds	r3, r4, r2
 800f65e:	50a7      	str	r7, [r4, r2]
 800f660:	b107      	cbz	r7, 800f664 <rshift+0x68>
 800f662:	3304      	adds	r3, #4
 800f664:	1b1a      	subs	r2, r3, r4
 800f666:	42a3      	cmp	r3, r4
 800f668:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f66c:	bf08      	it	eq
 800f66e:	2300      	moveq	r3, #0
 800f670:	6102      	str	r2, [r0, #16]
 800f672:	bf08      	it	eq
 800f674:	6143      	streq	r3, [r0, #20]
 800f676:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f67a:	f8dc c000 	ldr.w	ip, [ip]
 800f67e:	fa0c fc08 	lsl.w	ip, ip, r8
 800f682:	ea4c 0707 	orr.w	r7, ip, r7
 800f686:	f849 7b04 	str.w	r7, [r9], #4
 800f68a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f68e:	40cf      	lsrs	r7, r1
 800f690:	e7da      	b.n	800f648 <rshift+0x4c>
 800f692:	f851 cb04 	ldr.w	ip, [r1], #4
 800f696:	f847 cf04 	str.w	ip, [r7, #4]!
 800f69a:	e7c3      	b.n	800f624 <rshift+0x28>
 800f69c:	4623      	mov	r3, r4
 800f69e:	e7e1      	b.n	800f664 <rshift+0x68>

0800f6a0 <__hexdig_fun>:
 800f6a0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800f6a4:	2b09      	cmp	r3, #9
 800f6a6:	d802      	bhi.n	800f6ae <__hexdig_fun+0xe>
 800f6a8:	3820      	subs	r0, #32
 800f6aa:	b2c0      	uxtb	r0, r0
 800f6ac:	4770      	bx	lr
 800f6ae:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800f6b2:	2b05      	cmp	r3, #5
 800f6b4:	d801      	bhi.n	800f6ba <__hexdig_fun+0x1a>
 800f6b6:	3847      	subs	r0, #71	; 0x47
 800f6b8:	e7f7      	b.n	800f6aa <__hexdig_fun+0xa>
 800f6ba:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800f6be:	2b05      	cmp	r3, #5
 800f6c0:	d801      	bhi.n	800f6c6 <__hexdig_fun+0x26>
 800f6c2:	3827      	subs	r0, #39	; 0x27
 800f6c4:	e7f1      	b.n	800f6aa <__hexdig_fun+0xa>
 800f6c6:	2000      	movs	r0, #0
 800f6c8:	4770      	bx	lr
	...

0800f6cc <__gethex>:
 800f6cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6d0:	ed2d 8b02 	vpush	{d8}
 800f6d4:	b089      	sub	sp, #36	; 0x24
 800f6d6:	ee08 0a10 	vmov	s16, r0
 800f6da:	9304      	str	r3, [sp, #16]
 800f6dc:	4bb4      	ldr	r3, [pc, #720]	; (800f9b0 <__gethex+0x2e4>)
 800f6de:	681b      	ldr	r3, [r3, #0]
 800f6e0:	9301      	str	r3, [sp, #4]
 800f6e2:	4618      	mov	r0, r3
 800f6e4:	468b      	mov	fp, r1
 800f6e6:	4690      	mov	r8, r2
 800f6e8:	f7f0 fd72 	bl	80001d0 <strlen>
 800f6ec:	9b01      	ldr	r3, [sp, #4]
 800f6ee:	f8db 2000 	ldr.w	r2, [fp]
 800f6f2:	4403      	add	r3, r0
 800f6f4:	4682      	mov	sl, r0
 800f6f6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800f6fa:	9305      	str	r3, [sp, #20]
 800f6fc:	1c93      	adds	r3, r2, #2
 800f6fe:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800f702:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800f706:	32fe      	adds	r2, #254	; 0xfe
 800f708:	18d1      	adds	r1, r2, r3
 800f70a:	461f      	mov	r7, r3
 800f70c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f710:	9100      	str	r1, [sp, #0]
 800f712:	2830      	cmp	r0, #48	; 0x30
 800f714:	d0f8      	beq.n	800f708 <__gethex+0x3c>
 800f716:	f7ff ffc3 	bl	800f6a0 <__hexdig_fun>
 800f71a:	4604      	mov	r4, r0
 800f71c:	2800      	cmp	r0, #0
 800f71e:	d13a      	bne.n	800f796 <__gethex+0xca>
 800f720:	9901      	ldr	r1, [sp, #4]
 800f722:	4652      	mov	r2, sl
 800f724:	4638      	mov	r0, r7
 800f726:	f001 fa23 	bl	8010b70 <strncmp>
 800f72a:	4605      	mov	r5, r0
 800f72c:	2800      	cmp	r0, #0
 800f72e:	d168      	bne.n	800f802 <__gethex+0x136>
 800f730:	f817 000a 	ldrb.w	r0, [r7, sl]
 800f734:	eb07 060a 	add.w	r6, r7, sl
 800f738:	f7ff ffb2 	bl	800f6a0 <__hexdig_fun>
 800f73c:	2800      	cmp	r0, #0
 800f73e:	d062      	beq.n	800f806 <__gethex+0x13a>
 800f740:	4633      	mov	r3, r6
 800f742:	7818      	ldrb	r0, [r3, #0]
 800f744:	2830      	cmp	r0, #48	; 0x30
 800f746:	461f      	mov	r7, r3
 800f748:	f103 0301 	add.w	r3, r3, #1
 800f74c:	d0f9      	beq.n	800f742 <__gethex+0x76>
 800f74e:	f7ff ffa7 	bl	800f6a0 <__hexdig_fun>
 800f752:	2301      	movs	r3, #1
 800f754:	fab0 f480 	clz	r4, r0
 800f758:	0964      	lsrs	r4, r4, #5
 800f75a:	4635      	mov	r5, r6
 800f75c:	9300      	str	r3, [sp, #0]
 800f75e:	463a      	mov	r2, r7
 800f760:	4616      	mov	r6, r2
 800f762:	3201      	adds	r2, #1
 800f764:	7830      	ldrb	r0, [r6, #0]
 800f766:	f7ff ff9b 	bl	800f6a0 <__hexdig_fun>
 800f76a:	2800      	cmp	r0, #0
 800f76c:	d1f8      	bne.n	800f760 <__gethex+0x94>
 800f76e:	9901      	ldr	r1, [sp, #4]
 800f770:	4652      	mov	r2, sl
 800f772:	4630      	mov	r0, r6
 800f774:	f001 f9fc 	bl	8010b70 <strncmp>
 800f778:	b980      	cbnz	r0, 800f79c <__gethex+0xd0>
 800f77a:	b94d      	cbnz	r5, 800f790 <__gethex+0xc4>
 800f77c:	eb06 050a 	add.w	r5, r6, sl
 800f780:	462a      	mov	r2, r5
 800f782:	4616      	mov	r6, r2
 800f784:	3201      	adds	r2, #1
 800f786:	7830      	ldrb	r0, [r6, #0]
 800f788:	f7ff ff8a 	bl	800f6a0 <__hexdig_fun>
 800f78c:	2800      	cmp	r0, #0
 800f78e:	d1f8      	bne.n	800f782 <__gethex+0xb6>
 800f790:	1bad      	subs	r5, r5, r6
 800f792:	00ad      	lsls	r5, r5, #2
 800f794:	e004      	b.n	800f7a0 <__gethex+0xd4>
 800f796:	2400      	movs	r4, #0
 800f798:	4625      	mov	r5, r4
 800f79a:	e7e0      	b.n	800f75e <__gethex+0x92>
 800f79c:	2d00      	cmp	r5, #0
 800f79e:	d1f7      	bne.n	800f790 <__gethex+0xc4>
 800f7a0:	7833      	ldrb	r3, [r6, #0]
 800f7a2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800f7a6:	2b50      	cmp	r3, #80	; 0x50
 800f7a8:	d13b      	bne.n	800f822 <__gethex+0x156>
 800f7aa:	7873      	ldrb	r3, [r6, #1]
 800f7ac:	2b2b      	cmp	r3, #43	; 0x2b
 800f7ae:	d02c      	beq.n	800f80a <__gethex+0x13e>
 800f7b0:	2b2d      	cmp	r3, #45	; 0x2d
 800f7b2:	d02e      	beq.n	800f812 <__gethex+0x146>
 800f7b4:	1c71      	adds	r1, r6, #1
 800f7b6:	f04f 0900 	mov.w	r9, #0
 800f7ba:	7808      	ldrb	r0, [r1, #0]
 800f7bc:	f7ff ff70 	bl	800f6a0 <__hexdig_fun>
 800f7c0:	1e43      	subs	r3, r0, #1
 800f7c2:	b2db      	uxtb	r3, r3
 800f7c4:	2b18      	cmp	r3, #24
 800f7c6:	d82c      	bhi.n	800f822 <__gethex+0x156>
 800f7c8:	f1a0 0210 	sub.w	r2, r0, #16
 800f7cc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f7d0:	f7ff ff66 	bl	800f6a0 <__hexdig_fun>
 800f7d4:	1e43      	subs	r3, r0, #1
 800f7d6:	b2db      	uxtb	r3, r3
 800f7d8:	2b18      	cmp	r3, #24
 800f7da:	d91d      	bls.n	800f818 <__gethex+0x14c>
 800f7dc:	f1b9 0f00 	cmp.w	r9, #0
 800f7e0:	d000      	beq.n	800f7e4 <__gethex+0x118>
 800f7e2:	4252      	negs	r2, r2
 800f7e4:	4415      	add	r5, r2
 800f7e6:	f8cb 1000 	str.w	r1, [fp]
 800f7ea:	b1e4      	cbz	r4, 800f826 <__gethex+0x15a>
 800f7ec:	9b00      	ldr	r3, [sp, #0]
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	bf14      	ite	ne
 800f7f2:	2700      	movne	r7, #0
 800f7f4:	2706      	moveq	r7, #6
 800f7f6:	4638      	mov	r0, r7
 800f7f8:	b009      	add	sp, #36	; 0x24
 800f7fa:	ecbd 8b02 	vpop	{d8}
 800f7fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f802:	463e      	mov	r6, r7
 800f804:	4625      	mov	r5, r4
 800f806:	2401      	movs	r4, #1
 800f808:	e7ca      	b.n	800f7a0 <__gethex+0xd4>
 800f80a:	f04f 0900 	mov.w	r9, #0
 800f80e:	1cb1      	adds	r1, r6, #2
 800f810:	e7d3      	b.n	800f7ba <__gethex+0xee>
 800f812:	f04f 0901 	mov.w	r9, #1
 800f816:	e7fa      	b.n	800f80e <__gethex+0x142>
 800f818:	230a      	movs	r3, #10
 800f81a:	fb03 0202 	mla	r2, r3, r2, r0
 800f81e:	3a10      	subs	r2, #16
 800f820:	e7d4      	b.n	800f7cc <__gethex+0x100>
 800f822:	4631      	mov	r1, r6
 800f824:	e7df      	b.n	800f7e6 <__gethex+0x11a>
 800f826:	1bf3      	subs	r3, r6, r7
 800f828:	3b01      	subs	r3, #1
 800f82a:	4621      	mov	r1, r4
 800f82c:	2b07      	cmp	r3, #7
 800f82e:	dc0b      	bgt.n	800f848 <__gethex+0x17c>
 800f830:	ee18 0a10 	vmov	r0, s16
 800f834:	f000 fa70 	bl	800fd18 <_Balloc>
 800f838:	4604      	mov	r4, r0
 800f83a:	b940      	cbnz	r0, 800f84e <__gethex+0x182>
 800f83c:	4b5d      	ldr	r3, [pc, #372]	; (800f9b4 <__gethex+0x2e8>)
 800f83e:	4602      	mov	r2, r0
 800f840:	21de      	movs	r1, #222	; 0xde
 800f842:	485d      	ldr	r0, [pc, #372]	; (800f9b8 <__gethex+0x2ec>)
 800f844:	f001 f9b6 	bl	8010bb4 <__assert_func>
 800f848:	3101      	adds	r1, #1
 800f84a:	105b      	asrs	r3, r3, #1
 800f84c:	e7ee      	b.n	800f82c <__gethex+0x160>
 800f84e:	f100 0914 	add.w	r9, r0, #20
 800f852:	f04f 0b00 	mov.w	fp, #0
 800f856:	f1ca 0301 	rsb	r3, sl, #1
 800f85a:	f8cd 9008 	str.w	r9, [sp, #8]
 800f85e:	f8cd b000 	str.w	fp, [sp]
 800f862:	9306      	str	r3, [sp, #24]
 800f864:	42b7      	cmp	r7, r6
 800f866:	d340      	bcc.n	800f8ea <__gethex+0x21e>
 800f868:	9802      	ldr	r0, [sp, #8]
 800f86a:	9b00      	ldr	r3, [sp, #0]
 800f86c:	f840 3b04 	str.w	r3, [r0], #4
 800f870:	eba0 0009 	sub.w	r0, r0, r9
 800f874:	1080      	asrs	r0, r0, #2
 800f876:	0146      	lsls	r6, r0, #5
 800f878:	6120      	str	r0, [r4, #16]
 800f87a:	4618      	mov	r0, r3
 800f87c:	f000 fb3e 	bl	800fefc <__hi0bits>
 800f880:	1a30      	subs	r0, r6, r0
 800f882:	f8d8 6000 	ldr.w	r6, [r8]
 800f886:	42b0      	cmp	r0, r6
 800f888:	dd63      	ble.n	800f952 <__gethex+0x286>
 800f88a:	1b87      	subs	r7, r0, r6
 800f88c:	4639      	mov	r1, r7
 800f88e:	4620      	mov	r0, r4
 800f890:	f000 fee2 	bl	8010658 <__any_on>
 800f894:	4682      	mov	sl, r0
 800f896:	b1a8      	cbz	r0, 800f8c4 <__gethex+0x1f8>
 800f898:	1e7b      	subs	r3, r7, #1
 800f89a:	1159      	asrs	r1, r3, #5
 800f89c:	f003 021f 	and.w	r2, r3, #31
 800f8a0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800f8a4:	f04f 0a01 	mov.w	sl, #1
 800f8a8:	fa0a f202 	lsl.w	r2, sl, r2
 800f8ac:	420a      	tst	r2, r1
 800f8ae:	d009      	beq.n	800f8c4 <__gethex+0x1f8>
 800f8b0:	4553      	cmp	r3, sl
 800f8b2:	dd05      	ble.n	800f8c0 <__gethex+0x1f4>
 800f8b4:	1eb9      	subs	r1, r7, #2
 800f8b6:	4620      	mov	r0, r4
 800f8b8:	f000 fece 	bl	8010658 <__any_on>
 800f8bc:	2800      	cmp	r0, #0
 800f8be:	d145      	bne.n	800f94c <__gethex+0x280>
 800f8c0:	f04f 0a02 	mov.w	sl, #2
 800f8c4:	4639      	mov	r1, r7
 800f8c6:	4620      	mov	r0, r4
 800f8c8:	f7ff fe98 	bl	800f5fc <rshift>
 800f8cc:	443d      	add	r5, r7
 800f8ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f8d2:	42ab      	cmp	r3, r5
 800f8d4:	da4c      	bge.n	800f970 <__gethex+0x2a4>
 800f8d6:	ee18 0a10 	vmov	r0, s16
 800f8da:	4621      	mov	r1, r4
 800f8dc:	f000 fa5c 	bl	800fd98 <_Bfree>
 800f8e0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f8e2:	2300      	movs	r3, #0
 800f8e4:	6013      	str	r3, [r2, #0]
 800f8e6:	27a3      	movs	r7, #163	; 0xa3
 800f8e8:	e785      	b.n	800f7f6 <__gethex+0x12a>
 800f8ea:	1e73      	subs	r3, r6, #1
 800f8ec:	9a05      	ldr	r2, [sp, #20]
 800f8ee:	9303      	str	r3, [sp, #12]
 800f8f0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f8f4:	4293      	cmp	r3, r2
 800f8f6:	d019      	beq.n	800f92c <__gethex+0x260>
 800f8f8:	f1bb 0f20 	cmp.w	fp, #32
 800f8fc:	d107      	bne.n	800f90e <__gethex+0x242>
 800f8fe:	9b02      	ldr	r3, [sp, #8]
 800f900:	9a00      	ldr	r2, [sp, #0]
 800f902:	f843 2b04 	str.w	r2, [r3], #4
 800f906:	9302      	str	r3, [sp, #8]
 800f908:	2300      	movs	r3, #0
 800f90a:	9300      	str	r3, [sp, #0]
 800f90c:	469b      	mov	fp, r3
 800f90e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800f912:	f7ff fec5 	bl	800f6a0 <__hexdig_fun>
 800f916:	9b00      	ldr	r3, [sp, #0]
 800f918:	f000 000f 	and.w	r0, r0, #15
 800f91c:	fa00 f00b 	lsl.w	r0, r0, fp
 800f920:	4303      	orrs	r3, r0
 800f922:	9300      	str	r3, [sp, #0]
 800f924:	f10b 0b04 	add.w	fp, fp, #4
 800f928:	9b03      	ldr	r3, [sp, #12]
 800f92a:	e00d      	b.n	800f948 <__gethex+0x27c>
 800f92c:	9b03      	ldr	r3, [sp, #12]
 800f92e:	9a06      	ldr	r2, [sp, #24]
 800f930:	4413      	add	r3, r2
 800f932:	42bb      	cmp	r3, r7
 800f934:	d3e0      	bcc.n	800f8f8 <__gethex+0x22c>
 800f936:	4618      	mov	r0, r3
 800f938:	9901      	ldr	r1, [sp, #4]
 800f93a:	9307      	str	r3, [sp, #28]
 800f93c:	4652      	mov	r2, sl
 800f93e:	f001 f917 	bl	8010b70 <strncmp>
 800f942:	9b07      	ldr	r3, [sp, #28]
 800f944:	2800      	cmp	r0, #0
 800f946:	d1d7      	bne.n	800f8f8 <__gethex+0x22c>
 800f948:	461e      	mov	r6, r3
 800f94a:	e78b      	b.n	800f864 <__gethex+0x198>
 800f94c:	f04f 0a03 	mov.w	sl, #3
 800f950:	e7b8      	b.n	800f8c4 <__gethex+0x1f8>
 800f952:	da0a      	bge.n	800f96a <__gethex+0x29e>
 800f954:	1a37      	subs	r7, r6, r0
 800f956:	4621      	mov	r1, r4
 800f958:	ee18 0a10 	vmov	r0, s16
 800f95c:	463a      	mov	r2, r7
 800f95e:	f000 fc37 	bl	80101d0 <__lshift>
 800f962:	1bed      	subs	r5, r5, r7
 800f964:	4604      	mov	r4, r0
 800f966:	f100 0914 	add.w	r9, r0, #20
 800f96a:	f04f 0a00 	mov.w	sl, #0
 800f96e:	e7ae      	b.n	800f8ce <__gethex+0x202>
 800f970:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800f974:	42a8      	cmp	r0, r5
 800f976:	dd72      	ble.n	800fa5e <__gethex+0x392>
 800f978:	1b45      	subs	r5, r0, r5
 800f97a:	42ae      	cmp	r6, r5
 800f97c:	dc36      	bgt.n	800f9ec <__gethex+0x320>
 800f97e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f982:	2b02      	cmp	r3, #2
 800f984:	d02a      	beq.n	800f9dc <__gethex+0x310>
 800f986:	2b03      	cmp	r3, #3
 800f988:	d02c      	beq.n	800f9e4 <__gethex+0x318>
 800f98a:	2b01      	cmp	r3, #1
 800f98c:	d11c      	bne.n	800f9c8 <__gethex+0x2fc>
 800f98e:	42ae      	cmp	r6, r5
 800f990:	d11a      	bne.n	800f9c8 <__gethex+0x2fc>
 800f992:	2e01      	cmp	r6, #1
 800f994:	d112      	bne.n	800f9bc <__gethex+0x2f0>
 800f996:	9a04      	ldr	r2, [sp, #16]
 800f998:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f99c:	6013      	str	r3, [r2, #0]
 800f99e:	2301      	movs	r3, #1
 800f9a0:	6123      	str	r3, [r4, #16]
 800f9a2:	f8c9 3000 	str.w	r3, [r9]
 800f9a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f9a8:	2762      	movs	r7, #98	; 0x62
 800f9aa:	601c      	str	r4, [r3, #0]
 800f9ac:	e723      	b.n	800f7f6 <__gethex+0x12a>
 800f9ae:	bf00      	nop
 800f9b0:	08021c80 	.word	0x08021c80
 800f9b4:	08021c08 	.word	0x08021c08
 800f9b8:	08021c19 	.word	0x08021c19
 800f9bc:	1e71      	subs	r1, r6, #1
 800f9be:	4620      	mov	r0, r4
 800f9c0:	f000 fe4a 	bl	8010658 <__any_on>
 800f9c4:	2800      	cmp	r0, #0
 800f9c6:	d1e6      	bne.n	800f996 <__gethex+0x2ca>
 800f9c8:	ee18 0a10 	vmov	r0, s16
 800f9cc:	4621      	mov	r1, r4
 800f9ce:	f000 f9e3 	bl	800fd98 <_Bfree>
 800f9d2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f9d4:	2300      	movs	r3, #0
 800f9d6:	6013      	str	r3, [r2, #0]
 800f9d8:	2750      	movs	r7, #80	; 0x50
 800f9da:	e70c      	b.n	800f7f6 <__gethex+0x12a>
 800f9dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	d1f2      	bne.n	800f9c8 <__gethex+0x2fc>
 800f9e2:	e7d8      	b.n	800f996 <__gethex+0x2ca>
 800f9e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d1d5      	bne.n	800f996 <__gethex+0x2ca>
 800f9ea:	e7ed      	b.n	800f9c8 <__gethex+0x2fc>
 800f9ec:	1e6f      	subs	r7, r5, #1
 800f9ee:	f1ba 0f00 	cmp.w	sl, #0
 800f9f2:	d131      	bne.n	800fa58 <__gethex+0x38c>
 800f9f4:	b127      	cbz	r7, 800fa00 <__gethex+0x334>
 800f9f6:	4639      	mov	r1, r7
 800f9f8:	4620      	mov	r0, r4
 800f9fa:	f000 fe2d 	bl	8010658 <__any_on>
 800f9fe:	4682      	mov	sl, r0
 800fa00:	117b      	asrs	r3, r7, #5
 800fa02:	2101      	movs	r1, #1
 800fa04:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800fa08:	f007 071f 	and.w	r7, r7, #31
 800fa0c:	fa01 f707 	lsl.w	r7, r1, r7
 800fa10:	421f      	tst	r7, r3
 800fa12:	4629      	mov	r1, r5
 800fa14:	4620      	mov	r0, r4
 800fa16:	bf18      	it	ne
 800fa18:	f04a 0a02 	orrne.w	sl, sl, #2
 800fa1c:	1b76      	subs	r6, r6, r5
 800fa1e:	f7ff fded 	bl	800f5fc <rshift>
 800fa22:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800fa26:	2702      	movs	r7, #2
 800fa28:	f1ba 0f00 	cmp.w	sl, #0
 800fa2c:	d048      	beq.n	800fac0 <__gethex+0x3f4>
 800fa2e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fa32:	2b02      	cmp	r3, #2
 800fa34:	d015      	beq.n	800fa62 <__gethex+0x396>
 800fa36:	2b03      	cmp	r3, #3
 800fa38:	d017      	beq.n	800fa6a <__gethex+0x39e>
 800fa3a:	2b01      	cmp	r3, #1
 800fa3c:	d109      	bne.n	800fa52 <__gethex+0x386>
 800fa3e:	f01a 0f02 	tst.w	sl, #2
 800fa42:	d006      	beq.n	800fa52 <__gethex+0x386>
 800fa44:	f8d9 0000 	ldr.w	r0, [r9]
 800fa48:	ea4a 0a00 	orr.w	sl, sl, r0
 800fa4c:	f01a 0f01 	tst.w	sl, #1
 800fa50:	d10e      	bne.n	800fa70 <__gethex+0x3a4>
 800fa52:	f047 0710 	orr.w	r7, r7, #16
 800fa56:	e033      	b.n	800fac0 <__gethex+0x3f4>
 800fa58:	f04f 0a01 	mov.w	sl, #1
 800fa5c:	e7d0      	b.n	800fa00 <__gethex+0x334>
 800fa5e:	2701      	movs	r7, #1
 800fa60:	e7e2      	b.n	800fa28 <__gethex+0x35c>
 800fa62:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fa64:	f1c3 0301 	rsb	r3, r3, #1
 800fa68:	9315      	str	r3, [sp, #84]	; 0x54
 800fa6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fa6c:	2b00      	cmp	r3, #0
 800fa6e:	d0f0      	beq.n	800fa52 <__gethex+0x386>
 800fa70:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800fa74:	f104 0314 	add.w	r3, r4, #20
 800fa78:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800fa7c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800fa80:	f04f 0c00 	mov.w	ip, #0
 800fa84:	4618      	mov	r0, r3
 800fa86:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa8a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800fa8e:	d01c      	beq.n	800faca <__gethex+0x3fe>
 800fa90:	3201      	adds	r2, #1
 800fa92:	6002      	str	r2, [r0, #0]
 800fa94:	2f02      	cmp	r7, #2
 800fa96:	f104 0314 	add.w	r3, r4, #20
 800fa9a:	d13f      	bne.n	800fb1c <__gethex+0x450>
 800fa9c:	f8d8 2000 	ldr.w	r2, [r8]
 800faa0:	3a01      	subs	r2, #1
 800faa2:	42b2      	cmp	r2, r6
 800faa4:	d10a      	bne.n	800fabc <__gethex+0x3f0>
 800faa6:	1171      	asrs	r1, r6, #5
 800faa8:	2201      	movs	r2, #1
 800faaa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800faae:	f006 061f 	and.w	r6, r6, #31
 800fab2:	fa02 f606 	lsl.w	r6, r2, r6
 800fab6:	421e      	tst	r6, r3
 800fab8:	bf18      	it	ne
 800faba:	4617      	movne	r7, r2
 800fabc:	f047 0720 	orr.w	r7, r7, #32
 800fac0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fac2:	601c      	str	r4, [r3, #0]
 800fac4:	9b04      	ldr	r3, [sp, #16]
 800fac6:	601d      	str	r5, [r3, #0]
 800fac8:	e695      	b.n	800f7f6 <__gethex+0x12a>
 800faca:	4299      	cmp	r1, r3
 800facc:	f843 cc04 	str.w	ip, [r3, #-4]
 800fad0:	d8d8      	bhi.n	800fa84 <__gethex+0x3b8>
 800fad2:	68a3      	ldr	r3, [r4, #8]
 800fad4:	459b      	cmp	fp, r3
 800fad6:	db19      	blt.n	800fb0c <__gethex+0x440>
 800fad8:	6861      	ldr	r1, [r4, #4]
 800fada:	ee18 0a10 	vmov	r0, s16
 800fade:	3101      	adds	r1, #1
 800fae0:	f000 f91a 	bl	800fd18 <_Balloc>
 800fae4:	4681      	mov	r9, r0
 800fae6:	b918      	cbnz	r0, 800faf0 <__gethex+0x424>
 800fae8:	4b1a      	ldr	r3, [pc, #104]	; (800fb54 <__gethex+0x488>)
 800faea:	4602      	mov	r2, r0
 800faec:	2184      	movs	r1, #132	; 0x84
 800faee:	e6a8      	b.n	800f842 <__gethex+0x176>
 800faf0:	6922      	ldr	r2, [r4, #16]
 800faf2:	3202      	adds	r2, #2
 800faf4:	f104 010c 	add.w	r1, r4, #12
 800faf8:	0092      	lsls	r2, r2, #2
 800fafa:	300c      	adds	r0, #12
 800fafc:	f7fd f960 	bl	800cdc0 <memcpy>
 800fb00:	4621      	mov	r1, r4
 800fb02:	ee18 0a10 	vmov	r0, s16
 800fb06:	f000 f947 	bl	800fd98 <_Bfree>
 800fb0a:	464c      	mov	r4, r9
 800fb0c:	6923      	ldr	r3, [r4, #16]
 800fb0e:	1c5a      	adds	r2, r3, #1
 800fb10:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fb14:	6122      	str	r2, [r4, #16]
 800fb16:	2201      	movs	r2, #1
 800fb18:	615a      	str	r2, [r3, #20]
 800fb1a:	e7bb      	b.n	800fa94 <__gethex+0x3c8>
 800fb1c:	6922      	ldr	r2, [r4, #16]
 800fb1e:	455a      	cmp	r2, fp
 800fb20:	dd0b      	ble.n	800fb3a <__gethex+0x46e>
 800fb22:	2101      	movs	r1, #1
 800fb24:	4620      	mov	r0, r4
 800fb26:	f7ff fd69 	bl	800f5fc <rshift>
 800fb2a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fb2e:	3501      	adds	r5, #1
 800fb30:	42ab      	cmp	r3, r5
 800fb32:	f6ff aed0 	blt.w	800f8d6 <__gethex+0x20a>
 800fb36:	2701      	movs	r7, #1
 800fb38:	e7c0      	b.n	800fabc <__gethex+0x3f0>
 800fb3a:	f016 061f 	ands.w	r6, r6, #31
 800fb3e:	d0fa      	beq.n	800fb36 <__gethex+0x46a>
 800fb40:	4453      	add	r3, sl
 800fb42:	f1c6 0620 	rsb	r6, r6, #32
 800fb46:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800fb4a:	f000 f9d7 	bl	800fefc <__hi0bits>
 800fb4e:	42b0      	cmp	r0, r6
 800fb50:	dbe7      	blt.n	800fb22 <__gethex+0x456>
 800fb52:	e7f0      	b.n	800fb36 <__gethex+0x46a>
 800fb54:	08021c08 	.word	0x08021c08

0800fb58 <L_shift>:
 800fb58:	f1c2 0208 	rsb	r2, r2, #8
 800fb5c:	0092      	lsls	r2, r2, #2
 800fb5e:	b570      	push	{r4, r5, r6, lr}
 800fb60:	f1c2 0620 	rsb	r6, r2, #32
 800fb64:	6843      	ldr	r3, [r0, #4]
 800fb66:	6804      	ldr	r4, [r0, #0]
 800fb68:	fa03 f506 	lsl.w	r5, r3, r6
 800fb6c:	432c      	orrs	r4, r5
 800fb6e:	40d3      	lsrs	r3, r2
 800fb70:	6004      	str	r4, [r0, #0]
 800fb72:	f840 3f04 	str.w	r3, [r0, #4]!
 800fb76:	4288      	cmp	r0, r1
 800fb78:	d3f4      	bcc.n	800fb64 <L_shift+0xc>
 800fb7a:	bd70      	pop	{r4, r5, r6, pc}

0800fb7c <__match>:
 800fb7c:	b530      	push	{r4, r5, lr}
 800fb7e:	6803      	ldr	r3, [r0, #0]
 800fb80:	3301      	adds	r3, #1
 800fb82:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fb86:	b914      	cbnz	r4, 800fb8e <__match+0x12>
 800fb88:	6003      	str	r3, [r0, #0]
 800fb8a:	2001      	movs	r0, #1
 800fb8c:	bd30      	pop	{r4, r5, pc}
 800fb8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fb92:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800fb96:	2d19      	cmp	r5, #25
 800fb98:	bf98      	it	ls
 800fb9a:	3220      	addls	r2, #32
 800fb9c:	42a2      	cmp	r2, r4
 800fb9e:	d0f0      	beq.n	800fb82 <__match+0x6>
 800fba0:	2000      	movs	r0, #0
 800fba2:	e7f3      	b.n	800fb8c <__match+0x10>

0800fba4 <__hexnan>:
 800fba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fba8:	680b      	ldr	r3, [r1, #0]
 800fbaa:	115e      	asrs	r6, r3, #5
 800fbac:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800fbb0:	f013 031f 	ands.w	r3, r3, #31
 800fbb4:	b087      	sub	sp, #28
 800fbb6:	bf18      	it	ne
 800fbb8:	3604      	addne	r6, #4
 800fbba:	2500      	movs	r5, #0
 800fbbc:	1f37      	subs	r7, r6, #4
 800fbbe:	4690      	mov	r8, r2
 800fbc0:	6802      	ldr	r2, [r0, #0]
 800fbc2:	9301      	str	r3, [sp, #4]
 800fbc4:	4682      	mov	sl, r0
 800fbc6:	f846 5c04 	str.w	r5, [r6, #-4]
 800fbca:	46b9      	mov	r9, r7
 800fbcc:	463c      	mov	r4, r7
 800fbce:	9502      	str	r5, [sp, #8]
 800fbd0:	46ab      	mov	fp, r5
 800fbd2:	7851      	ldrb	r1, [r2, #1]
 800fbd4:	1c53      	adds	r3, r2, #1
 800fbd6:	9303      	str	r3, [sp, #12]
 800fbd8:	b341      	cbz	r1, 800fc2c <__hexnan+0x88>
 800fbda:	4608      	mov	r0, r1
 800fbdc:	9205      	str	r2, [sp, #20]
 800fbde:	9104      	str	r1, [sp, #16]
 800fbe0:	f7ff fd5e 	bl	800f6a0 <__hexdig_fun>
 800fbe4:	2800      	cmp	r0, #0
 800fbe6:	d14f      	bne.n	800fc88 <__hexnan+0xe4>
 800fbe8:	9904      	ldr	r1, [sp, #16]
 800fbea:	9a05      	ldr	r2, [sp, #20]
 800fbec:	2920      	cmp	r1, #32
 800fbee:	d818      	bhi.n	800fc22 <__hexnan+0x7e>
 800fbf0:	9b02      	ldr	r3, [sp, #8]
 800fbf2:	459b      	cmp	fp, r3
 800fbf4:	dd13      	ble.n	800fc1e <__hexnan+0x7a>
 800fbf6:	454c      	cmp	r4, r9
 800fbf8:	d206      	bcs.n	800fc08 <__hexnan+0x64>
 800fbfa:	2d07      	cmp	r5, #7
 800fbfc:	dc04      	bgt.n	800fc08 <__hexnan+0x64>
 800fbfe:	462a      	mov	r2, r5
 800fc00:	4649      	mov	r1, r9
 800fc02:	4620      	mov	r0, r4
 800fc04:	f7ff ffa8 	bl	800fb58 <L_shift>
 800fc08:	4544      	cmp	r4, r8
 800fc0a:	d950      	bls.n	800fcae <__hexnan+0x10a>
 800fc0c:	2300      	movs	r3, #0
 800fc0e:	f1a4 0904 	sub.w	r9, r4, #4
 800fc12:	f844 3c04 	str.w	r3, [r4, #-4]
 800fc16:	f8cd b008 	str.w	fp, [sp, #8]
 800fc1a:	464c      	mov	r4, r9
 800fc1c:	461d      	mov	r5, r3
 800fc1e:	9a03      	ldr	r2, [sp, #12]
 800fc20:	e7d7      	b.n	800fbd2 <__hexnan+0x2e>
 800fc22:	2929      	cmp	r1, #41	; 0x29
 800fc24:	d156      	bne.n	800fcd4 <__hexnan+0x130>
 800fc26:	3202      	adds	r2, #2
 800fc28:	f8ca 2000 	str.w	r2, [sl]
 800fc2c:	f1bb 0f00 	cmp.w	fp, #0
 800fc30:	d050      	beq.n	800fcd4 <__hexnan+0x130>
 800fc32:	454c      	cmp	r4, r9
 800fc34:	d206      	bcs.n	800fc44 <__hexnan+0xa0>
 800fc36:	2d07      	cmp	r5, #7
 800fc38:	dc04      	bgt.n	800fc44 <__hexnan+0xa0>
 800fc3a:	462a      	mov	r2, r5
 800fc3c:	4649      	mov	r1, r9
 800fc3e:	4620      	mov	r0, r4
 800fc40:	f7ff ff8a 	bl	800fb58 <L_shift>
 800fc44:	4544      	cmp	r4, r8
 800fc46:	d934      	bls.n	800fcb2 <__hexnan+0x10e>
 800fc48:	f1a8 0204 	sub.w	r2, r8, #4
 800fc4c:	4623      	mov	r3, r4
 800fc4e:	f853 1b04 	ldr.w	r1, [r3], #4
 800fc52:	f842 1f04 	str.w	r1, [r2, #4]!
 800fc56:	429f      	cmp	r7, r3
 800fc58:	d2f9      	bcs.n	800fc4e <__hexnan+0xaa>
 800fc5a:	1b3b      	subs	r3, r7, r4
 800fc5c:	f023 0303 	bic.w	r3, r3, #3
 800fc60:	3304      	adds	r3, #4
 800fc62:	3401      	adds	r4, #1
 800fc64:	3e03      	subs	r6, #3
 800fc66:	42b4      	cmp	r4, r6
 800fc68:	bf88      	it	hi
 800fc6a:	2304      	movhi	r3, #4
 800fc6c:	4443      	add	r3, r8
 800fc6e:	2200      	movs	r2, #0
 800fc70:	f843 2b04 	str.w	r2, [r3], #4
 800fc74:	429f      	cmp	r7, r3
 800fc76:	d2fb      	bcs.n	800fc70 <__hexnan+0xcc>
 800fc78:	683b      	ldr	r3, [r7, #0]
 800fc7a:	b91b      	cbnz	r3, 800fc84 <__hexnan+0xe0>
 800fc7c:	4547      	cmp	r7, r8
 800fc7e:	d127      	bne.n	800fcd0 <__hexnan+0x12c>
 800fc80:	2301      	movs	r3, #1
 800fc82:	603b      	str	r3, [r7, #0]
 800fc84:	2005      	movs	r0, #5
 800fc86:	e026      	b.n	800fcd6 <__hexnan+0x132>
 800fc88:	3501      	adds	r5, #1
 800fc8a:	2d08      	cmp	r5, #8
 800fc8c:	f10b 0b01 	add.w	fp, fp, #1
 800fc90:	dd06      	ble.n	800fca0 <__hexnan+0xfc>
 800fc92:	4544      	cmp	r4, r8
 800fc94:	d9c3      	bls.n	800fc1e <__hexnan+0x7a>
 800fc96:	2300      	movs	r3, #0
 800fc98:	f844 3c04 	str.w	r3, [r4, #-4]
 800fc9c:	2501      	movs	r5, #1
 800fc9e:	3c04      	subs	r4, #4
 800fca0:	6822      	ldr	r2, [r4, #0]
 800fca2:	f000 000f 	and.w	r0, r0, #15
 800fca6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800fcaa:	6022      	str	r2, [r4, #0]
 800fcac:	e7b7      	b.n	800fc1e <__hexnan+0x7a>
 800fcae:	2508      	movs	r5, #8
 800fcb0:	e7b5      	b.n	800fc1e <__hexnan+0x7a>
 800fcb2:	9b01      	ldr	r3, [sp, #4]
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d0df      	beq.n	800fc78 <__hexnan+0xd4>
 800fcb8:	f04f 32ff 	mov.w	r2, #4294967295
 800fcbc:	f1c3 0320 	rsb	r3, r3, #32
 800fcc0:	fa22 f303 	lsr.w	r3, r2, r3
 800fcc4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800fcc8:	401a      	ands	r2, r3
 800fcca:	f846 2c04 	str.w	r2, [r6, #-4]
 800fcce:	e7d3      	b.n	800fc78 <__hexnan+0xd4>
 800fcd0:	3f04      	subs	r7, #4
 800fcd2:	e7d1      	b.n	800fc78 <__hexnan+0xd4>
 800fcd4:	2004      	movs	r0, #4
 800fcd6:	b007      	add	sp, #28
 800fcd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fcdc <_localeconv_r>:
 800fcdc:	4800      	ldr	r0, [pc, #0]	; (800fce0 <_localeconv_r+0x4>)
 800fcde:	4770      	bx	lr
 800fce0:	200001d4 	.word	0x200001d4

0800fce4 <malloc>:
 800fce4:	4b02      	ldr	r3, [pc, #8]	; (800fcf0 <malloc+0xc>)
 800fce6:	4601      	mov	r1, r0
 800fce8:	6818      	ldr	r0, [r3, #0]
 800fcea:	f000 bd59 	b.w	80107a0 <_malloc_r>
 800fcee:	bf00      	nop
 800fcf0:	2000007c 	.word	0x2000007c

0800fcf4 <__ascii_mbtowc>:
 800fcf4:	b082      	sub	sp, #8
 800fcf6:	b901      	cbnz	r1, 800fcfa <__ascii_mbtowc+0x6>
 800fcf8:	a901      	add	r1, sp, #4
 800fcfa:	b142      	cbz	r2, 800fd0e <__ascii_mbtowc+0x1a>
 800fcfc:	b14b      	cbz	r3, 800fd12 <__ascii_mbtowc+0x1e>
 800fcfe:	7813      	ldrb	r3, [r2, #0]
 800fd00:	600b      	str	r3, [r1, #0]
 800fd02:	7812      	ldrb	r2, [r2, #0]
 800fd04:	1e10      	subs	r0, r2, #0
 800fd06:	bf18      	it	ne
 800fd08:	2001      	movne	r0, #1
 800fd0a:	b002      	add	sp, #8
 800fd0c:	4770      	bx	lr
 800fd0e:	4610      	mov	r0, r2
 800fd10:	e7fb      	b.n	800fd0a <__ascii_mbtowc+0x16>
 800fd12:	f06f 0001 	mvn.w	r0, #1
 800fd16:	e7f8      	b.n	800fd0a <__ascii_mbtowc+0x16>

0800fd18 <_Balloc>:
 800fd18:	b570      	push	{r4, r5, r6, lr}
 800fd1a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fd1c:	4604      	mov	r4, r0
 800fd1e:	460d      	mov	r5, r1
 800fd20:	b976      	cbnz	r6, 800fd40 <_Balloc+0x28>
 800fd22:	2010      	movs	r0, #16
 800fd24:	f7ff ffde 	bl	800fce4 <malloc>
 800fd28:	4602      	mov	r2, r0
 800fd2a:	6260      	str	r0, [r4, #36]	; 0x24
 800fd2c:	b920      	cbnz	r0, 800fd38 <_Balloc+0x20>
 800fd2e:	4b18      	ldr	r3, [pc, #96]	; (800fd90 <_Balloc+0x78>)
 800fd30:	4818      	ldr	r0, [pc, #96]	; (800fd94 <_Balloc+0x7c>)
 800fd32:	2166      	movs	r1, #102	; 0x66
 800fd34:	f000 ff3e 	bl	8010bb4 <__assert_func>
 800fd38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fd3c:	6006      	str	r6, [r0, #0]
 800fd3e:	60c6      	str	r6, [r0, #12]
 800fd40:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800fd42:	68f3      	ldr	r3, [r6, #12]
 800fd44:	b183      	cbz	r3, 800fd68 <_Balloc+0x50>
 800fd46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fd48:	68db      	ldr	r3, [r3, #12]
 800fd4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fd4e:	b9b8      	cbnz	r0, 800fd80 <_Balloc+0x68>
 800fd50:	2101      	movs	r1, #1
 800fd52:	fa01 f605 	lsl.w	r6, r1, r5
 800fd56:	1d72      	adds	r2, r6, #5
 800fd58:	0092      	lsls	r2, r2, #2
 800fd5a:	4620      	mov	r0, r4
 800fd5c:	f000 fc9d 	bl	801069a <_calloc_r>
 800fd60:	b160      	cbz	r0, 800fd7c <_Balloc+0x64>
 800fd62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fd66:	e00e      	b.n	800fd86 <_Balloc+0x6e>
 800fd68:	2221      	movs	r2, #33	; 0x21
 800fd6a:	2104      	movs	r1, #4
 800fd6c:	4620      	mov	r0, r4
 800fd6e:	f000 fc94 	bl	801069a <_calloc_r>
 800fd72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fd74:	60f0      	str	r0, [r6, #12]
 800fd76:	68db      	ldr	r3, [r3, #12]
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	d1e4      	bne.n	800fd46 <_Balloc+0x2e>
 800fd7c:	2000      	movs	r0, #0
 800fd7e:	bd70      	pop	{r4, r5, r6, pc}
 800fd80:	6802      	ldr	r2, [r0, #0]
 800fd82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fd86:	2300      	movs	r3, #0
 800fd88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fd8c:	e7f7      	b.n	800fd7e <_Balloc+0x66>
 800fd8e:	bf00      	nop
 800fd90:	08021b96 	.word	0x08021b96
 800fd94:	08021c94 	.word	0x08021c94

0800fd98 <_Bfree>:
 800fd98:	b570      	push	{r4, r5, r6, lr}
 800fd9a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fd9c:	4605      	mov	r5, r0
 800fd9e:	460c      	mov	r4, r1
 800fda0:	b976      	cbnz	r6, 800fdc0 <_Bfree+0x28>
 800fda2:	2010      	movs	r0, #16
 800fda4:	f7ff ff9e 	bl	800fce4 <malloc>
 800fda8:	4602      	mov	r2, r0
 800fdaa:	6268      	str	r0, [r5, #36]	; 0x24
 800fdac:	b920      	cbnz	r0, 800fdb8 <_Bfree+0x20>
 800fdae:	4b09      	ldr	r3, [pc, #36]	; (800fdd4 <_Bfree+0x3c>)
 800fdb0:	4809      	ldr	r0, [pc, #36]	; (800fdd8 <_Bfree+0x40>)
 800fdb2:	218a      	movs	r1, #138	; 0x8a
 800fdb4:	f000 fefe 	bl	8010bb4 <__assert_func>
 800fdb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fdbc:	6006      	str	r6, [r0, #0]
 800fdbe:	60c6      	str	r6, [r0, #12]
 800fdc0:	b13c      	cbz	r4, 800fdd2 <_Bfree+0x3a>
 800fdc2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fdc4:	6862      	ldr	r2, [r4, #4]
 800fdc6:	68db      	ldr	r3, [r3, #12]
 800fdc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fdcc:	6021      	str	r1, [r4, #0]
 800fdce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fdd2:	bd70      	pop	{r4, r5, r6, pc}
 800fdd4:	08021b96 	.word	0x08021b96
 800fdd8:	08021c94 	.word	0x08021c94

0800fddc <__multadd>:
 800fddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fde0:	690d      	ldr	r5, [r1, #16]
 800fde2:	4607      	mov	r7, r0
 800fde4:	460c      	mov	r4, r1
 800fde6:	461e      	mov	r6, r3
 800fde8:	f101 0c14 	add.w	ip, r1, #20
 800fdec:	2000      	movs	r0, #0
 800fdee:	f8dc 3000 	ldr.w	r3, [ip]
 800fdf2:	b299      	uxth	r1, r3
 800fdf4:	fb02 6101 	mla	r1, r2, r1, r6
 800fdf8:	0c1e      	lsrs	r6, r3, #16
 800fdfa:	0c0b      	lsrs	r3, r1, #16
 800fdfc:	fb02 3306 	mla	r3, r2, r6, r3
 800fe00:	b289      	uxth	r1, r1
 800fe02:	3001      	adds	r0, #1
 800fe04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fe08:	4285      	cmp	r5, r0
 800fe0a:	f84c 1b04 	str.w	r1, [ip], #4
 800fe0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fe12:	dcec      	bgt.n	800fdee <__multadd+0x12>
 800fe14:	b30e      	cbz	r6, 800fe5a <__multadd+0x7e>
 800fe16:	68a3      	ldr	r3, [r4, #8]
 800fe18:	42ab      	cmp	r3, r5
 800fe1a:	dc19      	bgt.n	800fe50 <__multadd+0x74>
 800fe1c:	6861      	ldr	r1, [r4, #4]
 800fe1e:	4638      	mov	r0, r7
 800fe20:	3101      	adds	r1, #1
 800fe22:	f7ff ff79 	bl	800fd18 <_Balloc>
 800fe26:	4680      	mov	r8, r0
 800fe28:	b928      	cbnz	r0, 800fe36 <__multadd+0x5a>
 800fe2a:	4602      	mov	r2, r0
 800fe2c:	4b0c      	ldr	r3, [pc, #48]	; (800fe60 <__multadd+0x84>)
 800fe2e:	480d      	ldr	r0, [pc, #52]	; (800fe64 <__multadd+0x88>)
 800fe30:	21b5      	movs	r1, #181	; 0xb5
 800fe32:	f000 febf 	bl	8010bb4 <__assert_func>
 800fe36:	6922      	ldr	r2, [r4, #16]
 800fe38:	3202      	adds	r2, #2
 800fe3a:	f104 010c 	add.w	r1, r4, #12
 800fe3e:	0092      	lsls	r2, r2, #2
 800fe40:	300c      	adds	r0, #12
 800fe42:	f7fc ffbd 	bl	800cdc0 <memcpy>
 800fe46:	4621      	mov	r1, r4
 800fe48:	4638      	mov	r0, r7
 800fe4a:	f7ff ffa5 	bl	800fd98 <_Bfree>
 800fe4e:	4644      	mov	r4, r8
 800fe50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fe54:	3501      	adds	r5, #1
 800fe56:	615e      	str	r6, [r3, #20]
 800fe58:	6125      	str	r5, [r4, #16]
 800fe5a:	4620      	mov	r0, r4
 800fe5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe60:	08021c08 	.word	0x08021c08
 800fe64:	08021c94 	.word	0x08021c94

0800fe68 <__s2b>:
 800fe68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fe6c:	460c      	mov	r4, r1
 800fe6e:	4615      	mov	r5, r2
 800fe70:	461f      	mov	r7, r3
 800fe72:	2209      	movs	r2, #9
 800fe74:	3308      	adds	r3, #8
 800fe76:	4606      	mov	r6, r0
 800fe78:	fb93 f3f2 	sdiv	r3, r3, r2
 800fe7c:	2100      	movs	r1, #0
 800fe7e:	2201      	movs	r2, #1
 800fe80:	429a      	cmp	r2, r3
 800fe82:	db09      	blt.n	800fe98 <__s2b+0x30>
 800fe84:	4630      	mov	r0, r6
 800fe86:	f7ff ff47 	bl	800fd18 <_Balloc>
 800fe8a:	b940      	cbnz	r0, 800fe9e <__s2b+0x36>
 800fe8c:	4602      	mov	r2, r0
 800fe8e:	4b19      	ldr	r3, [pc, #100]	; (800fef4 <__s2b+0x8c>)
 800fe90:	4819      	ldr	r0, [pc, #100]	; (800fef8 <__s2b+0x90>)
 800fe92:	21ce      	movs	r1, #206	; 0xce
 800fe94:	f000 fe8e 	bl	8010bb4 <__assert_func>
 800fe98:	0052      	lsls	r2, r2, #1
 800fe9a:	3101      	adds	r1, #1
 800fe9c:	e7f0      	b.n	800fe80 <__s2b+0x18>
 800fe9e:	9b08      	ldr	r3, [sp, #32]
 800fea0:	6143      	str	r3, [r0, #20]
 800fea2:	2d09      	cmp	r5, #9
 800fea4:	f04f 0301 	mov.w	r3, #1
 800fea8:	6103      	str	r3, [r0, #16]
 800feaa:	dd16      	ble.n	800feda <__s2b+0x72>
 800feac:	f104 0909 	add.w	r9, r4, #9
 800feb0:	46c8      	mov	r8, r9
 800feb2:	442c      	add	r4, r5
 800feb4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800feb8:	4601      	mov	r1, r0
 800feba:	3b30      	subs	r3, #48	; 0x30
 800febc:	220a      	movs	r2, #10
 800febe:	4630      	mov	r0, r6
 800fec0:	f7ff ff8c 	bl	800fddc <__multadd>
 800fec4:	45a0      	cmp	r8, r4
 800fec6:	d1f5      	bne.n	800feb4 <__s2b+0x4c>
 800fec8:	f1a5 0408 	sub.w	r4, r5, #8
 800fecc:	444c      	add	r4, r9
 800fece:	1b2d      	subs	r5, r5, r4
 800fed0:	1963      	adds	r3, r4, r5
 800fed2:	42bb      	cmp	r3, r7
 800fed4:	db04      	blt.n	800fee0 <__s2b+0x78>
 800fed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800feda:	340a      	adds	r4, #10
 800fedc:	2509      	movs	r5, #9
 800fede:	e7f6      	b.n	800fece <__s2b+0x66>
 800fee0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800fee4:	4601      	mov	r1, r0
 800fee6:	3b30      	subs	r3, #48	; 0x30
 800fee8:	220a      	movs	r2, #10
 800feea:	4630      	mov	r0, r6
 800feec:	f7ff ff76 	bl	800fddc <__multadd>
 800fef0:	e7ee      	b.n	800fed0 <__s2b+0x68>
 800fef2:	bf00      	nop
 800fef4:	08021c08 	.word	0x08021c08
 800fef8:	08021c94 	.word	0x08021c94

0800fefc <__hi0bits>:
 800fefc:	0c03      	lsrs	r3, r0, #16
 800fefe:	041b      	lsls	r3, r3, #16
 800ff00:	b9d3      	cbnz	r3, 800ff38 <__hi0bits+0x3c>
 800ff02:	0400      	lsls	r0, r0, #16
 800ff04:	2310      	movs	r3, #16
 800ff06:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ff0a:	bf04      	itt	eq
 800ff0c:	0200      	lsleq	r0, r0, #8
 800ff0e:	3308      	addeq	r3, #8
 800ff10:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ff14:	bf04      	itt	eq
 800ff16:	0100      	lsleq	r0, r0, #4
 800ff18:	3304      	addeq	r3, #4
 800ff1a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ff1e:	bf04      	itt	eq
 800ff20:	0080      	lsleq	r0, r0, #2
 800ff22:	3302      	addeq	r3, #2
 800ff24:	2800      	cmp	r0, #0
 800ff26:	db05      	blt.n	800ff34 <__hi0bits+0x38>
 800ff28:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ff2c:	f103 0301 	add.w	r3, r3, #1
 800ff30:	bf08      	it	eq
 800ff32:	2320      	moveq	r3, #32
 800ff34:	4618      	mov	r0, r3
 800ff36:	4770      	bx	lr
 800ff38:	2300      	movs	r3, #0
 800ff3a:	e7e4      	b.n	800ff06 <__hi0bits+0xa>

0800ff3c <__lo0bits>:
 800ff3c:	6803      	ldr	r3, [r0, #0]
 800ff3e:	f013 0207 	ands.w	r2, r3, #7
 800ff42:	4601      	mov	r1, r0
 800ff44:	d00b      	beq.n	800ff5e <__lo0bits+0x22>
 800ff46:	07da      	lsls	r2, r3, #31
 800ff48:	d423      	bmi.n	800ff92 <__lo0bits+0x56>
 800ff4a:	0798      	lsls	r0, r3, #30
 800ff4c:	bf49      	itett	mi
 800ff4e:	085b      	lsrmi	r3, r3, #1
 800ff50:	089b      	lsrpl	r3, r3, #2
 800ff52:	2001      	movmi	r0, #1
 800ff54:	600b      	strmi	r3, [r1, #0]
 800ff56:	bf5c      	itt	pl
 800ff58:	600b      	strpl	r3, [r1, #0]
 800ff5a:	2002      	movpl	r0, #2
 800ff5c:	4770      	bx	lr
 800ff5e:	b298      	uxth	r0, r3
 800ff60:	b9a8      	cbnz	r0, 800ff8e <__lo0bits+0x52>
 800ff62:	0c1b      	lsrs	r3, r3, #16
 800ff64:	2010      	movs	r0, #16
 800ff66:	b2da      	uxtb	r2, r3
 800ff68:	b90a      	cbnz	r2, 800ff6e <__lo0bits+0x32>
 800ff6a:	3008      	adds	r0, #8
 800ff6c:	0a1b      	lsrs	r3, r3, #8
 800ff6e:	071a      	lsls	r2, r3, #28
 800ff70:	bf04      	itt	eq
 800ff72:	091b      	lsreq	r3, r3, #4
 800ff74:	3004      	addeq	r0, #4
 800ff76:	079a      	lsls	r2, r3, #30
 800ff78:	bf04      	itt	eq
 800ff7a:	089b      	lsreq	r3, r3, #2
 800ff7c:	3002      	addeq	r0, #2
 800ff7e:	07da      	lsls	r2, r3, #31
 800ff80:	d403      	bmi.n	800ff8a <__lo0bits+0x4e>
 800ff82:	085b      	lsrs	r3, r3, #1
 800ff84:	f100 0001 	add.w	r0, r0, #1
 800ff88:	d005      	beq.n	800ff96 <__lo0bits+0x5a>
 800ff8a:	600b      	str	r3, [r1, #0]
 800ff8c:	4770      	bx	lr
 800ff8e:	4610      	mov	r0, r2
 800ff90:	e7e9      	b.n	800ff66 <__lo0bits+0x2a>
 800ff92:	2000      	movs	r0, #0
 800ff94:	4770      	bx	lr
 800ff96:	2020      	movs	r0, #32
 800ff98:	4770      	bx	lr
	...

0800ff9c <__i2b>:
 800ff9c:	b510      	push	{r4, lr}
 800ff9e:	460c      	mov	r4, r1
 800ffa0:	2101      	movs	r1, #1
 800ffa2:	f7ff feb9 	bl	800fd18 <_Balloc>
 800ffa6:	4602      	mov	r2, r0
 800ffa8:	b928      	cbnz	r0, 800ffb6 <__i2b+0x1a>
 800ffaa:	4b05      	ldr	r3, [pc, #20]	; (800ffc0 <__i2b+0x24>)
 800ffac:	4805      	ldr	r0, [pc, #20]	; (800ffc4 <__i2b+0x28>)
 800ffae:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ffb2:	f000 fdff 	bl	8010bb4 <__assert_func>
 800ffb6:	2301      	movs	r3, #1
 800ffb8:	6144      	str	r4, [r0, #20]
 800ffba:	6103      	str	r3, [r0, #16]
 800ffbc:	bd10      	pop	{r4, pc}
 800ffbe:	bf00      	nop
 800ffc0:	08021c08 	.word	0x08021c08
 800ffc4:	08021c94 	.word	0x08021c94

0800ffc8 <__multiply>:
 800ffc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffcc:	4691      	mov	r9, r2
 800ffce:	690a      	ldr	r2, [r1, #16]
 800ffd0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ffd4:	429a      	cmp	r2, r3
 800ffd6:	bfb8      	it	lt
 800ffd8:	460b      	movlt	r3, r1
 800ffda:	460c      	mov	r4, r1
 800ffdc:	bfbc      	itt	lt
 800ffde:	464c      	movlt	r4, r9
 800ffe0:	4699      	movlt	r9, r3
 800ffe2:	6927      	ldr	r7, [r4, #16]
 800ffe4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ffe8:	68a3      	ldr	r3, [r4, #8]
 800ffea:	6861      	ldr	r1, [r4, #4]
 800ffec:	eb07 060a 	add.w	r6, r7, sl
 800fff0:	42b3      	cmp	r3, r6
 800fff2:	b085      	sub	sp, #20
 800fff4:	bfb8      	it	lt
 800fff6:	3101      	addlt	r1, #1
 800fff8:	f7ff fe8e 	bl	800fd18 <_Balloc>
 800fffc:	b930      	cbnz	r0, 801000c <__multiply+0x44>
 800fffe:	4602      	mov	r2, r0
 8010000:	4b44      	ldr	r3, [pc, #272]	; (8010114 <__multiply+0x14c>)
 8010002:	4845      	ldr	r0, [pc, #276]	; (8010118 <__multiply+0x150>)
 8010004:	f240 115d 	movw	r1, #349	; 0x15d
 8010008:	f000 fdd4 	bl	8010bb4 <__assert_func>
 801000c:	f100 0514 	add.w	r5, r0, #20
 8010010:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010014:	462b      	mov	r3, r5
 8010016:	2200      	movs	r2, #0
 8010018:	4543      	cmp	r3, r8
 801001a:	d321      	bcc.n	8010060 <__multiply+0x98>
 801001c:	f104 0314 	add.w	r3, r4, #20
 8010020:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010024:	f109 0314 	add.w	r3, r9, #20
 8010028:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801002c:	9202      	str	r2, [sp, #8]
 801002e:	1b3a      	subs	r2, r7, r4
 8010030:	3a15      	subs	r2, #21
 8010032:	f022 0203 	bic.w	r2, r2, #3
 8010036:	3204      	adds	r2, #4
 8010038:	f104 0115 	add.w	r1, r4, #21
 801003c:	428f      	cmp	r7, r1
 801003e:	bf38      	it	cc
 8010040:	2204      	movcc	r2, #4
 8010042:	9201      	str	r2, [sp, #4]
 8010044:	9a02      	ldr	r2, [sp, #8]
 8010046:	9303      	str	r3, [sp, #12]
 8010048:	429a      	cmp	r2, r3
 801004a:	d80c      	bhi.n	8010066 <__multiply+0x9e>
 801004c:	2e00      	cmp	r6, #0
 801004e:	dd03      	ble.n	8010058 <__multiply+0x90>
 8010050:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010054:	2b00      	cmp	r3, #0
 8010056:	d05a      	beq.n	801010e <__multiply+0x146>
 8010058:	6106      	str	r6, [r0, #16]
 801005a:	b005      	add	sp, #20
 801005c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010060:	f843 2b04 	str.w	r2, [r3], #4
 8010064:	e7d8      	b.n	8010018 <__multiply+0x50>
 8010066:	f8b3 a000 	ldrh.w	sl, [r3]
 801006a:	f1ba 0f00 	cmp.w	sl, #0
 801006e:	d024      	beq.n	80100ba <__multiply+0xf2>
 8010070:	f104 0e14 	add.w	lr, r4, #20
 8010074:	46a9      	mov	r9, r5
 8010076:	f04f 0c00 	mov.w	ip, #0
 801007a:	f85e 2b04 	ldr.w	r2, [lr], #4
 801007e:	f8d9 1000 	ldr.w	r1, [r9]
 8010082:	fa1f fb82 	uxth.w	fp, r2
 8010086:	b289      	uxth	r1, r1
 8010088:	fb0a 110b 	mla	r1, sl, fp, r1
 801008c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8010090:	f8d9 2000 	ldr.w	r2, [r9]
 8010094:	4461      	add	r1, ip
 8010096:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801009a:	fb0a c20b 	mla	r2, sl, fp, ip
 801009e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80100a2:	b289      	uxth	r1, r1
 80100a4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80100a8:	4577      	cmp	r7, lr
 80100aa:	f849 1b04 	str.w	r1, [r9], #4
 80100ae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80100b2:	d8e2      	bhi.n	801007a <__multiply+0xb2>
 80100b4:	9a01      	ldr	r2, [sp, #4]
 80100b6:	f845 c002 	str.w	ip, [r5, r2]
 80100ba:	9a03      	ldr	r2, [sp, #12]
 80100bc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80100c0:	3304      	adds	r3, #4
 80100c2:	f1b9 0f00 	cmp.w	r9, #0
 80100c6:	d020      	beq.n	801010a <__multiply+0x142>
 80100c8:	6829      	ldr	r1, [r5, #0]
 80100ca:	f104 0c14 	add.w	ip, r4, #20
 80100ce:	46ae      	mov	lr, r5
 80100d0:	f04f 0a00 	mov.w	sl, #0
 80100d4:	f8bc b000 	ldrh.w	fp, [ip]
 80100d8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80100dc:	fb09 220b 	mla	r2, r9, fp, r2
 80100e0:	4492      	add	sl, r2
 80100e2:	b289      	uxth	r1, r1
 80100e4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80100e8:	f84e 1b04 	str.w	r1, [lr], #4
 80100ec:	f85c 2b04 	ldr.w	r2, [ip], #4
 80100f0:	f8be 1000 	ldrh.w	r1, [lr]
 80100f4:	0c12      	lsrs	r2, r2, #16
 80100f6:	fb09 1102 	mla	r1, r9, r2, r1
 80100fa:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80100fe:	4567      	cmp	r7, ip
 8010100:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010104:	d8e6      	bhi.n	80100d4 <__multiply+0x10c>
 8010106:	9a01      	ldr	r2, [sp, #4]
 8010108:	50a9      	str	r1, [r5, r2]
 801010a:	3504      	adds	r5, #4
 801010c:	e79a      	b.n	8010044 <__multiply+0x7c>
 801010e:	3e01      	subs	r6, #1
 8010110:	e79c      	b.n	801004c <__multiply+0x84>
 8010112:	bf00      	nop
 8010114:	08021c08 	.word	0x08021c08
 8010118:	08021c94 	.word	0x08021c94

0801011c <__pow5mult>:
 801011c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010120:	4615      	mov	r5, r2
 8010122:	f012 0203 	ands.w	r2, r2, #3
 8010126:	4606      	mov	r6, r0
 8010128:	460f      	mov	r7, r1
 801012a:	d007      	beq.n	801013c <__pow5mult+0x20>
 801012c:	4c25      	ldr	r4, [pc, #148]	; (80101c4 <__pow5mult+0xa8>)
 801012e:	3a01      	subs	r2, #1
 8010130:	2300      	movs	r3, #0
 8010132:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010136:	f7ff fe51 	bl	800fddc <__multadd>
 801013a:	4607      	mov	r7, r0
 801013c:	10ad      	asrs	r5, r5, #2
 801013e:	d03d      	beq.n	80101bc <__pow5mult+0xa0>
 8010140:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010142:	b97c      	cbnz	r4, 8010164 <__pow5mult+0x48>
 8010144:	2010      	movs	r0, #16
 8010146:	f7ff fdcd 	bl	800fce4 <malloc>
 801014a:	4602      	mov	r2, r0
 801014c:	6270      	str	r0, [r6, #36]	; 0x24
 801014e:	b928      	cbnz	r0, 801015c <__pow5mult+0x40>
 8010150:	4b1d      	ldr	r3, [pc, #116]	; (80101c8 <__pow5mult+0xac>)
 8010152:	481e      	ldr	r0, [pc, #120]	; (80101cc <__pow5mult+0xb0>)
 8010154:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010158:	f000 fd2c 	bl	8010bb4 <__assert_func>
 801015c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010160:	6004      	str	r4, [r0, #0]
 8010162:	60c4      	str	r4, [r0, #12]
 8010164:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010168:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801016c:	b94c      	cbnz	r4, 8010182 <__pow5mult+0x66>
 801016e:	f240 2171 	movw	r1, #625	; 0x271
 8010172:	4630      	mov	r0, r6
 8010174:	f7ff ff12 	bl	800ff9c <__i2b>
 8010178:	2300      	movs	r3, #0
 801017a:	f8c8 0008 	str.w	r0, [r8, #8]
 801017e:	4604      	mov	r4, r0
 8010180:	6003      	str	r3, [r0, #0]
 8010182:	f04f 0900 	mov.w	r9, #0
 8010186:	07eb      	lsls	r3, r5, #31
 8010188:	d50a      	bpl.n	80101a0 <__pow5mult+0x84>
 801018a:	4639      	mov	r1, r7
 801018c:	4622      	mov	r2, r4
 801018e:	4630      	mov	r0, r6
 8010190:	f7ff ff1a 	bl	800ffc8 <__multiply>
 8010194:	4639      	mov	r1, r7
 8010196:	4680      	mov	r8, r0
 8010198:	4630      	mov	r0, r6
 801019a:	f7ff fdfd 	bl	800fd98 <_Bfree>
 801019e:	4647      	mov	r7, r8
 80101a0:	106d      	asrs	r5, r5, #1
 80101a2:	d00b      	beq.n	80101bc <__pow5mult+0xa0>
 80101a4:	6820      	ldr	r0, [r4, #0]
 80101a6:	b938      	cbnz	r0, 80101b8 <__pow5mult+0x9c>
 80101a8:	4622      	mov	r2, r4
 80101aa:	4621      	mov	r1, r4
 80101ac:	4630      	mov	r0, r6
 80101ae:	f7ff ff0b 	bl	800ffc8 <__multiply>
 80101b2:	6020      	str	r0, [r4, #0]
 80101b4:	f8c0 9000 	str.w	r9, [r0]
 80101b8:	4604      	mov	r4, r0
 80101ba:	e7e4      	b.n	8010186 <__pow5mult+0x6a>
 80101bc:	4638      	mov	r0, r7
 80101be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80101c2:	bf00      	nop
 80101c4:	08021de0 	.word	0x08021de0
 80101c8:	08021b96 	.word	0x08021b96
 80101cc:	08021c94 	.word	0x08021c94

080101d0 <__lshift>:
 80101d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80101d4:	460c      	mov	r4, r1
 80101d6:	6849      	ldr	r1, [r1, #4]
 80101d8:	6923      	ldr	r3, [r4, #16]
 80101da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80101de:	68a3      	ldr	r3, [r4, #8]
 80101e0:	4607      	mov	r7, r0
 80101e2:	4691      	mov	r9, r2
 80101e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80101e8:	f108 0601 	add.w	r6, r8, #1
 80101ec:	42b3      	cmp	r3, r6
 80101ee:	db0b      	blt.n	8010208 <__lshift+0x38>
 80101f0:	4638      	mov	r0, r7
 80101f2:	f7ff fd91 	bl	800fd18 <_Balloc>
 80101f6:	4605      	mov	r5, r0
 80101f8:	b948      	cbnz	r0, 801020e <__lshift+0x3e>
 80101fa:	4602      	mov	r2, r0
 80101fc:	4b2a      	ldr	r3, [pc, #168]	; (80102a8 <__lshift+0xd8>)
 80101fe:	482b      	ldr	r0, [pc, #172]	; (80102ac <__lshift+0xdc>)
 8010200:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010204:	f000 fcd6 	bl	8010bb4 <__assert_func>
 8010208:	3101      	adds	r1, #1
 801020a:	005b      	lsls	r3, r3, #1
 801020c:	e7ee      	b.n	80101ec <__lshift+0x1c>
 801020e:	2300      	movs	r3, #0
 8010210:	f100 0114 	add.w	r1, r0, #20
 8010214:	f100 0210 	add.w	r2, r0, #16
 8010218:	4618      	mov	r0, r3
 801021a:	4553      	cmp	r3, sl
 801021c:	db37      	blt.n	801028e <__lshift+0xbe>
 801021e:	6920      	ldr	r0, [r4, #16]
 8010220:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010224:	f104 0314 	add.w	r3, r4, #20
 8010228:	f019 091f 	ands.w	r9, r9, #31
 801022c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010230:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010234:	d02f      	beq.n	8010296 <__lshift+0xc6>
 8010236:	f1c9 0e20 	rsb	lr, r9, #32
 801023a:	468a      	mov	sl, r1
 801023c:	f04f 0c00 	mov.w	ip, #0
 8010240:	681a      	ldr	r2, [r3, #0]
 8010242:	fa02 f209 	lsl.w	r2, r2, r9
 8010246:	ea42 020c 	orr.w	r2, r2, ip
 801024a:	f84a 2b04 	str.w	r2, [sl], #4
 801024e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010252:	4298      	cmp	r0, r3
 8010254:	fa22 fc0e 	lsr.w	ip, r2, lr
 8010258:	d8f2      	bhi.n	8010240 <__lshift+0x70>
 801025a:	1b03      	subs	r3, r0, r4
 801025c:	3b15      	subs	r3, #21
 801025e:	f023 0303 	bic.w	r3, r3, #3
 8010262:	3304      	adds	r3, #4
 8010264:	f104 0215 	add.w	r2, r4, #21
 8010268:	4290      	cmp	r0, r2
 801026a:	bf38      	it	cc
 801026c:	2304      	movcc	r3, #4
 801026e:	f841 c003 	str.w	ip, [r1, r3]
 8010272:	f1bc 0f00 	cmp.w	ip, #0
 8010276:	d001      	beq.n	801027c <__lshift+0xac>
 8010278:	f108 0602 	add.w	r6, r8, #2
 801027c:	3e01      	subs	r6, #1
 801027e:	4638      	mov	r0, r7
 8010280:	612e      	str	r6, [r5, #16]
 8010282:	4621      	mov	r1, r4
 8010284:	f7ff fd88 	bl	800fd98 <_Bfree>
 8010288:	4628      	mov	r0, r5
 801028a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801028e:	f842 0f04 	str.w	r0, [r2, #4]!
 8010292:	3301      	adds	r3, #1
 8010294:	e7c1      	b.n	801021a <__lshift+0x4a>
 8010296:	3904      	subs	r1, #4
 8010298:	f853 2b04 	ldr.w	r2, [r3], #4
 801029c:	f841 2f04 	str.w	r2, [r1, #4]!
 80102a0:	4298      	cmp	r0, r3
 80102a2:	d8f9      	bhi.n	8010298 <__lshift+0xc8>
 80102a4:	e7ea      	b.n	801027c <__lshift+0xac>
 80102a6:	bf00      	nop
 80102a8:	08021c08 	.word	0x08021c08
 80102ac:	08021c94 	.word	0x08021c94

080102b0 <__mcmp>:
 80102b0:	b530      	push	{r4, r5, lr}
 80102b2:	6902      	ldr	r2, [r0, #16]
 80102b4:	690c      	ldr	r4, [r1, #16]
 80102b6:	1b12      	subs	r2, r2, r4
 80102b8:	d10e      	bne.n	80102d8 <__mcmp+0x28>
 80102ba:	f100 0314 	add.w	r3, r0, #20
 80102be:	3114      	adds	r1, #20
 80102c0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80102c4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80102c8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80102cc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80102d0:	42a5      	cmp	r5, r4
 80102d2:	d003      	beq.n	80102dc <__mcmp+0x2c>
 80102d4:	d305      	bcc.n	80102e2 <__mcmp+0x32>
 80102d6:	2201      	movs	r2, #1
 80102d8:	4610      	mov	r0, r2
 80102da:	bd30      	pop	{r4, r5, pc}
 80102dc:	4283      	cmp	r3, r0
 80102de:	d3f3      	bcc.n	80102c8 <__mcmp+0x18>
 80102e0:	e7fa      	b.n	80102d8 <__mcmp+0x28>
 80102e2:	f04f 32ff 	mov.w	r2, #4294967295
 80102e6:	e7f7      	b.n	80102d8 <__mcmp+0x28>

080102e8 <__mdiff>:
 80102e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102ec:	460c      	mov	r4, r1
 80102ee:	4606      	mov	r6, r0
 80102f0:	4611      	mov	r1, r2
 80102f2:	4620      	mov	r0, r4
 80102f4:	4690      	mov	r8, r2
 80102f6:	f7ff ffdb 	bl	80102b0 <__mcmp>
 80102fa:	1e05      	subs	r5, r0, #0
 80102fc:	d110      	bne.n	8010320 <__mdiff+0x38>
 80102fe:	4629      	mov	r1, r5
 8010300:	4630      	mov	r0, r6
 8010302:	f7ff fd09 	bl	800fd18 <_Balloc>
 8010306:	b930      	cbnz	r0, 8010316 <__mdiff+0x2e>
 8010308:	4b3a      	ldr	r3, [pc, #232]	; (80103f4 <__mdiff+0x10c>)
 801030a:	4602      	mov	r2, r0
 801030c:	f240 2132 	movw	r1, #562	; 0x232
 8010310:	4839      	ldr	r0, [pc, #228]	; (80103f8 <__mdiff+0x110>)
 8010312:	f000 fc4f 	bl	8010bb4 <__assert_func>
 8010316:	2301      	movs	r3, #1
 8010318:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801031c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010320:	bfa4      	itt	ge
 8010322:	4643      	movge	r3, r8
 8010324:	46a0      	movge	r8, r4
 8010326:	4630      	mov	r0, r6
 8010328:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801032c:	bfa6      	itte	ge
 801032e:	461c      	movge	r4, r3
 8010330:	2500      	movge	r5, #0
 8010332:	2501      	movlt	r5, #1
 8010334:	f7ff fcf0 	bl	800fd18 <_Balloc>
 8010338:	b920      	cbnz	r0, 8010344 <__mdiff+0x5c>
 801033a:	4b2e      	ldr	r3, [pc, #184]	; (80103f4 <__mdiff+0x10c>)
 801033c:	4602      	mov	r2, r0
 801033e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8010342:	e7e5      	b.n	8010310 <__mdiff+0x28>
 8010344:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010348:	6926      	ldr	r6, [r4, #16]
 801034a:	60c5      	str	r5, [r0, #12]
 801034c:	f104 0914 	add.w	r9, r4, #20
 8010350:	f108 0514 	add.w	r5, r8, #20
 8010354:	f100 0e14 	add.w	lr, r0, #20
 8010358:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801035c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8010360:	f108 0210 	add.w	r2, r8, #16
 8010364:	46f2      	mov	sl, lr
 8010366:	2100      	movs	r1, #0
 8010368:	f859 3b04 	ldr.w	r3, [r9], #4
 801036c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8010370:	fa1f f883 	uxth.w	r8, r3
 8010374:	fa11 f18b 	uxtah	r1, r1, fp
 8010378:	0c1b      	lsrs	r3, r3, #16
 801037a:	eba1 0808 	sub.w	r8, r1, r8
 801037e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010382:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010386:	fa1f f888 	uxth.w	r8, r8
 801038a:	1419      	asrs	r1, r3, #16
 801038c:	454e      	cmp	r6, r9
 801038e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010392:	f84a 3b04 	str.w	r3, [sl], #4
 8010396:	d8e7      	bhi.n	8010368 <__mdiff+0x80>
 8010398:	1b33      	subs	r3, r6, r4
 801039a:	3b15      	subs	r3, #21
 801039c:	f023 0303 	bic.w	r3, r3, #3
 80103a0:	3304      	adds	r3, #4
 80103a2:	3415      	adds	r4, #21
 80103a4:	42a6      	cmp	r6, r4
 80103a6:	bf38      	it	cc
 80103a8:	2304      	movcc	r3, #4
 80103aa:	441d      	add	r5, r3
 80103ac:	4473      	add	r3, lr
 80103ae:	469e      	mov	lr, r3
 80103b0:	462e      	mov	r6, r5
 80103b2:	4566      	cmp	r6, ip
 80103b4:	d30e      	bcc.n	80103d4 <__mdiff+0xec>
 80103b6:	f10c 0203 	add.w	r2, ip, #3
 80103ba:	1b52      	subs	r2, r2, r5
 80103bc:	f022 0203 	bic.w	r2, r2, #3
 80103c0:	3d03      	subs	r5, #3
 80103c2:	45ac      	cmp	ip, r5
 80103c4:	bf38      	it	cc
 80103c6:	2200      	movcc	r2, #0
 80103c8:	441a      	add	r2, r3
 80103ca:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80103ce:	b17b      	cbz	r3, 80103f0 <__mdiff+0x108>
 80103d0:	6107      	str	r7, [r0, #16]
 80103d2:	e7a3      	b.n	801031c <__mdiff+0x34>
 80103d4:	f856 8b04 	ldr.w	r8, [r6], #4
 80103d8:	fa11 f288 	uxtah	r2, r1, r8
 80103dc:	1414      	asrs	r4, r2, #16
 80103de:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80103e2:	b292      	uxth	r2, r2
 80103e4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80103e8:	f84e 2b04 	str.w	r2, [lr], #4
 80103ec:	1421      	asrs	r1, r4, #16
 80103ee:	e7e0      	b.n	80103b2 <__mdiff+0xca>
 80103f0:	3f01      	subs	r7, #1
 80103f2:	e7ea      	b.n	80103ca <__mdiff+0xe2>
 80103f4:	08021c08 	.word	0x08021c08
 80103f8:	08021c94 	.word	0x08021c94

080103fc <__ulp>:
 80103fc:	b082      	sub	sp, #8
 80103fe:	ed8d 0b00 	vstr	d0, [sp]
 8010402:	9b01      	ldr	r3, [sp, #4]
 8010404:	4912      	ldr	r1, [pc, #72]	; (8010450 <__ulp+0x54>)
 8010406:	4019      	ands	r1, r3
 8010408:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 801040c:	2900      	cmp	r1, #0
 801040e:	dd05      	ble.n	801041c <__ulp+0x20>
 8010410:	2200      	movs	r2, #0
 8010412:	460b      	mov	r3, r1
 8010414:	ec43 2b10 	vmov	d0, r2, r3
 8010418:	b002      	add	sp, #8
 801041a:	4770      	bx	lr
 801041c:	4249      	negs	r1, r1
 801041e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8010422:	ea4f 5021 	mov.w	r0, r1, asr #20
 8010426:	f04f 0200 	mov.w	r2, #0
 801042a:	f04f 0300 	mov.w	r3, #0
 801042e:	da04      	bge.n	801043a <__ulp+0x3e>
 8010430:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8010434:	fa41 f300 	asr.w	r3, r1, r0
 8010438:	e7ec      	b.n	8010414 <__ulp+0x18>
 801043a:	f1a0 0114 	sub.w	r1, r0, #20
 801043e:	291e      	cmp	r1, #30
 8010440:	bfda      	itte	le
 8010442:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8010446:	fa20 f101 	lsrle.w	r1, r0, r1
 801044a:	2101      	movgt	r1, #1
 801044c:	460a      	mov	r2, r1
 801044e:	e7e1      	b.n	8010414 <__ulp+0x18>
 8010450:	7ff00000 	.word	0x7ff00000

08010454 <__b2d>:
 8010454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010456:	6905      	ldr	r5, [r0, #16]
 8010458:	f100 0714 	add.w	r7, r0, #20
 801045c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8010460:	1f2e      	subs	r6, r5, #4
 8010462:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8010466:	4620      	mov	r0, r4
 8010468:	f7ff fd48 	bl	800fefc <__hi0bits>
 801046c:	f1c0 0320 	rsb	r3, r0, #32
 8010470:	280a      	cmp	r0, #10
 8010472:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80104f0 <__b2d+0x9c>
 8010476:	600b      	str	r3, [r1, #0]
 8010478:	dc14      	bgt.n	80104a4 <__b2d+0x50>
 801047a:	f1c0 0e0b 	rsb	lr, r0, #11
 801047e:	fa24 f10e 	lsr.w	r1, r4, lr
 8010482:	42b7      	cmp	r7, r6
 8010484:	ea41 030c 	orr.w	r3, r1, ip
 8010488:	bf34      	ite	cc
 801048a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801048e:	2100      	movcs	r1, #0
 8010490:	3015      	adds	r0, #21
 8010492:	fa04 f000 	lsl.w	r0, r4, r0
 8010496:	fa21 f10e 	lsr.w	r1, r1, lr
 801049a:	ea40 0201 	orr.w	r2, r0, r1
 801049e:	ec43 2b10 	vmov	d0, r2, r3
 80104a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80104a4:	42b7      	cmp	r7, r6
 80104a6:	bf3a      	itte	cc
 80104a8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80104ac:	f1a5 0608 	subcc.w	r6, r5, #8
 80104b0:	2100      	movcs	r1, #0
 80104b2:	380b      	subs	r0, #11
 80104b4:	d017      	beq.n	80104e6 <__b2d+0x92>
 80104b6:	f1c0 0c20 	rsb	ip, r0, #32
 80104ba:	fa04 f500 	lsl.w	r5, r4, r0
 80104be:	42be      	cmp	r6, r7
 80104c0:	fa21 f40c 	lsr.w	r4, r1, ip
 80104c4:	ea45 0504 	orr.w	r5, r5, r4
 80104c8:	bf8c      	ite	hi
 80104ca:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80104ce:	2400      	movls	r4, #0
 80104d0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80104d4:	fa01 f000 	lsl.w	r0, r1, r0
 80104d8:	fa24 f40c 	lsr.w	r4, r4, ip
 80104dc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80104e0:	ea40 0204 	orr.w	r2, r0, r4
 80104e4:	e7db      	b.n	801049e <__b2d+0x4a>
 80104e6:	ea44 030c 	orr.w	r3, r4, ip
 80104ea:	460a      	mov	r2, r1
 80104ec:	e7d7      	b.n	801049e <__b2d+0x4a>
 80104ee:	bf00      	nop
 80104f0:	3ff00000 	.word	0x3ff00000

080104f4 <__d2b>:
 80104f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80104f8:	4689      	mov	r9, r1
 80104fa:	2101      	movs	r1, #1
 80104fc:	ec57 6b10 	vmov	r6, r7, d0
 8010500:	4690      	mov	r8, r2
 8010502:	f7ff fc09 	bl	800fd18 <_Balloc>
 8010506:	4604      	mov	r4, r0
 8010508:	b930      	cbnz	r0, 8010518 <__d2b+0x24>
 801050a:	4602      	mov	r2, r0
 801050c:	4b25      	ldr	r3, [pc, #148]	; (80105a4 <__d2b+0xb0>)
 801050e:	4826      	ldr	r0, [pc, #152]	; (80105a8 <__d2b+0xb4>)
 8010510:	f240 310a 	movw	r1, #778	; 0x30a
 8010514:	f000 fb4e 	bl	8010bb4 <__assert_func>
 8010518:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801051c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010520:	bb35      	cbnz	r5, 8010570 <__d2b+0x7c>
 8010522:	2e00      	cmp	r6, #0
 8010524:	9301      	str	r3, [sp, #4]
 8010526:	d028      	beq.n	801057a <__d2b+0x86>
 8010528:	4668      	mov	r0, sp
 801052a:	9600      	str	r6, [sp, #0]
 801052c:	f7ff fd06 	bl	800ff3c <__lo0bits>
 8010530:	9900      	ldr	r1, [sp, #0]
 8010532:	b300      	cbz	r0, 8010576 <__d2b+0x82>
 8010534:	9a01      	ldr	r2, [sp, #4]
 8010536:	f1c0 0320 	rsb	r3, r0, #32
 801053a:	fa02 f303 	lsl.w	r3, r2, r3
 801053e:	430b      	orrs	r3, r1
 8010540:	40c2      	lsrs	r2, r0
 8010542:	6163      	str	r3, [r4, #20]
 8010544:	9201      	str	r2, [sp, #4]
 8010546:	9b01      	ldr	r3, [sp, #4]
 8010548:	61a3      	str	r3, [r4, #24]
 801054a:	2b00      	cmp	r3, #0
 801054c:	bf14      	ite	ne
 801054e:	2202      	movne	r2, #2
 8010550:	2201      	moveq	r2, #1
 8010552:	6122      	str	r2, [r4, #16]
 8010554:	b1d5      	cbz	r5, 801058c <__d2b+0x98>
 8010556:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801055a:	4405      	add	r5, r0
 801055c:	f8c9 5000 	str.w	r5, [r9]
 8010560:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010564:	f8c8 0000 	str.w	r0, [r8]
 8010568:	4620      	mov	r0, r4
 801056a:	b003      	add	sp, #12
 801056c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010570:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010574:	e7d5      	b.n	8010522 <__d2b+0x2e>
 8010576:	6161      	str	r1, [r4, #20]
 8010578:	e7e5      	b.n	8010546 <__d2b+0x52>
 801057a:	a801      	add	r0, sp, #4
 801057c:	f7ff fcde 	bl	800ff3c <__lo0bits>
 8010580:	9b01      	ldr	r3, [sp, #4]
 8010582:	6163      	str	r3, [r4, #20]
 8010584:	2201      	movs	r2, #1
 8010586:	6122      	str	r2, [r4, #16]
 8010588:	3020      	adds	r0, #32
 801058a:	e7e3      	b.n	8010554 <__d2b+0x60>
 801058c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010590:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010594:	f8c9 0000 	str.w	r0, [r9]
 8010598:	6918      	ldr	r0, [r3, #16]
 801059a:	f7ff fcaf 	bl	800fefc <__hi0bits>
 801059e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80105a2:	e7df      	b.n	8010564 <__d2b+0x70>
 80105a4:	08021c08 	.word	0x08021c08
 80105a8:	08021c94 	.word	0x08021c94

080105ac <__ratio>:
 80105ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105b0:	4688      	mov	r8, r1
 80105b2:	4669      	mov	r1, sp
 80105b4:	4681      	mov	r9, r0
 80105b6:	f7ff ff4d 	bl	8010454 <__b2d>
 80105ba:	a901      	add	r1, sp, #4
 80105bc:	4640      	mov	r0, r8
 80105be:	ec55 4b10 	vmov	r4, r5, d0
 80105c2:	f7ff ff47 	bl	8010454 <__b2d>
 80105c6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80105ca:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80105ce:	eba3 0c02 	sub.w	ip, r3, r2
 80105d2:	e9dd 3200 	ldrd	r3, r2, [sp]
 80105d6:	1a9b      	subs	r3, r3, r2
 80105d8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80105dc:	ec51 0b10 	vmov	r0, r1, d0
 80105e0:	2b00      	cmp	r3, #0
 80105e2:	bfd6      	itet	le
 80105e4:	460a      	movle	r2, r1
 80105e6:	462a      	movgt	r2, r5
 80105e8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80105ec:	468b      	mov	fp, r1
 80105ee:	462f      	mov	r7, r5
 80105f0:	bfd4      	ite	le
 80105f2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80105f6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80105fa:	4620      	mov	r0, r4
 80105fc:	ee10 2a10 	vmov	r2, s0
 8010600:	465b      	mov	r3, fp
 8010602:	4639      	mov	r1, r7
 8010604:	f7f0 f922 	bl	800084c <__aeabi_ddiv>
 8010608:	ec41 0b10 	vmov	d0, r0, r1
 801060c:	b003      	add	sp, #12
 801060e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010612 <__copybits>:
 8010612:	3901      	subs	r1, #1
 8010614:	b570      	push	{r4, r5, r6, lr}
 8010616:	1149      	asrs	r1, r1, #5
 8010618:	6914      	ldr	r4, [r2, #16]
 801061a:	3101      	adds	r1, #1
 801061c:	f102 0314 	add.w	r3, r2, #20
 8010620:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010624:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010628:	1f05      	subs	r5, r0, #4
 801062a:	42a3      	cmp	r3, r4
 801062c:	d30c      	bcc.n	8010648 <__copybits+0x36>
 801062e:	1aa3      	subs	r3, r4, r2
 8010630:	3b11      	subs	r3, #17
 8010632:	f023 0303 	bic.w	r3, r3, #3
 8010636:	3211      	adds	r2, #17
 8010638:	42a2      	cmp	r2, r4
 801063a:	bf88      	it	hi
 801063c:	2300      	movhi	r3, #0
 801063e:	4418      	add	r0, r3
 8010640:	2300      	movs	r3, #0
 8010642:	4288      	cmp	r0, r1
 8010644:	d305      	bcc.n	8010652 <__copybits+0x40>
 8010646:	bd70      	pop	{r4, r5, r6, pc}
 8010648:	f853 6b04 	ldr.w	r6, [r3], #4
 801064c:	f845 6f04 	str.w	r6, [r5, #4]!
 8010650:	e7eb      	b.n	801062a <__copybits+0x18>
 8010652:	f840 3b04 	str.w	r3, [r0], #4
 8010656:	e7f4      	b.n	8010642 <__copybits+0x30>

08010658 <__any_on>:
 8010658:	f100 0214 	add.w	r2, r0, #20
 801065c:	6900      	ldr	r0, [r0, #16]
 801065e:	114b      	asrs	r3, r1, #5
 8010660:	4298      	cmp	r0, r3
 8010662:	b510      	push	{r4, lr}
 8010664:	db11      	blt.n	801068a <__any_on+0x32>
 8010666:	dd0a      	ble.n	801067e <__any_on+0x26>
 8010668:	f011 011f 	ands.w	r1, r1, #31
 801066c:	d007      	beq.n	801067e <__any_on+0x26>
 801066e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8010672:	fa24 f001 	lsr.w	r0, r4, r1
 8010676:	fa00 f101 	lsl.w	r1, r0, r1
 801067a:	428c      	cmp	r4, r1
 801067c:	d10b      	bne.n	8010696 <__any_on+0x3e>
 801067e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010682:	4293      	cmp	r3, r2
 8010684:	d803      	bhi.n	801068e <__any_on+0x36>
 8010686:	2000      	movs	r0, #0
 8010688:	bd10      	pop	{r4, pc}
 801068a:	4603      	mov	r3, r0
 801068c:	e7f7      	b.n	801067e <__any_on+0x26>
 801068e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010692:	2900      	cmp	r1, #0
 8010694:	d0f5      	beq.n	8010682 <__any_on+0x2a>
 8010696:	2001      	movs	r0, #1
 8010698:	e7f6      	b.n	8010688 <__any_on+0x30>

0801069a <_calloc_r>:
 801069a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801069c:	fba1 2402 	umull	r2, r4, r1, r2
 80106a0:	b94c      	cbnz	r4, 80106b6 <_calloc_r+0x1c>
 80106a2:	4611      	mov	r1, r2
 80106a4:	9201      	str	r2, [sp, #4]
 80106a6:	f000 f87b 	bl	80107a0 <_malloc_r>
 80106aa:	9a01      	ldr	r2, [sp, #4]
 80106ac:	4605      	mov	r5, r0
 80106ae:	b930      	cbnz	r0, 80106be <_calloc_r+0x24>
 80106b0:	4628      	mov	r0, r5
 80106b2:	b003      	add	sp, #12
 80106b4:	bd30      	pop	{r4, r5, pc}
 80106b6:	220c      	movs	r2, #12
 80106b8:	6002      	str	r2, [r0, #0]
 80106ba:	2500      	movs	r5, #0
 80106bc:	e7f8      	b.n	80106b0 <_calloc_r+0x16>
 80106be:	4621      	mov	r1, r4
 80106c0:	f7fc fb8c 	bl	800cddc <memset>
 80106c4:	e7f4      	b.n	80106b0 <_calloc_r+0x16>
	...

080106c8 <_free_r>:
 80106c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80106ca:	2900      	cmp	r1, #0
 80106cc:	d044      	beq.n	8010758 <_free_r+0x90>
 80106ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80106d2:	9001      	str	r0, [sp, #4]
 80106d4:	2b00      	cmp	r3, #0
 80106d6:	f1a1 0404 	sub.w	r4, r1, #4
 80106da:	bfb8      	it	lt
 80106dc:	18e4      	addlt	r4, r4, r3
 80106de:	f000 fab3 	bl	8010c48 <__malloc_lock>
 80106e2:	4a1e      	ldr	r2, [pc, #120]	; (801075c <_free_r+0x94>)
 80106e4:	9801      	ldr	r0, [sp, #4]
 80106e6:	6813      	ldr	r3, [r2, #0]
 80106e8:	b933      	cbnz	r3, 80106f8 <_free_r+0x30>
 80106ea:	6063      	str	r3, [r4, #4]
 80106ec:	6014      	str	r4, [r2, #0]
 80106ee:	b003      	add	sp, #12
 80106f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80106f4:	f000 baae 	b.w	8010c54 <__malloc_unlock>
 80106f8:	42a3      	cmp	r3, r4
 80106fa:	d908      	bls.n	801070e <_free_r+0x46>
 80106fc:	6825      	ldr	r5, [r4, #0]
 80106fe:	1961      	adds	r1, r4, r5
 8010700:	428b      	cmp	r3, r1
 8010702:	bf01      	itttt	eq
 8010704:	6819      	ldreq	r1, [r3, #0]
 8010706:	685b      	ldreq	r3, [r3, #4]
 8010708:	1949      	addeq	r1, r1, r5
 801070a:	6021      	streq	r1, [r4, #0]
 801070c:	e7ed      	b.n	80106ea <_free_r+0x22>
 801070e:	461a      	mov	r2, r3
 8010710:	685b      	ldr	r3, [r3, #4]
 8010712:	b10b      	cbz	r3, 8010718 <_free_r+0x50>
 8010714:	42a3      	cmp	r3, r4
 8010716:	d9fa      	bls.n	801070e <_free_r+0x46>
 8010718:	6811      	ldr	r1, [r2, #0]
 801071a:	1855      	adds	r5, r2, r1
 801071c:	42a5      	cmp	r5, r4
 801071e:	d10b      	bne.n	8010738 <_free_r+0x70>
 8010720:	6824      	ldr	r4, [r4, #0]
 8010722:	4421      	add	r1, r4
 8010724:	1854      	adds	r4, r2, r1
 8010726:	42a3      	cmp	r3, r4
 8010728:	6011      	str	r1, [r2, #0]
 801072a:	d1e0      	bne.n	80106ee <_free_r+0x26>
 801072c:	681c      	ldr	r4, [r3, #0]
 801072e:	685b      	ldr	r3, [r3, #4]
 8010730:	6053      	str	r3, [r2, #4]
 8010732:	4421      	add	r1, r4
 8010734:	6011      	str	r1, [r2, #0]
 8010736:	e7da      	b.n	80106ee <_free_r+0x26>
 8010738:	d902      	bls.n	8010740 <_free_r+0x78>
 801073a:	230c      	movs	r3, #12
 801073c:	6003      	str	r3, [r0, #0]
 801073e:	e7d6      	b.n	80106ee <_free_r+0x26>
 8010740:	6825      	ldr	r5, [r4, #0]
 8010742:	1961      	adds	r1, r4, r5
 8010744:	428b      	cmp	r3, r1
 8010746:	bf04      	itt	eq
 8010748:	6819      	ldreq	r1, [r3, #0]
 801074a:	685b      	ldreq	r3, [r3, #4]
 801074c:	6063      	str	r3, [r4, #4]
 801074e:	bf04      	itt	eq
 8010750:	1949      	addeq	r1, r1, r5
 8010752:	6021      	streq	r1, [r4, #0]
 8010754:	6054      	str	r4, [r2, #4]
 8010756:	e7ca      	b.n	80106ee <_free_r+0x26>
 8010758:	b003      	add	sp, #12
 801075a:	bd30      	pop	{r4, r5, pc}
 801075c:	20001484 	.word	0x20001484

08010760 <sbrk_aligned>:
 8010760:	b570      	push	{r4, r5, r6, lr}
 8010762:	4e0e      	ldr	r6, [pc, #56]	; (801079c <sbrk_aligned+0x3c>)
 8010764:	460c      	mov	r4, r1
 8010766:	6831      	ldr	r1, [r6, #0]
 8010768:	4605      	mov	r5, r0
 801076a:	b911      	cbnz	r1, 8010772 <sbrk_aligned+0x12>
 801076c:	f000 f9f0 	bl	8010b50 <_sbrk_r>
 8010770:	6030      	str	r0, [r6, #0]
 8010772:	4621      	mov	r1, r4
 8010774:	4628      	mov	r0, r5
 8010776:	f000 f9eb 	bl	8010b50 <_sbrk_r>
 801077a:	1c43      	adds	r3, r0, #1
 801077c:	d00a      	beq.n	8010794 <sbrk_aligned+0x34>
 801077e:	1cc4      	adds	r4, r0, #3
 8010780:	f024 0403 	bic.w	r4, r4, #3
 8010784:	42a0      	cmp	r0, r4
 8010786:	d007      	beq.n	8010798 <sbrk_aligned+0x38>
 8010788:	1a21      	subs	r1, r4, r0
 801078a:	4628      	mov	r0, r5
 801078c:	f000 f9e0 	bl	8010b50 <_sbrk_r>
 8010790:	3001      	adds	r0, #1
 8010792:	d101      	bne.n	8010798 <sbrk_aligned+0x38>
 8010794:	f04f 34ff 	mov.w	r4, #4294967295
 8010798:	4620      	mov	r0, r4
 801079a:	bd70      	pop	{r4, r5, r6, pc}
 801079c:	20001488 	.word	0x20001488

080107a0 <_malloc_r>:
 80107a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107a4:	1ccd      	adds	r5, r1, #3
 80107a6:	f025 0503 	bic.w	r5, r5, #3
 80107aa:	3508      	adds	r5, #8
 80107ac:	2d0c      	cmp	r5, #12
 80107ae:	bf38      	it	cc
 80107b0:	250c      	movcc	r5, #12
 80107b2:	2d00      	cmp	r5, #0
 80107b4:	4607      	mov	r7, r0
 80107b6:	db01      	blt.n	80107bc <_malloc_r+0x1c>
 80107b8:	42a9      	cmp	r1, r5
 80107ba:	d905      	bls.n	80107c8 <_malloc_r+0x28>
 80107bc:	230c      	movs	r3, #12
 80107be:	603b      	str	r3, [r7, #0]
 80107c0:	2600      	movs	r6, #0
 80107c2:	4630      	mov	r0, r6
 80107c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80107c8:	4e2e      	ldr	r6, [pc, #184]	; (8010884 <_malloc_r+0xe4>)
 80107ca:	f000 fa3d 	bl	8010c48 <__malloc_lock>
 80107ce:	6833      	ldr	r3, [r6, #0]
 80107d0:	461c      	mov	r4, r3
 80107d2:	bb34      	cbnz	r4, 8010822 <_malloc_r+0x82>
 80107d4:	4629      	mov	r1, r5
 80107d6:	4638      	mov	r0, r7
 80107d8:	f7ff ffc2 	bl	8010760 <sbrk_aligned>
 80107dc:	1c43      	adds	r3, r0, #1
 80107de:	4604      	mov	r4, r0
 80107e0:	d14d      	bne.n	801087e <_malloc_r+0xde>
 80107e2:	6834      	ldr	r4, [r6, #0]
 80107e4:	4626      	mov	r6, r4
 80107e6:	2e00      	cmp	r6, #0
 80107e8:	d140      	bne.n	801086c <_malloc_r+0xcc>
 80107ea:	6823      	ldr	r3, [r4, #0]
 80107ec:	4631      	mov	r1, r6
 80107ee:	4638      	mov	r0, r7
 80107f0:	eb04 0803 	add.w	r8, r4, r3
 80107f4:	f000 f9ac 	bl	8010b50 <_sbrk_r>
 80107f8:	4580      	cmp	r8, r0
 80107fa:	d13a      	bne.n	8010872 <_malloc_r+0xd2>
 80107fc:	6821      	ldr	r1, [r4, #0]
 80107fe:	3503      	adds	r5, #3
 8010800:	1a6d      	subs	r5, r5, r1
 8010802:	f025 0503 	bic.w	r5, r5, #3
 8010806:	3508      	adds	r5, #8
 8010808:	2d0c      	cmp	r5, #12
 801080a:	bf38      	it	cc
 801080c:	250c      	movcc	r5, #12
 801080e:	4629      	mov	r1, r5
 8010810:	4638      	mov	r0, r7
 8010812:	f7ff ffa5 	bl	8010760 <sbrk_aligned>
 8010816:	3001      	adds	r0, #1
 8010818:	d02b      	beq.n	8010872 <_malloc_r+0xd2>
 801081a:	6823      	ldr	r3, [r4, #0]
 801081c:	442b      	add	r3, r5
 801081e:	6023      	str	r3, [r4, #0]
 8010820:	e00e      	b.n	8010840 <_malloc_r+0xa0>
 8010822:	6822      	ldr	r2, [r4, #0]
 8010824:	1b52      	subs	r2, r2, r5
 8010826:	d41e      	bmi.n	8010866 <_malloc_r+0xc6>
 8010828:	2a0b      	cmp	r2, #11
 801082a:	d916      	bls.n	801085a <_malloc_r+0xba>
 801082c:	1961      	adds	r1, r4, r5
 801082e:	42a3      	cmp	r3, r4
 8010830:	6025      	str	r5, [r4, #0]
 8010832:	bf18      	it	ne
 8010834:	6059      	strne	r1, [r3, #4]
 8010836:	6863      	ldr	r3, [r4, #4]
 8010838:	bf08      	it	eq
 801083a:	6031      	streq	r1, [r6, #0]
 801083c:	5162      	str	r2, [r4, r5]
 801083e:	604b      	str	r3, [r1, #4]
 8010840:	4638      	mov	r0, r7
 8010842:	f104 060b 	add.w	r6, r4, #11
 8010846:	f000 fa05 	bl	8010c54 <__malloc_unlock>
 801084a:	f026 0607 	bic.w	r6, r6, #7
 801084e:	1d23      	adds	r3, r4, #4
 8010850:	1af2      	subs	r2, r6, r3
 8010852:	d0b6      	beq.n	80107c2 <_malloc_r+0x22>
 8010854:	1b9b      	subs	r3, r3, r6
 8010856:	50a3      	str	r3, [r4, r2]
 8010858:	e7b3      	b.n	80107c2 <_malloc_r+0x22>
 801085a:	6862      	ldr	r2, [r4, #4]
 801085c:	42a3      	cmp	r3, r4
 801085e:	bf0c      	ite	eq
 8010860:	6032      	streq	r2, [r6, #0]
 8010862:	605a      	strne	r2, [r3, #4]
 8010864:	e7ec      	b.n	8010840 <_malloc_r+0xa0>
 8010866:	4623      	mov	r3, r4
 8010868:	6864      	ldr	r4, [r4, #4]
 801086a:	e7b2      	b.n	80107d2 <_malloc_r+0x32>
 801086c:	4634      	mov	r4, r6
 801086e:	6876      	ldr	r6, [r6, #4]
 8010870:	e7b9      	b.n	80107e6 <_malloc_r+0x46>
 8010872:	230c      	movs	r3, #12
 8010874:	603b      	str	r3, [r7, #0]
 8010876:	4638      	mov	r0, r7
 8010878:	f000 f9ec 	bl	8010c54 <__malloc_unlock>
 801087c:	e7a1      	b.n	80107c2 <_malloc_r+0x22>
 801087e:	6025      	str	r5, [r4, #0]
 8010880:	e7de      	b.n	8010840 <_malloc_r+0xa0>
 8010882:	bf00      	nop
 8010884:	20001484 	.word	0x20001484

08010888 <__ssputs_r>:
 8010888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801088c:	688e      	ldr	r6, [r1, #8]
 801088e:	429e      	cmp	r6, r3
 8010890:	4682      	mov	sl, r0
 8010892:	460c      	mov	r4, r1
 8010894:	4690      	mov	r8, r2
 8010896:	461f      	mov	r7, r3
 8010898:	d838      	bhi.n	801090c <__ssputs_r+0x84>
 801089a:	898a      	ldrh	r2, [r1, #12]
 801089c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80108a0:	d032      	beq.n	8010908 <__ssputs_r+0x80>
 80108a2:	6825      	ldr	r5, [r4, #0]
 80108a4:	6909      	ldr	r1, [r1, #16]
 80108a6:	eba5 0901 	sub.w	r9, r5, r1
 80108aa:	6965      	ldr	r5, [r4, #20]
 80108ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80108b0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80108b4:	3301      	adds	r3, #1
 80108b6:	444b      	add	r3, r9
 80108b8:	106d      	asrs	r5, r5, #1
 80108ba:	429d      	cmp	r5, r3
 80108bc:	bf38      	it	cc
 80108be:	461d      	movcc	r5, r3
 80108c0:	0553      	lsls	r3, r2, #21
 80108c2:	d531      	bpl.n	8010928 <__ssputs_r+0xa0>
 80108c4:	4629      	mov	r1, r5
 80108c6:	f7ff ff6b 	bl	80107a0 <_malloc_r>
 80108ca:	4606      	mov	r6, r0
 80108cc:	b950      	cbnz	r0, 80108e4 <__ssputs_r+0x5c>
 80108ce:	230c      	movs	r3, #12
 80108d0:	f8ca 3000 	str.w	r3, [sl]
 80108d4:	89a3      	ldrh	r3, [r4, #12]
 80108d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80108da:	81a3      	strh	r3, [r4, #12]
 80108dc:	f04f 30ff 	mov.w	r0, #4294967295
 80108e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80108e4:	6921      	ldr	r1, [r4, #16]
 80108e6:	464a      	mov	r2, r9
 80108e8:	f7fc fa6a 	bl	800cdc0 <memcpy>
 80108ec:	89a3      	ldrh	r3, [r4, #12]
 80108ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80108f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80108f6:	81a3      	strh	r3, [r4, #12]
 80108f8:	6126      	str	r6, [r4, #16]
 80108fa:	6165      	str	r5, [r4, #20]
 80108fc:	444e      	add	r6, r9
 80108fe:	eba5 0509 	sub.w	r5, r5, r9
 8010902:	6026      	str	r6, [r4, #0]
 8010904:	60a5      	str	r5, [r4, #8]
 8010906:	463e      	mov	r6, r7
 8010908:	42be      	cmp	r6, r7
 801090a:	d900      	bls.n	801090e <__ssputs_r+0x86>
 801090c:	463e      	mov	r6, r7
 801090e:	6820      	ldr	r0, [r4, #0]
 8010910:	4632      	mov	r2, r6
 8010912:	4641      	mov	r1, r8
 8010914:	f000 f97e 	bl	8010c14 <memmove>
 8010918:	68a3      	ldr	r3, [r4, #8]
 801091a:	1b9b      	subs	r3, r3, r6
 801091c:	60a3      	str	r3, [r4, #8]
 801091e:	6823      	ldr	r3, [r4, #0]
 8010920:	4433      	add	r3, r6
 8010922:	6023      	str	r3, [r4, #0]
 8010924:	2000      	movs	r0, #0
 8010926:	e7db      	b.n	80108e0 <__ssputs_r+0x58>
 8010928:	462a      	mov	r2, r5
 801092a:	f000 f999 	bl	8010c60 <_realloc_r>
 801092e:	4606      	mov	r6, r0
 8010930:	2800      	cmp	r0, #0
 8010932:	d1e1      	bne.n	80108f8 <__ssputs_r+0x70>
 8010934:	6921      	ldr	r1, [r4, #16]
 8010936:	4650      	mov	r0, sl
 8010938:	f7ff fec6 	bl	80106c8 <_free_r>
 801093c:	e7c7      	b.n	80108ce <__ssputs_r+0x46>
	...

08010940 <_svfiprintf_r>:
 8010940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010944:	4698      	mov	r8, r3
 8010946:	898b      	ldrh	r3, [r1, #12]
 8010948:	061b      	lsls	r3, r3, #24
 801094a:	b09d      	sub	sp, #116	; 0x74
 801094c:	4607      	mov	r7, r0
 801094e:	460d      	mov	r5, r1
 8010950:	4614      	mov	r4, r2
 8010952:	d50e      	bpl.n	8010972 <_svfiprintf_r+0x32>
 8010954:	690b      	ldr	r3, [r1, #16]
 8010956:	b963      	cbnz	r3, 8010972 <_svfiprintf_r+0x32>
 8010958:	2140      	movs	r1, #64	; 0x40
 801095a:	f7ff ff21 	bl	80107a0 <_malloc_r>
 801095e:	6028      	str	r0, [r5, #0]
 8010960:	6128      	str	r0, [r5, #16]
 8010962:	b920      	cbnz	r0, 801096e <_svfiprintf_r+0x2e>
 8010964:	230c      	movs	r3, #12
 8010966:	603b      	str	r3, [r7, #0]
 8010968:	f04f 30ff 	mov.w	r0, #4294967295
 801096c:	e0d1      	b.n	8010b12 <_svfiprintf_r+0x1d2>
 801096e:	2340      	movs	r3, #64	; 0x40
 8010970:	616b      	str	r3, [r5, #20]
 8010972:	2300      	movs	r3, #0
 8010974:	9309      	str	r3, [sp, #36]	; 0x24
 8010976:	2320      	movs	r3, #32
 8010978:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801097c:	f8cd 800c 	str.w	r8, [sp, #12]
 8010980:	2330      	movs	r3, #48	; 0x30
 8010982:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8010b2c <_svfiprintf_r+0x1ec>
 8010986:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801098a:	f04f 0901 	mov.w	r9, #1
 801098e:	4623      	mov	r3, r4
 8010990:	469a      	mov	sl, r3
 8010992:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010996:	b10a      	cbz	r2, 801099c <_svfiprintf_r+0x5c>
 8010998:	2a25      	cmp	r2, #37	; 0x25
 801099a:	d1f9      	bne.n	8010990 <_svfiprintf_r+0x50>
 801099c:	ebba 0b04 	subs.w	fp, sl, r4
 80109a0:	d00b      	beq.n	80109ba <_svfiprintf_r+0x7a>
 80109a2:	465b      	mov	r3, fp
 80109a4:	4622      	mov	r2, r4
 80109a6:	4629      	mov	r1, r5
 80109a8:	4638      	mov	r0, r7
 80109aa:	f7ff ff6d 	bl	8010888 <__ssputs_r>
 80109ae:	3001      	adds	r0, #1
 80109b0:	f000 80aa 	beq.w	8010b08 <_svfiprintf_r+0x1c8>
 80109b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80109b6:	445a      	add	r2, fp
 80109b8:	9209      	str	r2, [sp, #36]	; 0x24
 80109ba:	f89a 3000 	ldrb.w	r3, [sl]
 80109be:	2b00      	cmp	r3, #0
 80109c0:	f000 80a2 	beq.w	8010b08 <_svfiprintf_r+0x1c8>
 80109c4:	2300      	movs	r3, #0
 80109c6:	f04f 32ff 	mov.w	r2, #4294967295
 80109ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80109ce:	f10a 0a01 	add.w	sl, sl, #1
 80109d2:	9304      	str	r3, [sp, #16]
 80109d4:	9307      	str	r3, [sp, #28]
 80109d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80109da:	931a      	str	r3, [sp, #104]	; 0x68
 80109dc:	4654      	mov	r4, sl
 80109de:	2205      	movs	r2, #5
 80109e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80109e4:	4851      	ldr	r0, [pc, #324]	; (8010b2c <_svfiprintf_r+0x1ec>)
 80109e6:	f7ef fbfb 	bl	80001e0 <memchr>
 80109ea:	9a04      	ldr	r2, [sp, #16]
 80109ec:	b9d8      	cbnz	r0, 8010a26 <_svfiprintf_r+0xe6>
 80109ee:	06d0      	lsls	r0, r2, #27
 80109f0:	bf44      	itt	mi
 80109f2:	2320      	movmi	r3, #32
 80109f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80109f8:	0711      	lsls	r1, r2, #28
 80109fa:	bf44      	itt	mi
 80109fc:	232b      	movmi	r3, #43	; 0x2b
 80109fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010a02:	f89a 3000 	ldrb.w	r3, [sl]
 8010a06:	2b2a      	cmp	r3, #42	; 0x2a
 8010a08:	d015      	beq.n	8010a36 <_svfiprintf_r+0xf6>
 8010a0a:	9a07      	ldr	r2, [sp, #28]
 8010a0c:	4654      	mov	r4, sl
 8010a0e:	2000      	movs	r0, #0
 8010a10:	f04f 0c0a 	mov.w	ip, #10
 8010a14:	4621      	mov	r1, r4
 8010a16:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010a1a:	3b30      	subs	r3, #48	; 0x30
 8010a1c:	2b09      	cmp	r3, #9
 8010a1e:	d94e      	bls.n	8010abe <_svfiprintf_r+0x17e>
 8010a20:	b1b0      	cbz	r0, 8010a50 <_svfiprintf_r+0x110>
 8010a22:	9207      	str	r2, [sp, #28]
 8010a24:	e014      	b.n	8010a50 <_svfiprintf_r+0x110>
 8010a26:	eba0 0308 	sub.w	r3, r0, r8
 8010a2a:	fa09 f303 	lsl.w	r3, r9, r3
 8010a2e:	4313      	orrs	r3, r2
 8010a30:	9304      	str	r3, [sp, #16]
 8010a32:	46a2      	mov	sl, r4
 8010a34:	e7d2      	b.n	80109dc <_svfiprintf_r+0x9c>
 8010a36:	9b03      	ldr	r3, [sp, #12]
 8010a38:	1d19      	adds	r1, r3, #4
 8010a3a:	681b      	ldr	r3, [r3, #0]
 8010a3c:	9103      	str	r1, [sp, #12]
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	bfbb      	ittet	lt
 8010a42:	425b      	neglt	r3, r3
 8010a44:	f042 0202 	orrlt.w	r2, r2, #2
 8010a48:	9307      	strge	r3, [sp, #28]
 8010a4a:	9307      	strlt	r3, [sp, #28]
 8010a4c:	bfb8      	it	lt
 8010a4e:	9204      	strlt	r2, [sp, #16]
 8010a50:	7823      	ldrb	r3, [r4, #0]
 8010a52:	2b2e      	cmp	r3, #46	; 0x2e
 8010a54:	d10c      	bne.n	8010a70 <_svfiprintf_r+0x130>
 8010a56:	7863      	ldrb	r3, [r4, #1]
 8010a58:	2b2a      	cmp	r3, #42	; 0x2a
 8010a5a:	d135      	bne.n	8010ac8 <_svfiprintf_r+0x188>
 8010a5c:	9b03      	ldr	r3, [sp, #12]
 8010a5e:	1d1a      	adds	r2, r3, #4
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	9203      	str	r2, [sp, #12]
 8010a64:	2b00      	cmp	r3, #0
 8010a66:	bfb8      	it	lt
 8010a68:	f04f 33ff 	movlt.w	r3, #4294967295
 8010a6c:	3402      	adds	r4, #2
 8010a6e:	9305      	str	r3, [sp, #20]
 8010a70:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010b3c <_svfiprintf_r+0x1fc>
 8010a74:	7821      	ldrb	r1, [r4, #0]
 8010a76:	2203      	movs	r2, #3
 8010a78:	4650      	mov	r0, sl
 8010a7a:	f7ef fbb1 	bl	80001e0 <memchr>
 8010a7e:	b140      	cbz	r0, 8010a92 <_svfiprintf_r+0x152>
 8010a80:	2340      	movs	r3, #64	; 0x40
 8010a82:	eba0 000a 	sub.w	r0, r0, sl
 8010a86:	fa03 f000 	lsl.w	r0, r3, r0
 8010a8a:	9b04      	ldr	r3, [sp, #16]
 8010a8c:	4303      	orrs	r3, r0
 8010a8e:	3401      	adds	r4, #1
 8010a90:	9304      	str	r3, [sp, #16]
 8010a92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a96:	4826      	ldr	r0, [pc, #152]	; (8010b30 <_svfiprintf_r+0x1f0>)
 8010a98:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010a9c:	2206      	movs	r2, #6
 8010a9e:	f7ef fb9f 	bl	80001e0 <memchr>
 8010aa2:	2800      	cmp	r0, #0
 8010aa4:	d038      	beq.n	8010b18 <_svfiprintf_r+0x1d8>
 8010aa6:	4b23      	ldr	r3, [pc, #140]	; (8010b34 <_svfiprintf_r+0x1f4>)
 8010aa8:	bb1b      	cbnz	r3, 8010af2 <_svfiprintf_r+0x1b2>
 8010aaa:	9b03      	ldr	r3, [sp, #12]
 8010aac:	3307      	adds	r3, #7
 8010aae:	f023 0307 	bic.w	r3, r3, #7
 8010ab2:	3308      	adds	r3, #8
 8010ab4:	9303      	str	r3, [sp, #12]
 8010ab6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010ab8:	4433      	add	r3, r6
 8010aba:	9309      	str	r3, [sp, #36]	; 0x24
 8010abc:	e767      	b.n	801098e <_svfiprintf_r+0x4e>
 8010abe:	fb0c 3202 	mla	r2, ip, r2, r3
 8010ac2:	460c      	mov	r4, r1
 8010ac4:	2001      	movs	r0, #1
 8010ac6:	e7a5      	b.n	8010a14 <_svfiprintf_r+0xd4>
 8010ac8:	2300      	movs	r3, #0
 8010aca:	3401      	adds	r4, #1
 8010acc:	9305      	str	r3, [sp, #20]
 8010ace:	4619      	mov	r1, r3
 8010ad0:	f04f 0c0a 	mov.w	ip, #10
 8010ad4:	4620      	mov	r0, r4
 8010ad6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010ada:	3a30      	subs	r2, #48	; 0x30
 8010adc:	2a09      	cmp	r2, #9
 8010ade:	d903      	bls.n	8010ae8 <_svfiprintf_r+0x1a8>
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	d0c5      	beq.n	8010a70 <_svfiprintf_r+0x130>
 8010ae4:	9105      	str	r1, [sp, #20]
 8010ae6:	e7c3      	b.n	8010a70 <_svfiprintf_r+0x130>
 8010ae8:	fb0c 2101 	mla	r1, ip, r1, r2
 8010aec:	4604      	mov	r4, r0
 8010aee:	2301      	movs	r3, #1
 8010af0:	e7f0      	b.n	8010ad4 <_svfiprintf_r+0x194>
 8010af2:	ab03      	add	r3, sp, #12
 8010af4:	9300      	str	r3, [sp, #0]
 8010af6:	462a      	mov	r2, r5
 8010af8:	4b0f      	ldr	r3, [pc, #60]	; (8010b38 <_svfiprintf_r+0x1f8>)
 8010afa:	a904      	add	r1, sp, #16
 8010afc:	4638      	mov	r0, r7
 8010afe:	f7fc fa15 	bl	800cf2c <_printf_float>
 8010b02:	1c42      	adds	r2, r0, #1
 8010b04:	4606      	mov	r6, r0
 8010b06:	d1d6      	bne.n	8010ab6 <_svfiprintf_r+0x176>
 8010b08:	89ab      	ldrh	r3, [r5, #12]
 8010b0a:	065b      	lsls	r3, r3, #25
 8010b0c:	f53f af2c 	bmi.w	8010968 <_svfiprintf_r+0x28>
 8010b10:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010b12:	b01d      	add	sp, #116	; 0x74
 8010b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b18:	ab03      	add	r3, sp, #12
 8010b1a:	9300      	str	r3, [sp, #0]
 8010b1c:	462a      	mov	r2, r5
 8010b1e:	4b06      	ldr	r3, [pc, #24]	; (8010b38 <_svfiprintf_r+0x1f8>)
 8010b20:	a904      	add	r1, sp, #16
 8010b22:	4638      	mov	r0, r7
 8010b24:	f7fc fca6 	bl	800d474 <_printf_i>
 8010b28:	e7eb      	b.n	8010b02 <_svfiprintf_r+0x1c2>
 8010b2a:	bf00      	nop
 8010b2c:	08021dec 	.word	0x08021dec
 8010b30:	08021df6 	.word	0x08021df6
 8010b34:	0800cf2d 	.word	0x0800cf2d
 8010b38:	08010889 	.word	0x08010889
 8010b3c:	08021df2 	.word	0x08021df2

08010b40 <nan>:
 8010b40:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8010b48 <nan+0x8>
 8010b44:	4770      	bx	lr
 8010b46:	bf00      	nop
 8010b48:	00000000 	.word	0x00000000
 8010b4c:	7ff80000 	.word	0x7ff80000

08010b50 <_sbrk_r>:
 8010b50:	b538      	push	{r3, r4, r5, lr}
 8010b52:	4d06      	ldr	r5, [pc, #24]	; (8010b6c <_sbrk_r+0x1c>)
 8010b54:	2300      	movs	r3, #0
 8010b56:	4604      	mov	r4, r0
 8010b58:	4608      	mov	r0, r1
 8010b5a:	602b      	str	r3, [r5, #0]
 8010b5c:	f7f5 f928 	bl	8005db0 <_sbrk>
 8010b60:	1c43      	adds	r3, r0, #1
 8010b62:	d102      	bne.n	8010b6a <_sbrk_r+0x1a>
 8010b64:	682b      	ldr	r3, [r5, #0]
 8010b66:	b103      	cbz	r3, 8010b6a <_sbrk_r+0x1a>
 8010b68:	6023      	str	r3, [r4, #0]
 8010b6a:	bd38      	pop	{r3, r4, r5, pc}
 8010b6c:	2000148c 	.word	0x2000148c

08010b70 <strncmp>:
 8010b70:	b510      	push	{r4, lr}
 8010b72:	b17a      	cbz	r2, 8010b94 <strncmp+0x24>
 8010b74:	4603      	mov	r3, r0
 8010b76:	3901      	subs	r1, #1
 8010b78:	1884      	adds	r4, r0, r2
 8010b7a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8010b7e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8010b82:	4290      	cmp	r0, r2
 8010b84:	d101      	bne.n	8010b8a <strncmp+0x1a>
 8010b86:	42a3      	cmp	r3, r4
 8010b88:	d101      	bne.n	8010b8e <strncmp+0x1e>
 8010b8a:	1a80      	subs	r0, r0, r2
 8010b8c:	bd10      	pop	{r4, pc}
 8010b8e:	2800      	cmp	r0, #0
 8010b90:	d1f3      	bne.n	8010b7a <strncmp+0xa>
 8010b92:	e7fa      	b.n	8010b8a <strncmp+0x1a>
 8010b94:	4610      	mov	r0, r2
 8010b96:	e7f9      	b.n	8010b8c <strncmp+0x1c>

08010b98 <__ascii_wctomb>:
 8010b98:	b149      	cbz	r1, 8010bae <__ascii_wctomb+0x16>
 8010b9a:	2aff      	cmp	r2, #255	; 0xff
 8010b9c:	bf85      	ittet	hi
 8010b9e:	238a      	movhi	r3, #138	; 0x8a
 8010ba0:	6003      	strhi	r3, [r0, #0]
 8010ba2:	700a      	strbls	r2, [r1, #0]
 8010ba4:	f04f 30ff 	movhi.w	r0, #4294967295
 8010ba8:	bf98      	it	ls
 8010baa:	2001      	movls	r0, #1
 8010bac:	4770      	bx	lr
 8010bae:	4608      	mov	r0, r1
 8010bb0:	4770      	bx	lr
	...

08010bb4 <__assert_func>:
 8010bb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010bb6:	4614      	mov	r4, r2
 8010bb8:	461a      	mov	r2, r3
 8010bba:	4b09      	ldr	r3, [pc, #36]	; (8010be0 <__assert_func+0x2c>)
 8010bbc:	681b      	ldr	r3, [r3, #0]
 8010bbe:	4605      	mov	r5, r0
 8010bc0:	68d8      	ldr	r0, [r3, #12]
 8010bc2:	b14c      	cbz	r4, 8010bd8 <__assert_func+0x24>
 8010bc4:	4b07      	ldr	r3, [pc, #28]	; (8010be4 <__assert_func+0x30>)
 8010bc6:	9100      	str	r1, [sp, #0]
 8010bc8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010bcc:	4906      	ldr	r1, [pc, #24]	; (8010be8 <__assert_func+0x34>)
 8010bce:	462b      	mov	r3, r5
 8010bd0:	f000 f80e 	bl	8010bf0 <fiprintf>
 8010bd4:	f000 fa8c 	bl	80110f0 <abort>
 8010bd8:	4b04      	ldr	r3, [pc, #16]	; (8010bec <__assert_func+0x38>)
 8010bda:	461c      	mov	r4, r3
 8010bdc:	e7f3      	b.n	8010bc6 <__assert_func+0x12>
 8010bde:	bf00      	nop
 8010be0:	2000007c 	.word	0x2000007c
 8010be4:	08021dfd 	.word	0x08021dfd
 8010be8:	08021e0a 	.word	0x08021e0a
 8010bec:	08021e38 	.word	0x08021e38

08010bf0 <fiprintf>:
 8010bf0:	b40e      	push	{r1, r2, r3}
 8010bf2:	b503      	push	{r0, r1, lr}
 8010bf4:	4601      	mov	r1, r0
 8010bf6:	ab03      	add	r3, sp, #12
 8010bf8:	4805      	ldr	r0, [pc, #20]	; (8010c10 <fiprintf+0x20>)
 8010bfa:	f853 2b04 	ldr.w	r2, [r3], #4
 8010bfe:	6800      	ldr	r0, [r0, #0]
 8010c00:	9301      	str	r3, [sp, #4]
 8010c02:	f000 f885 	bl	8010d10 <_vfiprintf_r>
 8010c06:	b002      	add	sp, #8
 8010c08:	f85d eb04 	ldr.w	lr, [sp], #4
 8010c0c:	b003      	add	sp, #12
 8010c0e:	4770      	bx	lr
 8010c10:	2000007c 	.word	0x2000007c

08010c14 <memmove>:
 8010c14:	4288      	cmp	r0, r1
 8010c16:	b510      	push	{r4, lr}
 8010c18:	eb01 0402 	add.w	r4, r1, r2
 8010c1c:	d902      	bls.n	8010c24 <memmove+0x10>
 8010c1e:	4284      	cmp	r4, r0
 8010c20:	4623      	mov	r3, r4
 8010c22:	d807      	bhi.n	8010c34 <memmove+0x20>
 8010c24:	1e43      	subs	r3, r0, #1
 8010c26:	42a1      	cmp	r1, r4
 8010c28:	d008      	beq.n	8010c3c <memmove+0x28>
 8010c2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010c2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010c32:	e7f8      	b.n	8010c26 <memmove+0x12>
 8010c34:	4402      	add	r2, r0
 8010c36:	4601      	mov	r1, r0
 8010c38:	428a      	cmp	r2, r1
 8010c3a:	d100      	bne.n	8010c3e <memmove+0x2a>
 8010c3c:	bd10      	pop	{r4, pc}
 8010c3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010c42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010c46:	e7f7      	b.n	8010c38 <memmove+0x24>

08010c48 <__malloc_lock>:
 8010c48:	4801      	ldr	r0, [pc, #4]	; (8010c50 <__malloc_lock+0x8>)
 8010c4a:	f000 bc11 	b.w	8011470 <__retarget_lock_acquire_recursive>
 8010c4e:	bf00      	nop
 8010c50:	20001490 	.word	0x20001490

08010c54 <__malloc_unlock>:
 8010c54:	4801      	ldr	r0, [pc, #4]	; (8010c5c <__malloc_unlock+0x8>)
 8010c56:	f000 bc0c 	b.w	8011472 <__retarget_lock_release_recursive>
 8010c5a:	bf00      	nop
 8010c5c:	20001490 	.word	0x20001490

08010c60 <_realloc_r>:
 8010c60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010c64:	4680      	mov	r8, r0
 8010c66:	4614      	mov	r4, r2
 8010c68:	460e      	mov	r6, r1
 8010c6a:	b921      	cbnz	r1, 8010c76 <_realloc_r+0x16>
 8010c6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010c70:	4611      	mov	r1, r2
 8010c72:	f7ff bd95 	b.w	80107a0 <_malloc_r>
 8010c76:	b92a      	cbnz	r2, 8010c84 <_realloc_r+0x24>
 8010c78:	f7ff fd26 	bl	80106c8 <_free_r>
 8010c7c:	4625      	mov	r5, r4
 8010c7e:	4628      	mov	r0, r5
 8010c80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010c84:	f000 fc5c 	bl	8011540 <_malloc_usable_size_r>
 8010c88:	4284      	cmp	r4, r0
 8010c8a:	4607      	mov	r7, r0
 8010c8c:	d802      	bhi.n	8010c94 <_realloc_r+0x34>
 8010c8e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010c92:	d812      	bhi.n	8010cba <_realloc_r+0x5a>
 8010c94:	4621      	mov	r1, r4
 8010c96:	4640      	mov	r0, r8
 8010c98:	f7ff fd82 	bl	80107a0 <_malloc_r>
 8010c9c:	4605      	mov	r5, r0
 8010c9e:	2800      	cmp	r0, #0
 8010ca0:	d0ed      	beq.n	8010c7e <_realloc_r+0x1e>
 8010ca2:	42bc      	cmp	r4, r7
 8010ca4:	4622      	mov	r2, r4
 8010ca6:	4631      	mov	r1, r6
 8010ca8:	bf28      	it	cs
 8010caa:	463a      	movcs	r2, r7
 8010cac:	f7fc f888 	bl	800cdc0 <memcpy>
 8010cb0:	4631      	mov	r1, r6
 8010cb2:	4640      	mov	r0, r8
 8010cb4:	f7ff fd08 	bl	80106c8 <_free_r>
 8010cb8:	e7e1      	b.n	8010c7e <_realloc_r+0x1e>
 8010cba:	4635      	mov	r5, r6
 8010cbc:	e7df      	b.n	8010c7e <_realloc_r+0x1e>

08010cbe <__sfputc_r>:
 8010cbe:	6893      	ldr	r3, [r2, #8]
 8010cc0:	3b01      	subs	r3, #1
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	b410      	push	{r4}
 8010cc6:	6093      	str	r3, [r2, #8]
 8010cc8:	da08      	bge.n	8010cdc <__sfputc_r+0x1e>
 8010cca:	6994      	ldr	r4, [r2, #24]
 8010ccc:	42a3      	cmp	r3, r4
 8010cce:	db01      	blt.n	8010cd4 <__sfputc_r+0x16>
 8010cd0:	290a      	cmp	r1, #10
 8010cd2:	d103      	bne.n	8010cdc <__sfputc_r+0x1e>
 8010cd4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010cd8:	f000 b94a 	b.w	8010f70 <__swbuf_r>
 8010cdc:	6813      	ldr	r3, [r2, #0]
 8010cde:	1c58      	adds	r0, r3, #1
 8010ce0:	6010      	str	r0, [r2, #0]
 8010ce2:	7019      	strb	r1, [r3, #0]
 8010ce4:	4608      	mov	r0, r1
 8010ce6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010cea:	4770      	bx	lr

08010cec <__sfputs_r>:
 8010cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010cee:	4606      	mov	r6, r0
 8010cf0:	460f      	mov	r7, r1
 8010cf2:	4614      	mov	r4, r2
 8010cf4:	18d5      	adds	r5, r2, r3
 8010cf6:	42ac      	cmp	r4, r5
 8010cf8:	d101      	bne.n	8010cfe <__sfputs_r+0x12>
 8010cfa:	2000      	movs	r0, #0
 8010cfc:	e007      	b.n	8010d0e <__sfputs_r+0x22>
 8010cfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010d02:	463a      	mov	r2, r7
 8010d04:	4630      	mov	r0, r6
 8010d06:	f7ff ffda 	bl	8010cbe <__sfputc_r>
 8010d0a:	1c43      	adds	r3, r0, #1
 8010d0c:	d1f3      	bne.n	8010cf6 <__sfputs_r+0xa>
 8010d0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010d10 <_vfiprintf_r>:
 8010d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d14:	460d      	mov	r5, r1
 8010d16:	b09d      	sub	sp, #116	; 0x74
 8010d18:	4614      	mov	r4, r2
 8010d1a:	4698      	mov	r8, r3
 8010d1c:	4606      	mov	r6, r0
 8010d1e:	b118      	cbz	r0, 8010d28 <_vfiprintf_r+0x18>
 8010d20:	6983      	ldr	r3, [r0, #24]
 8010d22:	b90b      	cbnz	r3, 8010d28 <_vfiprintf_r+0x18>
 8010d24:	f000 fb06 	bl	8011334 <__sinit>
 8010d28:	4b89      	ldr	r3, [pc, #548]	; (8010f50 <_vfiprintf_r+0x240>)
 8010d2a:	429d      	cmp	r5, r3
 8010d2c:	d11b      	bne.n	8010d66 <_vfiprintf_r+0x56>
 8010d2e:	6875      	ldr	r5, [r6, #4]
 8010d30:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010d32:	07d9      	lsls	r1, r3, #31
 8010d34:	d405      	bmi.n	8010d42 <_vfiprintf_r+0x32>
 8010d36:	89ab      	ldrh	r3, [r5, #12]
 8010d38:	059a      	lsls	r2, r3, #22
 8010d3a:	d402      	bmi.n	8010d42 <_vfiprintf_r+0x32>
 8010d3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010d3e:	f000 fb97 	bl	8011470 <__retarget_lock_acquire_recursive>
 8010d42:	89ab      	ldrh	r3, [r5, #12]
 8010d44:	071b      	lsls	r3, r3, #28
 8010d46:	d501      	bpl.n	8010d4c <_vfiprintf_r+0x3c>
 8010d48:	692b      	ldr	r3, [r5, #16]
 8010d4a:	b9eb      	cbnz	r3, 8010d88 <_vfiprintf_r+0x78>
 8010d4c:	4629      	mov	r1, r5
 8010d4e:	4630      	mov	r0, r6
 8010d50:	f000 f960 	bl	8011014 <__swsetup_r>
 8010d54:	b1c0      	cbz	r0, 8010d88 <_vfiprintf_r+0x78>
 8010d56:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010d58:	07dc      	lsls	r4, r3, #31
 8010d5a:	d50e      	bpl.n	8010d7a <_vfiprintf_r+0x6a>
 8010d5c:	f04f 30ff 	mov.w	r0, #4294967295
 8010d60:	b01d      	add	sp, #116	; 0x74
 8010d62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d66:	4b7b      	ldr	r3, [pc, #492]	; (8010f54 <_vfiprintf_r+0x244>)
 8010d68:	429d      	cmp	r5, r3
 8010d6a:	d101      	bne.n	8010d70 <_vfiprintf_r+0x60>
 8010d6c:	68b5      	ldr	r5, [r6, #8]
 8010d6e:	e7df      	b.n	8010d30 <_vfiprintf_r+0x20>
 8010d70:	4b79      	ldr	r3, [pc, #484]	; (8010f58 <_vfiprintf_r+0x248>)
 8010d72:	429d      	cmp	r5, r3
 8010d74:	bf08      	it	eq
 8010d76:	68f5      	ldreq	r5, [r6, #12]
 8010d78:	e7da      	b.n	8010d30 <_vfiprintf_r+0x20>
 8010d7a:	89ab      	ldrh	r3, [r5, #12]
 8010d7c:	0598      	lsls	r0, r3, #22
 8010d7e:	d4ed      	bmi.n	8010d5c <_vfiprintf_r+0x4c>
 8010d80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010d82:	f000 fb76 	bl	8011472 <__retarget_lock_release_recursive>
 8010d86:	e7e9      	b.n	8010d5c <_vfiprintf_r+0x4c>
 8010d88:	2300      	movs	r3, #0
 8010d8a:	9309      	str	r3, [sp, #36]	; 0x24
 8010d8c:	2320      	movs	r3, #32
 8010d8e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010d92:	f8cd 800c 	str.w	r8, [sp, #12]
 8010d96:	2330      	movs	r3, #48	; 0x30
 8010d98:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8010f5c <_vfiprintf_r+0x24c>
 8010d9c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010da0:	f04f 0901 	mov.w	r9, #1
 8010da4:	4623      	mov	r3, r4
 8010da6:	469a      	mov	sl, r3
 8010da8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010dac:	b10a      	cbz	r2, 8010db2 <_vfiprintf_r+0xa2>
 8010dae:	2a25      	cmp	r2, #37	; 0x25
 8010db0:	d1f9      	bne.n	8010da6 <_vfiprintf_r+0x96>
 8010db2:	ebba 0b04 	subs.w	fp, sl, r4
 8010db6:	d00b      	beq.n	8010dd0 <_vfiprintf_r+0xc0>
 8010db8:	465b      	mov	r3, fp
 8010dba:	4622      	mov	r2, r4
 8010dbc:	4629      	mov	r1, r5
 8010dbe:	4630      	mov	r0, r6
 8010dc0:	f7ff ff94 	bl	8010cec <__sfputs_r>
 8010dc4:	3001      	adds	r0, #1
 8010dc6:	f000 80aa 	beq.w	8010f1e <_vfiprintf_r+0x20e>
 8010dca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010dcc:	445a      	add	r2, fp
 8010dce:	9209      	str	r2, [sp, #36]	; 0x24
 8010dd0:	f89a 3000 	ldrb.w	r3, [sl]
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	f000 80a2 	beq.w	8010f1e <_vfiprintf_r+0x20e>
 8010dda:	2300      	movs	r3, #0
 8010ddc:	f04f 32ff 	mov.w	r2, #4294967295
 8010de0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010de4:	f10a 0a01 	add.w	sl, sl, #1
 8010de8:	9304      	str	r3, [sp, #16]
 8010dea:	9307      	str	r3, [sp, #28]
 8010dec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010df0:	931a      	str	r3, [sp, #104]	; 0x68
 8010df2:	4654      	mov	r4, sl
 8010df4:	2205      	movs	r2, #5
 8010df6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010dfa:	4858      	ldr	r0, [pc, #352]	; (8010f5c <_vfiprintf_r+0x24c>)
 8010dfc:	f7ef f9f0 	bl	80001e0 <memchr>
 8010e00:	9a04      	ldr	r2, [sp, #16]
 8010e02:	b9d8      	cbnz	r0, 8010e3c <_vfiprintf_r+0x12c>
 8010e04:	06d1      	lsls	r1, r2, #27
 8010e06:	bf44      	itt	mi
 8010e08:	2320      	movmi	r3, #32
 8010e0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010e0e:	0713      	lsls	r3, r2, #28
 8010e10:	bf44      	itt	mi
 8010e12:	232b      	movmi	r3, #43	; 0x2b
 8010e14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010e18:	f89a 3000 	ldrb.w	r3, [sl]
 8010e1c:	2b2a      	cmp	r3, #42	; 0x2a
 8010e1e:	d015      	beq.n	8010e4c <_vfiprintf_r+0x13c>
 8010e20:	9a07      	ldr	r2, [sp, #28]
 8010e22:	4654      	mov	r4, sl
 8010e24:	2000      	movs	r0, #0
 8010e26:	f04f 0c0a 	mov.w	ip, #10
 8010e2a:	4621      	mov	r1, r4
 8010e2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010e30:	3b30      	subs	r3, #48	; 0x30
 8010e32:	2b09      	cmp	r3, #9
 8010e34:	d94e      	bls.n	8010ed4 <_vfiprintf_r+0x1c4>
 8010e36:	b1b0      	cbz	r0, 8010e66 <_vfiprintf_r+0x156>
 8010e38:	9207      	str	r2, [sp, #28]
 8010e3a:	e014      	b.n	8010e66 <_vfiprintf_r+0x156>
 8010e3c:	eba0 0308 	sub.w	r3, r0, r8
 8010e40:	fa09 f303 	lsl.w	r3, r9, r3
 8010e44:	4313      	orrs	r3, r2
 8010e46:	9304      	str	r3, [sp, #16]
 8010e48:	46a2      	mov	sl, r4
 8010e4a:	e7d2      	b.n	8010df2 <_vfiprintf_r+0xe2>
 8010e4c:	9b03      	ldr	r3, [sp, #12]
 8010e4e:	1d19      	adds	r1, r3, #4
 8010e50:	681b      	ldr	r3, [r3, #0]
 8010e52:	9103      	str	r1, [sp, #12]
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	bfbb      	ittet	lt
 8010e58:	425b      	neglt	r3, r3
 8010e5a:	f042 0202 	orrlt.w	r2, r2, #2
 8010e5e:	9307      	strge	r3, [sp, #28]
 8010e60:	9307      	strlt	r3, [sp, #28]
 8010e62:	bfb8      	it	lt
 8010e64:	9204      	strlt	r2, [sp, #16]
 8010e66:	7823      	ldrb	r3, [r4, #0]
 8010e68:	2b2e      	cmp	r3, #46	; 0x2e
 8010e6a:	d10c      	bne.n	8010e86 <_vfiprintf_r+0x176>
 8010e6c:	7863      	ldrb	r3, [r4, #1]
 8010e6e:	2b2a      	cmp	r3, #42	; 0x2a
 8010e70:	d135      	bne.n	8010ede <_vfiprintf_r+0x1ce>
 8010e72:	9b03      	ldr	r3, [sp, #12]
 8010e74:	1d1a      	adds	r2, r3, #4
 8010e76:	681b      	ldr	r3, [r3, #0]
 8010e78:	9203      	str	r2, [sp, #12]
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	bfb8      	it	lt
 8010e7e:	f04f 33ff 	movlt.w	r3, #4294967295
 8010e82:	3402      	adds	r4, #2
 8010e84:	9305      	str	r3, [sp, #20]
 8010e86:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8010f6c <_vfiprintf_r+0x25c>
 8010e8a:	7821      	ldrb	r1, [r4, #0]
 8010e8c:	2203      	movs	r2, #3
 8010e8e:	4650      	mov	r0, sl
 8010e90:	f7ef f9a6 	bl	80001e0 <memchr>
 8010e94:	b140      	cbz	r0, 8010ea8 <_vfiprintf_r+0x198>
 8010e96:	2340      	movs	r3, #64	; 0x40
 8010e98:	eba0 000a 	sub.w	r0, r0, sl
 8010e9c:	fa03 f000 	lsl.w	r0, r3, r0
 8010ea0:	9b04      	ldr	r3, [sp, #16]
 8010ea2:	4303      	orrs	r3, r0
 8010ea4:	3401      	adds	r4, #1
 8010ea6:	9304      	str	r3, [sp, #16]
 8010ea8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010eac:	482c      	ldr	r0, [pc, #176]	; (8010f60 <_vfiprintf_r+0x250>)
 8010eae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010eb2:	2206      	movs	r2, #6
 8010eb4:	f7ef f994 	bl	80001e0 <memchr>
 8010eb8:	2800      	cmp	r0, #0
 8010eba:	d03f      	beq.n	8010f3c <_vfiprintf_r+0x22c>
 8010ebc:	4b29      	ldr	r3, [pc, #164]	; (8010f64 <_vfiprintf_r+0x254>)
 8010ebe:	bb1b      	cbnz	r3, 8010f08 <_vfiprintf_r+0x1f8>
 8010ec0:	9b03      	ldr	r3, [sp, #12]
 8010ec2:	3307      	adds	r3, #7
 8010ec4:	f023 0307 	bic.w	r3, r3, #7
 8010ec8:	3308      	adds	r3, #8
 8010eca:	9303      	str	r3, [sp, #12]
 8010ecc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010ece:	443b      	add	r3, r7
 8010ed0:	9309      	str	r3, [sp, #36]	; 0x24
 8010ed2:	e767      	b.n	8010da4 <_vfiprintf_r+0x94>
 8010ed4:	fb0c 3202 	mla	r2, ip, r2, r3
 8010ed8:	460c      	mov	r4, r1
 8010eda:	2001      	movs	r0, #1
 8010edc:	e7a5      	b.n	8010e2a <_vfiprintf_r+0x11a>
 8010ede:	2300      	movs	r3, #0
 8010ee0:	3401      	adds	r4, #1
 8010ee2:	9305      	str	r3, [sp, #20]
 8010ee4:	4619      	mov	r1, r3
 8010ee6:	f04f 0c0a 	mov.w	ip, #10
 8010eea:	4620      	mov	r0, r4
 8010eec:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010ef0:	3a30      	subs	r2, #48	; 0x30
 8010ef2:	2a09      	cmp	r2, #9
 8010ef4:	d903      	bls.n	8010efe <_vfiprintf_r+0x1ee>
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	d0c5      	beq.n	8010e86 <_vfiprintf_r+0x176>
 8010efa:	9105      	str	r1, [sp, #20]
 8010efc:	e7c3      	b.n	8010e86 <_vfiprintf_r+0x176>
 8010efe:	fb0c 2101 	mla	r1, ip, r1, r2
 8010f02:	4604      	mov	r4, r0
 8010f04:	2301      	movs	r3, #1
 8010f06:	e7f0      	b.n	8010eea <_vfiprintf_r+0x1da>
 8010f08:	ab03      	add	r3, sp, #12
 8010f0a:	9300      	str	r3, [sp, #0]
 8010f0c:	462a      	mov	r2, r5
 8010f0e:	4b16      	ldr	r3, [pc, #88]	; (8010f68 <_vfiprintf_r+0x258>)
 8010f10:	a904      	add	r1, sp, #16
 8010f12:	4630      	mov	r0, r6
 8010f14:	f7fc f80a 	bl	800cf2c <_printf_float>
 8010f18:	4607      	mov	r7, r0
 8010f1a:	1c78      	adds	r0, r7, #1
 8010f1c:	d1d6      	bne.n	8010ecc <_vfiprintf_r+0x1bc>
 8010f1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010f20:	07d9      	lsls	r1, r3, #31
 8010f22:	d405      	bmi.n	8010f30 <_vfiprintf_r+0x220>
 8010f24:	89ab      	ldrh	r3, [r5, #12]
 8010f26:	059a      	lsls	r2, r3, #22
 8010f28:	d402      	bmi.n	8010f30 <_vfiprintf_r+0x220>
 8010f2a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010f2c:	f000 faa1 	bl	8011472 <__retarget_lock_release_recursive>
 8010f30:	89ab      	ldrh	r3, [r5, #12]
 8010f32:	065b      	lsls	r3, r3, #25
 8010f34:	f53f af12 	bmi.w	8010d5c <_vfiprintf_r+0x4c>
 8010f38:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010f3a:	e711      	b.n	8010d60 <_vfiprintf_r+0x50>
 8010f3c:	ab03      	add	r3, sp, #12
 8010f3e:	9300      	str	r3, [sp, #0]
 8010f40:	462a      	mov	r2, r5
 8010f42:	4b09      	ldr	r3, [pc, #36]	; (8010f68 <_vfiprintf_r+0x258>)
 8010f44:	a904      	add	r1, sp, #16
 8010f46:	4630      	mov	r0, r6
 8010f48:	f7fc fa94 	bl	800d474 <_printf_i>
 8010f4c:	e7e4      	b.n	8010f18 <_vfiprintf_r+0x208>
 8010f4e:	bf00      	nop
 8010f50:	08021e5c 	.word	0x08021e5c
 8010f54:	08021e7c 	.word	0x08021e7c
 8010f58:	08021e3c 	.word	0x08021e3c
 8010f5c:	08021dec 	.word	0x08021dec
 8010f60:	08021df6 	.word	0x08021df6
 8010f64:	0800cf2d 	.word	0x0800cf2d
 8010f68:	08010ced 	.word	0x08010ced
 8010f6c:	08021df2 	.word	0x08021df2

08010f70 <__swbuf_r>:
 8010f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f72:	460e      	mov	r6, r1
 8010f74:	4614      	mov	r4, r2
 8010f76:	4605      	mov	r5, r0
 8010f78:	b118      	cbz	r0, 8010f82 <__swbuf_r+0x12>
 8010f7a:	6983      	ldr	r3, [r0, #24]
 8010f7c:	b90b      	cbnz	r3, 8010f82 <__swbuf_r+0x12>
 8010f7e:	f000 f9d9 	bl	8011334 <__sinit>
 8010f82:	4b21      	ldr	r3, [pc, #132]	; (8011008 <__swbuf_r+0x98>)
 8010f84:	429c      	cmp	r4, r3
 8010f86:	d12b      	bne.n	8010fe0 <__swbuf_r+0x70>
 8010f88:	686c      	ldr	r4, [r5, #4]
 8010f8a:	69a3      	ldr	r3, [r4, #24]
 8010f8c:	60a3      	str	r3, [r4, #8]
 8010f8e:	89a3      	ldrh	r3, [r4, #12]
 8010f90:	071a      	lsls	r2, r3, #28
 8010f92:	d52f      	bpl.n	8010ff4 <__swbuf_r+0x84>
 8010f94:	6923      	ldr	r3, [r4, #16]
 8010f96:	b36b      	cbz	r3, 8010ff4 <__swbuf_r+0x84>
 8010f98:	6923      	ldr	r3, [r4, #16]
 8010f9a:	6820      	ldr	r0, [r4, #0]
 8010f9c:	1ac0      	subs	r0, r0, r3
 8010f9e:	6963      	ldr	r3, [r4, #20]
 8010fa0:	b2f6      	uxtb	r6, r6
 8010fa2:	4283      	cmp	r3, r0
 8010fa4:	4637      	mov	r7, r6
 8010fa6:	dc04      	bgt.n	8010fb2 <__swbuf_r+0x42>
 8010fa8:	4621      	mov	r1, r4
 8010faa:	4628      	mov	r0, r5
 8010fac:	f000 f92e 	bl	801120c <_fflush_r>
 8010fb0:	bb30      	cbnz	r0, 8011000 <__swbuf_r+0x90>
 8010fb2:	68a3      	ldr	r3, [r4, #8]
 8010fb4:	3b01      	subs	r3, #1
 8010fb6:	60a3      	str	r3, [r4, #8]
 8010fb8:	6823      	ldr	r3, [r4, #0]
 8010fba:	1c5a      	adds	r2, r3, #1
 8010fbc:	6022      	str	r2, [r4, #0]
 8010fbe:	701e      	strb	r6, [r3, #0]
 8010fc0:	6963      	ldr	r3, [r4, #20]
 8010fc2:	3001      	adds	r0, #1
 8010fc4:	4283      	cmp	r3, r0
 8010fc6:	d004      	beq.n	8010fd2 <__swbuf_r+0x62>
 8010fc8:	89a3      	ldrh	r3, [r4, #12]
 8010fca:	07db      	lsls	r3, r3, #31
 8010fcc:	d506      	bpl.n	8010fdc <__swbuf_r+0x6c>
 8010fce:	2e0a      	cmp	r6, #10
 8010fd0:	d104      	bne.n	8010fdc <__swbuf_r+0x6c>
 8010fd2:	4621      	mov	r1, r4
 8010fd4:	4628      	mov	r0, r5
 8010fd6:	f000 f919 	bl	801120c <_fflush_r>
 8010fda:	b988      	cbnz	r0, 8011000 <__swbuf_r+0x90>
 8010fdc:	4638      	mov	r0, r7
 8010fde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010fe0:	4b0a      	ldr	r3, [pc, #40]	; (801100c <__swbuf_r+0x9c>)
 8010fe2:	429c      	cmp	r4, r3
 8010fe4:	d101      	bne.n	8010fea <__swbuf_r+0x7a>
 8010fe6:	68ac      	ldr	r4, [r5, #8]
 8010fe8:	e7cf      	b.n	8010f8a <__swbuf_r+0x1a>
 8010fea:	4b09      	ldr	r3, [pc, #36]	; (8011010 <__swbuf_r+0xa0>)
 8010fec:	429c      	cmp	r4, r3
 8010fee:	bf08      	it	eq
 8010ff0:	68ec      	ldreq	r4, [r5, #12]
 8010ff2:	e7ca      	b.n	8010f8a <__swbuf_r+0x1a>
 8010ff4:	4621      	mov	r1, r4
 8010ff6:	4628      	mov	r0, r5
 8010ff8:	f000 f80c 	bl	8011014 <__swsetup_r>
 8010ffc:	2800      	cmp	r0, #0
 8010ffe:	d0cb      	beq.n	8010f98 <__swbuf_r+0x28>
 8011000:	f04f 37ff 	mov.w	r7, #4294967295
 8011004:	e7ea      	b.n	8010fdc <__swbuf_r+0x6c>
 8011006:	bf00      	nop
 8011008:	08021e5c 	.word	0x08021e5c
 801100c:	08021e7c 	.word	0x08021e7c
 8011010:	08021e3c 	.word	0x08021e3c

08011014 <__swsetup_r>:
 8011014:	4b32      	ldr	r3, [pc, #200]	; (80110e0 <__swsetup_r+0xcc>)
 8011016:	b570      	push	{r4, r5, r6, lr}
 8011018:	681d      	ldr	r5, [r3, #0]
 801101a:	4606      	mov	r6, r0
 801101c:	460c      	mov	r4, r1
 801101e:	b125      	cbz	r5, 801102a <__swsetup_r+0x16>
 8011020:	69ab      	ldr	r3, [r5, #24]
 8011022:	b913      	cbnz	r3, 801102a <__swsetup_r+0x16>
 8011024:	4628      	mov	r0, r5
 8011026:	f000 f985 	bl	8011334 <__sinit>
 801102a:	4b2e      	ldr	r3, [pc, #184]	; (80110e4 <__swsetup_r+0xd0>)
 801102c:	429c      	cmp	r4, r3
 801102e:	d10f      	bne.n	8011050 <__swsetup_r+0x3c>
 8011030:	686c      	ldr	r4, [r5, #4]
 8011032:	89a3      	ldrh	r3, [r4, #12]
 8011034:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011038:	0719      	lsls	r1, r3, #28
 801103a:	d42c      	bmi.n	8011096 <__swsetup_r+0x82>
 801103c:	06dd      	lsls	r5, r3, #27
 801103e:	d411      	bmi.n	8011064 <__swsetup_r+0x50>
 8011040:	2309      	movs	r3, #9
 8011042:	6033      	str	r3, [r6, #0]
 8011044:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011048:	81a3      	strh	r3, [r4, #12]
 801104a:	f04f 30ff 	mov.w	r0, #4294967295
 801104e:	e03e      	b.n	80110ce <__swsetup_r+0xba>
 8011050:	4b25      	ldr	r3, [pc, #148]	; (80110e8 <__swsetup_r+0xd4>)
 8011052:	429c      	cmp	r4, r3
 8011054:	d101      	bne.n	801105a <__swsetup_r+0x46>
 8011056:	68ac      	ldr	r4, [r5, #8]
 8011058:	e7eb      	b.n	8011032 <__swsetup_r+0x1e>
 801105a:	4b24      	ldr	r3, [pc, #144]	; (80110ec <__swsetup_r+0xd8>)
 801105c:	429c      	cmp	r4, r3
 801105e:	bf08      	it	eq
 8011060:	68ec      	ldreq	r4, [r5, #12]
 8011062:	e7e6      	b.n	8011032 <__swsetup_r+0x1e>
 8011064:	0758      	lsls	r0, r3, #29
 8011066:	d512      	bpl.n	801108e <__swsetup_r+0x7a>
 8011068:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801106a:	b141      	cbz	r1, 801107e <__swsetup_r+0x6a>
 801106c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011070:	4299      	cmp	r1, r3
 8011072:	d002      	beq.n	801107a <__swsetup_r+0x66>
 8011074:	4630      	mov	r0, r6
 8011076:	f7ff fb27 	bl	80106c8 <_free_r>
 801107a:	2300      	movs	r3, #0
 801107c:	6363      	str	r3, [r4, #52]	; 0x34
 801107e:	89a3      	ldrh	r3, [r4, #12]
 8011080:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011084:	81a3      	strh	r3, [r4, #12]
 8011086:	2300      	movs	r3, #0
 8011088:	6063      	str	r3, [r4, #4]
 801108a:	6923      	ldr	r3, [r4, #16]
 801108c:	6023      	str	r3, [r4, #0]
 801108e:	89a3      	ldrh	r3, [r4, #12]
 8011090:	f043 0308 	orr.w	r3, r3, #8
 8011094:	81a3      	strh	r3, [r4, #12]
 8011096:	6923      	ldr	r3, [r4, #16]
 8011098:	b94b      	cbnz	r3, 80110ae <__swsetup_r+0x9a>
 801109a:	89a3      	ldrh	r3, [r4, #12]
 801109c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80110a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80110a4:	d003      	beq.n	80110ae <__swsetup_r+0x9a>
 80110a6:	4621      	mov	r1, r4
 80110a8:	4630      	mov	r0, r6
 80110aa:	f000 fa09 	bl	80114c0 <__smakebuf_r>
 80110ae:	89a0      	ldrh	r0, [r4, #12]
 80110b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80110b4:	f010 0301 	ands.w	r3, r0, #1
 80110b8:	d00a      	beq.n	80110d0 <__swsetup_r+0xbc>
 80110ba:	2300      	movs	r3, #0
 80110bc:	60a3      	str	r3, [r4, #8]
 80110be:	6963      	ldr	r3, [r4, #20]
 80110c0:	425b      	negs	r3, r3
 80110c2:	61a3      	str	r3, [r4, #24]
 80110c4:	6923      	ldr	r3, [r4, #16]
 80110c6:	b943      	cbnz	r3, 80110da <__swsetup_r+0xc6>
 80110c8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80110cc:	d1ba      	bne.n	8011044 <__swsetup_r+0x30>
 80110ce:	bd70      	pop	{r4, r5, r6, pc}
 80110d0:	0781      	lsls	r1, r0, #30
 80110d2:	bf58      	it	pl
 80110d4:	6963      	ldrpl	r3, [r4, #20]
 80110d6:	60a3      	str	r3, [r4, #8]
 80110d8:	e7f4      	b.n	80110c4 <__swsetup_r+0xb0>
 80110da:	2000      	movs	r0, #0
 80110dc:	e7f7      	b.n	80110ce <__swsetup_r+0xba>
 80110de:	bf00      	nop
 80110e0:	2000007c 	.word	0x2000007c
 80110e4:	08021e5c 	.word	0x08021e5c
 80110e8:	08021e7c 	.word	0x08021e7c
 80110ec:	08021e3c 	.word	0x08021e3c

080110f0 <abort>:
 80110f0:	b508      	push	{r3, lr}
 80110f2:	2006      	movs	r0, #6
 80110f4:	f000 fa54 	bl	80115a0 <raise>
 80110f8:	2001      	movs	r0, #1
 80110fa:	f7f4 fde1 	bl	8005cc0 <_exit>
	...

08011100 <__sflush_r>:
 8011100:	898a      	ldrh	r2, [r1, #12]
 8011102:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011106:	4605      	mov	r5, r0
 8011108:	0710      	lsls	r0, r2, #28
 801110a:	460c      	mov	r4, r1
 801110c:	d458      	bmi.n	80111c0 <__sflush_r+0xc0>
 801110e:	684b      	ldr	r3, [r1, #4]
 8011110:	2b00      	cmp	r3, #0
 8011112:	dc05      	bgt.n	8011120 <__sflush_r+0x20>
 8011114:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011116:	2b00      	cmp	r3, #0
 8011118:	dc02      	bgt.n	8011120 <__sflush_r+0x20>
 801111a:	2000      	movs	r0, #0
 801111c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011120:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011122:	2e00      	cmp	r6, #0
 8011124:	d0f9      	beq.n	801111a <__sflush_r+0x1a>
 8011126:	2300      	movs	r3, #0
 8011128:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801112c:	682f      	ldr	r7, [r5, #0]
 801112e:	602b      	str	r3, [r5, #0]
 8011130:	d032      	beq.n	8011198 <__sflush_r+0x98>
 8011132:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011134:	89a3      	ldrh	r3, [r4, #12]
 8011136:	075a      	lsls	r2, r3, #29
 8011138:	d505      	bpl.n	8011146 <__sflush_r+0x46>
 801113a:	6863      	ldr	r3, [r4, #4]
 801113c:	1ac0      	subs	r0, r0, r3
 801113e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011140:	b10b      	cbz	r3, 8011146 <__sflush_r+0x46>
 8011142:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011144:	1ac0      	subs	r0, r0, r3
 8011146:	2300      	movs	r3, #0
 8011148:	4602      	mov	r2, r0
 801114a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801114c:	6a21      	ldr	r1, [r4, #32]
 801114e:	4628      	mov	r0, r5
 8011150:	47b0      	blx	r6
 8011152:	1c43      	adds	r3, r0, #1
 8011154:	89a3      	ldrh	r3, [r4, #12]
 8011156:	d106      	bne.n	8011166 <__sflush_r+0x66>
 8011158:	6829      	ldr	r1, [r5, #0]
 801115a:	291d      	cmp	r1, #29
 801115c:	d82c      	bhi.n	80111b8 <__sflush_r+0xb8>
 801115e:	4a2a      	ldr	r2, [pc, #168]	; (8011208 <__sflush_r+0x108>)
 8011160:	40ca      	lsrs	r2, r1
 8011162:	07d6      	lsls	r6, r2, #31
 8011164:	d528      	bpl.n	80111b8 <__sflush_r+0xb8>
 8011166:	2200      	movs	r2, #0
 8011168:	6062      	str	r2, [r4, #4]
 801116a:	04d9      	lsls	r1, r3, #19
 801116c:	6922      	ldr	r2, [r4, #16]
 801116e:	6022      	str	r2, [r4, #0]
 8011170:	d504      	bpl.n	801117c <__sflush_r+0x7c>
 8011172:	1c42      	adds	r2, r0, #1
 8011174:	d101      	bne.n	801117a <__sflush_r+0x7a>
 8011176:	682b      	ldr	r3, [r5, #0]
 8011178:	b903      	cbnz	r3, 801117c <__sflush_r+0x7c>
 801117a:	6560      	str	r0, [r4, #84]	; 0x54
 801117c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801117e:	602f      	str	r7, [r5, #0]
 8011180:	2900      	cmp	r1, #0
 8011182:	d0ca      	beq.n	801111a <__sflush_r+0x1a>
 8011184:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011188:	4299      	cmp	r1, r3
 801118a:	d002      	beq.n	8011192 <__sflush_r+0x92>
 801118c:	4628      	mov	r0, r5
 801118e:	f7ff fa9b 	bl	80106c8 <_free_r>
 8011192:	2000      	movs	r0, #0
 8011194:	6360      	str	r0, [r4, #52]	; 0x34
 8011196:	e7c1      	b.n	801111c <__sflush_r+0x1c>
 8011198:	6a21      	ldr	r1, [r4, #32]
 801119a:	2301      	movs	r3, #1
 801119c:	4628      	mov	r0, r5
 801119e:	47b0      	blx	r6
 80111a0:	1c41      	adds	r1, r0, #1
 80111a2:	d1c7      	bne.n	8011134 <__sflush_r+0x34>
 80111a4:	682b      	ldr	r3, [r5, #0]
 80111a6:	2b00      	cmp	r3, #0
 80111a8:	d0c4      	beq.n	8011134 <__sflush_r+0x34>
 80111aa:	2b1d      	cmp	r3, #29
 80111ac:	d001      	beq.n	80111b2 <__sflush_r+0xb2>
 80111ae:	2b16      	cmp	r3, #22
 80111b0:	d101      	bne.n	80111b6 <__sflush_r+0xb6>
 80111b2:	602f      	str	r7, [r5, #0]
 80111b4:	e7b1      	b.n	801111a <__sflush_r+0x1a>
 80111b6:	89a3      	ldrh	r3, [r4, #12]
 80111b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80111bc:	81a3      	strh	r3, [r4, #12]
 80111be:	e7ad      	b.n	801111c <__sflush_r+0x1c>
 80111c0:	690f      	ldr	r7, [r1, #16]
 80111c2:	2f00      	cmp	r7, #0
 80111c4:	d0a9      	beq.n	801111a <__sflush_r+0x1a>
 80111c6:	0793      	lsls	r3, r2, #30
 80111c8:	680e      	ldr	r6, [r1, #0]
 80111ca:	bf08      	it	eq
 80111cc:	694b      	ldreq	r3, [r1, #20]
 80111ce:	600f      	str	r7, [r1, #0]
 80111d0:	bf18      	it	ne
 80111d2:	2300      	movne	r3, #0
 80111d4:	eba6 0807 	sub.w	r8, r6, r7
 80111d8:	608b      	str	r3, [r1, #8]
 80111da:	f1b8 0f00 	cmp.w	r8, #0
 80111de:	dd9c      	ble.n	801111a <__sflush_r+0x1a>
 80111e0:	6a21      	ldr	r1, [r4, #32]
 80111e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80111e4:	4643      	mov	r3, r8
 80111e6:	463a      	mov	r2, r7
 80111e8:	4628      	mov	r0, r5
 80111ea:	47b0      	blx	r6
 80111ec:	2800      	cmp	r0, #0
 80111ee:	dc06      	bgt.n	80111fe <__sflush_r+0xfe>
 80111f0:	89a3      	ldrh	r3, [r4, #12]
 80111f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80111f6:	81a3      	strh	r3, [r4, #12]
 80111f8:	f04f 30ff 	mov.w	r0, #4294967295
 80111fc:	e78e      	b.n	801111c <__sflush_r+0x1c>
 80111fe:	4407      	add	r7, r0
 8011200:	eba8 0800 	sub.w	r8, r8, r0
 8011204:	e7e9      	b.n	80111da <__sflush_r+0xda>
 8011206:	bf00      	nop
 8011208:	20400001 	.word	0x20400001

0801120c <_fflush_r>:
 801120c:	b538      	push	{r3, r4, r5, lr}
 801120e:	690b      	ldr	r3, [r1, #16]
 8011210:	4605      	mov	r5, r0
 8011212:	460c      	mov	r4, r1
 8011214:	b913      	cbnz	r3, 801121c <_fflush_r+0x10>
 8011216:	2500      	movs	r5, #0
 8011218:	4628      	mov	r0, r5
 801121a:	bd38      	pop	{r3, r4, r5, pc}
 801121c:	b118      	cbz	r0, 8011226 <_fflush_r+0x1a>
 801121e:	6983      	ldr	r3, [r0, #24]
 8011220:	b90b      	cbnz	r3, 8011226 <_fflush_r+0x1a>
 8011222:	f000 f887 	bl	8011334 <__sinit>
 8011226:	4b14      	ldr	r3, [pc, #80]	; (8011278 <_fflush_r+0x6c>)
 8011228:	429c      	cmp	r4, r3
 801122a:	d11b      	bne.n	8011264 <_fflush_r+0x58>
 801122c:	686c      	ldr	r4, [r5, #4]
 801122e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011232:	2b00      	cmp	r3, #0
 8011234:	d0ef      	beq.n	8011216 <_fflush_r+0xa>
 8011236:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011238:	07d0      	lsls	r0, r2, #31
 801123a:	d404      	bmi.n	8011246 <_fflush_r+0x3a>
 801123c:	0599      	lsls	r1, r3, #22
 801123e:	d402      	bmi.n	8011246 <_fflush_r+0x3a>
 8011240:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011242:	f000 f915 	bl	8011470 <__retarget_lock_acquire_recursive>
 8011246:	4628      	mov	r0, r5
 8011248:	4621      	mov	r1, r4
 801124a:	f7ff ff59 	bl	8011100 <__sflush_r>
 801124e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011250:	07da      	lsls	r2, r3, #31
 8011252:	4605      	mov	r5, r0
 8011254:	d4e0      	bmi.n	8011218 <_fflush_r+0xc>
 8011256:	89a3      	ldrh	r3, [r4, #12]
 8011258:	059b      	lsls	r3, r3, #22
 801125a:	d4dd      	bmi.n	8011218 <_fflush_r+0xc>
 801125c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801125e:	f000 f908 	bl	8011472 <__retarget_lock_release_recursive>
 8011262:	e7d9      	b.n	8011218 <_fflush_r+0xc>
 8011264:	4b05      	ldr	r3, [pc, #20]	; (801127c <_fflush_r+0x70>)
 8011266:	429c      	cmp	r4, r3
 8011268:	d101      	bne.n	801126e <_fflush_r+0x62>
 801126a:	68ac      	ldr	r4, [r5, #8]
 801126c:	e7df      	b.n	801122e <_fflush_r+0x22>
 801126e:	4b04      	ldr	r3, [pc, #16]	; (8011280 <_fflush_r+0x74>)
 8011270:	429c      	cmp	r4, r3
 8011272:	bf08      	it	eq
 8011274:	68ec      	ldreq	r4, [r5, #12]
 8011276:	e7da      	b.n	801122e <_fflush_r+0x22>
 8011278:	08021e5c 	.word	0x08021e5c
 801127c:	08021e7c 	.word	0x08021e7c
 8011280:	08021e3c 	.word	0x08021e3c

08011284 <std>:
 8011284:	2300      	movs	r3, #0
 8011286:	b510      	push	{r4, lr}
 8011288:	4604      	mov	r4, r0
 801128a:	e9c0 3300 	strd	r3, r3, [r0]
 801128e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011292:	6083      	str	r3, [r0, #8]
 8011294:	8181      	strh	r1, [r0, #12]
 8011296:	6643      	str	r3, [r0, #100]	; 0x64
 8011298:	81c2      	strh	r2, [r0, #14]
 801129a:	6183      	str	r3, [r0, #24]
 801129c:	4619      	mov	r1, r3
 801129e:	2208      	movs	r2, #8
 80112a0:	305c      	adds	r0, #92	; 0x5c
 80112a2:	f7fb fd9b 	bl	800cddc <memset>
 80112a6:	4b05      	ldr	r3, [pc, #20]	; (80112bc <std+0x38>)
 80112a8:	6263      	str	r3, [r4, #36]	; 0x24
 80112aa:	4b05      	ldr	r3, [pc, #20]	; (80112c0 <std+0x3c>)
 80112ac:	62a3      	str	r3, [r4, #40]	; 0x28
 80112ae:	4b05      	ldr	r3, [pc, #20]	; (80112c4 <std+0x40>)
 80112b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80112b2:	4b05      	ldr	r3, [pc, #20]	; (80112c8 <std+0x44>)
 80112b4:	6224      	str	r4, [r4, #32]
 80112b6:	6323      	str	r3, [r4, #48]	; 0x30
 80112b8:	bd10      	pop	{r4, pc}
 80112ba:	bf00      	nop
 80112bc:	080115d9 	.word	0x080115d9
 80112c0:	080115fb 	.word	0x080115fb
 80112c4:	08011633 	.word	0x08011633
 80112c8:	08011657 	.word	0x08011657

080112cc <_cleanup_r>:
 80112cc:	4901      	ldr	r1, [pc, #4]	; (80112d4 <_cleanup_r+0x8>)
 80112ce:	f000 b8af 	b.w	8011430 <_fwalk_reent>
 80112d2:	bf00      	nop
 80112d4:	0801120d 	.word	0x0801120d

080112d8 <__sfmoreglue>:
 80112d8:	b570      	push	{r4, r5, r6, lr}
 80112da:	2268      	movs	r2, #104	; 0x68
 80112dc:	1e4d      	subs	r5, r1, #1
 80112de:	4355      	muls	r5, r2
 80112e0:	460e      	mov	r6, r1
 80112e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80112e6:	f7ff fa5b 	bl	80107a0 <_malloc_r>
 80112ea:	4604      	mov	r4, r0
 80112ec:	b140      	cbz	r0, 8011300 <__sfmoreglue+0x28>
 80112ee:	2100      	movs	r1, #0
 80112f0:	e9c0 1600 	strd	r1, r6, [r0]
 80112f4:	300c      	adds	r0, #12
 80112f6:	60a0      	str	r0, [r4, #8]
 80112f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80112fc:	f7fb fd6e 	bl	800cddc <memset>
 8011300:	4620      	mov	r0, r4
 8011302:	bd70      	pop	{r4, r5, r6, pc}

08011304 <__sfp_lock_acquire>:
 8011304:	4801      	ldr	r0, [pc, #4]	; (801130c <__sfp_lock_acquire+0x8>)
 8011306:	f000 b8b3 	b.w	8011470 <__retarget_lock_acquire_recursive>
 801130a:	bf00      	nop
 801130c:	20001491 	.word	0x20001491

08011310 <__sfp_lock_release>:
 8011310:	4801      	ldr	r0, [pc, #4]	; (8011318 <__sfp_lock_release+0x8>)
 8011312:	f000 b8ae 	b.w	8011472 <__retarget_lock_release_recursive>
 8011316:	bf00      	nop
 8011318:	20001491 	.word	0x20001491

0801131c <__sinit_lock_acquire>:
 801131c:	4801      	ldr	r0, [pc, #4]	; (8011324 <__sinit_lock_acquire+0x8>)
 801131e:	f000 b8a7 	b.w	8011470 <__retarget_lock_acquire_recursive>
 8011322:	bf00      	nop
 8011324:	20001492 	.word	0x20001492

08011328 <__sinit_lock_release>:
 8011328:	4801      	ldr	r0, [pc, #4]	; (8011330 <__sinit_lock_release+0x8>)
 801132a:	f000 b8a2 	b.w	8011472 <__retarget_lock_release_recursive>
 801132e:	bf00      	nop
 8011330:	20001492 	.word	0x20001492

08011334 <__sinit>:
 8011334:	b510      	push	{r4, lr}
 8011336:	4604      	mov	r4, r0
 8011338:	f7ff fff0 	bl	801131c <__sinit_lock_acquire>
 801133c:	69a3      	ldr	r3, [r4, #24]
 801133e:	b11b      	cbz	r3, 8011348 <__sinit+0x14>
 8011340:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011344:	f7ff bff0 	b.w	8011328 <__sinit_lock_release>
 8011348:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801134c:	6523      	str	r3, [r4, #80]	; 0x50
 801134e:	4b13      	ldr	r3, [pc, #76]	; (801139c <__sinit+0x68>)
 8011350:	4a13      	ldr	r2, [pc, #76]	; (80113a0 <__sinit+0x6c>)
 8011352:	681b      	ldr	r3, [r3, #0]
 8011354:	62a2      	str	r2, [r4, #40]	; 0x28
 8011356:	42a3      	cmp	r3, r4
 8011358:	bf04      	itt	eq
 801135a:	2301      	moveq	r3, #1
 801135c:	61a3      	streq	r3, [r4, #24]
 801135e:	4620      	mov	r0, r4
 8011360:	f000 f820 	bl	80113a4 <__sfp>
 8011364:	6060      	str	r0, [r4, #4]
 8011366:	4620      	mov	r0, r4
 8011368:	f000 f81c 	bl	80113a4 <__sfp>
 801136c:	60a0      	str	r0, [r4, #8]
 801136e:	4620      	mov	r0, r4
 8011370:	f000 f818 	bl	80113a4 <__sfp>
 8011374:	2200      	movs	r2, #0
 8011376:	60e0      	str	r0, [r4, #12]
 8011378:	2104      	movs	r1, #4
 801137a:	6860      	ldr	r0, [r4, #4]
 801137c:	f7ff ff82 	bl	8011284 <std>
 8011380:	68a0      	ldr	r0, [r4, #8]
 8011382:	2201      	movs	r2, #1
 8011384:	2109      	movs	r1, #9
 8011386:	f7ff ff7d 	bl	8011284 <std>
 801138a:	68e0      	ldr	r0, [r4, #12]
 801138c:	2202      	movs	r2, #2
 801138e:	2112      	movs	r1, #18
 8011390:	f7ff ff78 	bl	8011284 <std>
 8011394:	2301      	movs	r3, #1
 8011396:	61a3      	str	r3, [r4, #24]
 8011398:	e7d2      	b.n	8011340 <__sinit+0xc>
 801139a:	bf00      	nop
 801139c:	080219f8 	.word	0x080219f8
 80113a0:	080112cd 	.word	0x080112cd

080113a4 <__sfp>:
 80113a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80113a6:	4607      	mov	r7, r0
 80113a8:	f7ff ffac 	bl	8011304 <__sfp_lock_acquire>
 80113ac:	4b1e      	ldr	r3, [pc, #120]	; (8011428 <__sfp+0x84>)
 80113ae:	681e      	ldr	r6, [r3, #0]
 80113b0:	69b3      	ldr	r3, [r6, #24]
 80113b2:	b913      	cbnz	r3, 80113ba <__sfp+0x16>
 80113b4:	4630      	mov	r0, r6
 80113b6:	f7ff ffbd 	bl	8011334 <__sinit>
 80113ba:	3648      	adds	r6, #72	; 0x48
 80113bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80113c0:	3b01      	subs	r3, #1
 80113c2:	d503      	bpl.n	80113cc <__sfp+0x28>
 80113c4:	6833      	ldr	r3, [r6, #0]
 80113c6:	b30b      	cbz	r3, 801140c <__sfp+0x68>
 80113c8:	6836      	ldr	r6, [r6, #0]
 80113ca:	e7f7      	b.n	80113bc <__sfp+0x18>
 80113cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80113d0:	b9d5      	cbnz	r5, 8011408 <__sfp+0x64>
 80113d2:	4b16      	ldr	r3, [pc, #88]	; (801142c <__sfp+0x88>)
 80113d4:	60e3      	str	r3, [r4, #12]
 80113d6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80113da:	6665      	str	r5, [r4, #100]	; 0x64
 80113dc:	f000 f847 	bl	801146e <__retarget_lock_init_recursive>
 80113e0:	f7ff ff96 	bl	8011310 <__sfp_lock_release>
 80113e4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80113e8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80113ec:	6025      	str	r5, [r4, #0]
 80113ee:	61a5      	str	r5, [r4, #24]
 80113f0:	2208      	movs	r2, #8
 80113f2:	4629      	mov	r1, r5
 80113f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80113f8:	f7fb fcf0 	bl	800cddc <memset>
 80113fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011400:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011404:	4620      	mov	r0, r4
 8011406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011408:	3468      	adds	r4, #104	; 0x68
 801140a:	e7d9      	b.n	80113c0 <__sfp+0x1c>
 801140c:	2104      	movs	r1, #4
 801140e:	4638      	mov	r0, r7
 8011410:	f7ff ff62 	bl	80112d8 <__sfmoreglue>
 8011414:	4604      	mov	r4, r0
 8011416:	6030      	str	r0, [r6, #0]
 8011418:	2800      	cmp	r0, #0
 801141a:	d1d5      	bne.n	80113c8 <__sfp+0x24>
 801141c:	f7ff ff78 	bl	8011310 <__sfp_lock_release>
 8011420:	230c      	movs	r3, #12
 8011422:	603b      	str	r3, [r7, #0]
 8011424:	e7ee      	b.n	8011404 <__sfp+0x60>
 8011426:	bf00      	nop
 8011428:	080219f8 	.word	0x080219f8
 801142c:	ffff0001 	.word	0xffff0001

08011430 <_fwalk_reent>:
 8011430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011434:	4606      	mov	r6, r0
 8011436:	4688      	mov	r8, r1
 8011438:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801143c:	2700      	movs	r7, #0
 801143e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011442:	f1b9 0901 	subs.w	r9, r9, #1
 8011446:	d505      	bpl.n	8011454 <_fwalk_reent+0x24>
 8011448:	6824      	ldr	r4, [r4, #0]
 801144a:	2c00      	cmp	r4, #0
 801144c:	d1f7      	bne.n	801143e <_fwalk_reent+0xe>
 801144e:	4638      	mov	r0, r7
 8011450:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011454:	89ab      	ldrh	r3, [r5, #12]
 8011456:	2b01      	cmp	r3, #1
 8011458:	d907      	bls.n	801146a <_fwalk_reent+0x3a>
 801145a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801145e:	3301      	adds	r3, #1
 8011460:	d003      	beq.n	801146a <_fwalk_reent+0x3a>
 8011462:	4629      	mov	r1, r5
 8011464:	4630      	mov	r0, r6
 8011466:	47c0      	blx	r8
 8011468:	4307      	orrs	r7, r0
 801146a:	3568      	adds	r5, #104	; 0x68
 801146c:	e7e9      	b.n	8011442 <_fwalk_reent+0x12>

0801146e <__retarget_lock_init_recursive>:
 801146e:	4770      	bx	lr

08011470 <__retarget_lock_acquire_recursive>:
 8011470:	4770      	bx	lr

08011472 <__retarget_lock_release_recursive>:
 8011472:	4770      	bx	lr

08011474 <__swhatbuf_r>:
 8011474:	b570      	push	{r4, r5, r6, lr}
 8011476:	460e      	mov	r6, r1
 8011478:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801147c:	2900      	cmp	r1, #0
 801147e:	b096      	sub	sp, #88	; 0x58
 8011480:	4614      	mov	r4, r2
 8011482:	461d      	mov	r5, r3
 8011484:	da08      	bge.n	8011498 <__swhatbuf_r+0x24>
 8011486:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801148a:	2200      	movs	r2, #0
 801148c:	602a      	str	r2, [r5, #0]
 801148e:	061a      	lsls	r2, r3, #24
 8011490:	d410      	bmi.n	80114b4 <__swhatbuf_r+0x40>
 8011492:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011496:	e00e      	b.n	80114b6 <__swhatbuf_r+0x42>
 8011498:	466a      	mov	r2, sp
 801149a:	f000 f903 	bl	80116a4 <_fstat_r>
 801149e:	2800      	cmp	r0, #0
 80114a0:	dbf1      	blt.n	8011486 <__swhatbuf_r+0x12>
 80114a2:	9a01      	ldr	r2, [sp, #4]
 80114a4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80114a8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80114ac:	425a      	negs	r2, r3
 80114ae:	415a      	adcs	r2, r3
 80114b0:	602a      	str	r2, [r5, #0]
 80114b2:	e7ee      	b.n	8011492 <__swhatbuf_r+0x1e>
 80114b4:	2340      	movs	r3, #64	; 0x40
 80114b6:	2000      	movs	r0, #0
 80114b8:	6023      	str	r3, [r4, #0]
 80114ba:	b016      	add	sp, #88	; 0x58
 80114bc:	bd70      	pop	{r4, r5, r6, pc}
	...

080114c0 <__smakebuf_r>:
 80114c0:	898b      	ldrh	r3, [r1, #12]
 80114c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80114c4:	079d      	lsls	r5, r3, #30
 80114c6:	4606      	mov	r6, r0
 80114c8:	460c      	mov	r4, r1
 80114ca:	d507      	bpl.n	80114dc <__smakebuf_r+0x1c>
 80114cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80114d0:	6023      	str	r3, [r4, #0]
 80114d2:	6123      	str	r3, [r4, #16]
 80114d4:	2301      	movs	r3, #1
 80114d6:	6163      	str	r3, [r4, #20]
 80114d8:	b002      	add	sp, #8
 80114da:	bd70      	pop	{r4, r5, r6, pc}
 80114dc:	ab01      	add	r3, sp, #4
 80114de:	466a      	mov	r2, sp
 80114e0:	f7ff ffc8 	bl	8011474 <__swhatbuf_r>
 80114e4:	9900      	ldr	r1, [sp, #0]
 80114e6:	4605      	mov	r5, r0
 80114e8:	4630      	mov	r0, r6
 80114ea:	f7ff f959 	bl	80107a0 <_malloc_r>
 80114ee:	b948      	cbnz	r0, 8011504 <__smakebuf_r+0x44>
 80114f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80114f4:	059a      	lsls	r2, r3, #22
 80114f6:	d4ef      	bmi.n	80114d8 <__smakebuf_r+0x18>
 80114f8:	f023 0303 	bic.w	r3, r3, #3
 80114fc:	f043 0302 	orr.w	r3, r3, #2
 8011500:	81a3      	strh	r3, [r4, #12]
 8011502:	e7e3      	b.n	80114cc <__smakebuf_r+0xc>
 8011504:	4b0d      	ldr	r3, [pc, #52]	; (801153c <__smakebuf_r+0x7c>)
 8011506:	62b3      	str	r3, [r6, #40]	; 0x28
 8011508:	89a3      	ldrh	r3, [r4, #12]
 801150a:	6020      	str	r0, [r4, #0]
 801150c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011510:	81a3      	strh	r3, [r4, #12]
 8011512:	9b00      	ldr	r3, [sp, #0]
 8011514:	6163      	str	r3, [r4, #20]
 8011516:	9b01      	ldr	r3, [sp, #4]
 8011518:	6120      	str	r0, [r4, #16]
 801151a:	b15b      	cbz	r3, 8011534 <__smakebuf_r+0x74>
 801151c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011520:	4630      	mov	r0, r6
 8011522:	f000 f8d1 	bl	80116c8 <_isatty_r>
 8011526:	b128      	cbz	r0, 8011534 <__smakebuf_r+0x74>
 8011528:	89a3      	ldrh	r3, [r4, #12]
 801152a:	f023 0303 	bic.w	r3, r3, #3
 801152e:	f043 0301 	orr.w	r3, r3, #1
 8011532:	81a3      	strh	r3, [r4, #12]
 8011534:	89a0      	ldrh	r0, [r4, #12]
 8011536:	4305      	orrs	r5, r0
 8011538:	81a5      	strh	r5, [r4, #12]
 801153a:	e7cd      	b.n	80114d8 <__smakebuf_r+0x18>
 801153c:	080112cd 	.word	0x080112cd

08011540 <_malloc_usable_size_r>:
 8011540:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011544:	1f18      	subs	r0, r3, #4
 8011546:	2b00      	cmp	r3, #0
 8011548:	bfbc      	itt	lt
 801154a:	580b      	ldrlt	r3, [r1, r0]
 801154c:	18c0      	addlt	r0, r0, r3
 801154e:	4770      	bx	lr

08011550 <_raise_r>:
 8011550:	291f      	cmp	r1, #31
 8011552:	b538      	push	{r3, r4, r5, lr}
 8011554:	4604      	mov	r4, r0
 8011556:	460d      	mov	r5, r1
 8011558:	d904      	bls.n	8011564 <_raise_r+0x14>
 801155a:	2316      	movs	r3, #22
 801155c:	6003      	str	r3, [r0, #0]
 801155e:	f04f 30ff 	mov.w	r0, #4294967295
 8011562:	bd38      	pop	{r3, r4, r5, pc}
 8011564:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8011566:	b112      	cbz	r2, 801156e <_raise_r+0x1e>
 8011568:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801156c:	b94b      	cbnz	r3, 8011582 <_raise_r+0x32>
 801156e:	4620      	mov	r0, r4
 8011570:	f000 f830 	bl	80115d4 <_getpid_r>
 8011574:	462a      	mov	r2, r5
 8011576:	4601      	mov	r1, r0
 8011578:	4620      	mov	r0, r4
 801157a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801157e:	f000 b817 	b.w	80115b0 <_kill_r>
 8011582:	2b01      	cmp	r3, #1
 8011584:	d00a      	beq.n	801159c <_raise_r+0x4c>
 8011586:	1c59      	adds	r1, r3, #1
 8011588:	d103      	bne.n	8011592 <_raise_r+0x42>
 801158a:	2316      	movs	r3, #22
 801158c:	6003      	str	r3, [r0, #0]
 801158e:	2001      	movs	r0, #1
 8011590:	e7e7      	b.n	8011562 <_raise_r+0x12>
 8011592:	2400      	movs	r4, #0
 8011594:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011598:	4628      	mov	r0, r5
 801159a:	4798      	blx	r3
 801159c:	2000      	movs	r0, #0
 801159e:	e7e0      	b.n	8011562 <_raise_r+0x12>

080115a0 <raise>:
 80115a0:	4b02      	ldr	r3, [pc, #8]	; (80115ac <raise+0xc>)
 80115a2:	4601      	mov	r1, r0
 80115a4:	6818      	ldr	r0, [r3, #0]
 80115a6:	f7ff bfd3 	b.w	8011550 <_raise_r>
 80115aa:	bf00      	nop
 80115ac:	2000007c 	.word	0x2000007c

080115b0 <_kill_r>:
 80115b0:	b538      	push	{r3, r4, r5, lr}
 80115b2:	4d07      	ldr	r5, [pc, #28]	; (80115d0 <_kill_r+0x20>)
 80115b4:	2300      	movs	r3, #0
 80115b6:	4604      	mov	r4, r0
 80115b8:	4608      	mov	r0, r1
 80115ba:	4611      	mov	r1, r2
 80115bc:	602b      	str	r3, [r5, #0]
 80115be:	f7f4 fb6f 	bl	8005ca0 <_kill>
 80115c2:	1c43      	adds	r3, r0, #1
 80115c4:	d102      	bne.n	80115cc <_kill_r+0x1c>
 80115c6:	682b      	ldr	r3, [r5, #0]
 80115c8:	b103      	cbz	r3, 80115cc <_kill_r+0x1c>
 80115ca:	6023      	str	r3, [r4, #0]
 80115cc:	bd38      	pop	{r3, r4, r5, pc}
 80115ce:	bf00      	nop
 80115d0:	2000148c 	.word	0x2000148c

080115d4 <_getpid_r>:
 80115d4:	f7f4 bb5c 	b.w	8005c90 <_getpid>

080115d8 <__sread>:
 80115d8:	b510      	push	{r4, lr}
 80115da:	460c      	mov	r4, r1
 80115dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80115e0:	f000 f894 	bl	801170c <_read_r>
 80115e4:	2800      	cmp	r0, #0
 80115e6:	bfab      	itete	ge
 80115e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80115ea:	89a3      	ldrhlt	r3, [r4, #12]
 80115ec:	181b      	addge	r3, r3, r0
 80115ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80115f2:	bfac      	ite	ge
 80115f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80115f6:	81a3      	strhlt	r3, [r4, #12]
 80115f8:	bd10      	pop	{r4, pc}

080115fa <__swrite>:
 80115fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80115fe:	461f      	mov	r7, r3
 8011600:	898b      	ldrh	r3, [r1, #12]
 8011602:	05db      	lsls	r3, r3, #23
 8011604:	4605      	mov	r5, r0
 8011606:	460c      	mov	r4, r1
 8011608:	4616      	mov	r6, r2
 801160a:	d505      	bpl.n	8011618 <__swrite+0x1e>
 801160c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011610:	2302      	movs	r3, #2
 8011612:	2200      	movs	r2, #0
 8011614:	f000 f868 	bl	80116e8 <_lseek_r>
 8011618:	89a3      	ldrh	r3, [r4, #12]
 801161a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801161e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011622:	81a3      	strh	r3, [r4, #12]
 8011624:	4632      	mov	r2, r6
 8011626:	463b      	mov	r3, r7
 8011628:	4628      	mov	r0, r5
 801162a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801162e:	f000 b817 	b.w	8011660 <_write_r>

08011632 <__sseek>:
 8011632:	b510      	push	{r4, lr}
 8011634:	460c      	mov	r4, r1
 8011636:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801163a:	f000 f855 	bl	80116e8 <_lseek_r>
 801163e:	1c43      	adds	r3, r0, #1
 8011640:	89a3      	ldrh	r3, [r4, #12]
 8011642:	bf15      	itete	ne
 8011644:	6560      	strne	r0, [r4, #84]	; 0x54
 8011646:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801164a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801164e:	81a3      	strheq	r3, [r4, #12]
 8011650:	bf18      	it	ne
 8011652:	81a3      	strhne	r3, [r4, #12]
 8011654:	bd10      	pop	{r4, pc}

08011656 <__sclose>:
 8011656:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801165a:	f000 b813 	b.w	8011684 <_close_r>
	...

08011660 <_write_r>:
 8011660:	b538      	push	{r3, r4, r5, lr}
 8011662:	4d07      	ldr	r5, [pc, #28]	; (8011680 <_write_r+0x20>)
 8011664:	4604      	mov	r4, r0
 8011666:	4608      	mov	r0, r1
 8011668:	4611      	mov	r1, r2
 801166a:	2200      	movs	r2, #0
 801166c:	602a      	str	r2, [r5, #0]
 801166e:	461a      	mov	r2, r3
 8011670:	f7f4 fb4d 	bl	8005d0e <_write>
 8011674:	1c43      	adds	r3, r0, #1
 8011676:	d102      	bne.n	801167e <_write_r+0x1e>
 8011678:	682b      	ldr	r3, [r5, #0]
 801167a:	b103      	cbz	r3, 801167e <_write_r+0x1e>
 801167c:	6023      	str	r3, [r4, #0]
 801167e:	bd38      	pop	{r3, r4, r5, pc}
 8011680:	2000148c 	.word	0x2000148c

08011684 <_close_r>:
 8011684:	b538      	push	{r3, r4, r5, lr}
 8011686:	4d06      	ldr	r5, [pc, #24]	; (80116a0 <_close_r+0x1c>)
 8011688:	2300      	movs	r3, #0
 801168a:	4604      	mov	r4, r0
 801168c:	4608      	mov	r0, r1
 801168e:	602b      	str	r3, [r5, #0]
 8011690:	f7f4 fb59 	bl	8005d46 <_close>
 8011694:	1c43      	adds	r3, r0, #1
 8011696:	d102      	bne.n	801169e <_close_r+0x1a>
 8011698:	682b      	ldr	r3, [r5, #0]
 801169a:	b103      	cbz	r3, 801169e <_close_r+0x1a>
 801169c:	6023      	str	r3, [r4, #0]
 801169e:	bd38      	pop	{r3, r4, r5, pc}
 80116a0:	2000148c 	.word	0x2000148c

080116a4 <_fstat_r>:
 80116a4:	b538      	push	{r3, r4, r5, lr}
 80116a6:	4d07      	ldr	r5, [pc, #28]	; (80116c4 <_fstat_r+0x20>)
 80116a8:	2300      	movs	r3, #0
 80116aa:	4604      	mov	r4, r0
 80116ac:	4608      	mov	r0, r1
 80116ae:	4611      	mov	r1, r2
 80116b0:	602b      	str	r3, [r5, #0]
 80116b2:	f7f4 fb54 	bl	8005d5e <_fstat>
 80116b6:	1c43      	adds	r3, r0, #1
 80116b8:	d102      	bne.n	80116c0 <_fstat_r+0x1c>
 80116ba:	682b      	ldr	r3, [r5, #0]
 80116bc:	b103      	cbz	r3, 80116c0 <_fstat_r+0x1c>
 80116be:	6023      	str	r3, [r4, #0]
 80116c0:	bd38      	pop	{r3, r4, r5, pc}
 80116c2:	bf00      	nop
 80116c4:	2000148c 	.word	0x2000148c

080116c8 <_isatty_r>:
 80116c8:	b538      	push	{r3, r4, r5, lr}
 80116ca:	4d06      	ldr	r5, [pc, #24]	; (80116e4 <_isatty_r+0x1c>)
 80116cc:	2300      	movs	r3, #0
 80116ce:	4604      	mov	r4, r0
 80116d0:	4608      	mov	r0, r1
 80116d2:	602b      	str	r3, [r5, #0]
 80116d4:	f7f4 fb53 	bl	8005d7e <_isatty>
 80116d8:	1c43      	adds	r3, r0, #1
 80116da:	d102      	bne.n	80116e2 <_isatty_r+0x1a>
 80116dc:	682b      	ldr	r3, [r5, #0]
 80116de:	b103      	cbz	r3, 80116e2 <_isatty_r+0x1a>
 80116e0:	6023      	str	r3, [r4, #0]
 80116e2:	bd38      	pop	{r3, r4, r5, pc}
 80116e4:	2000148c 	.word	0x2000148c

080116e8 <_lseek_r>:
 80116e8:	b538      	push	{r3, r4, r5, lr}
 80116ea:	4d07      	ldr	r5, [pc, #28]	; (8011708 <_lseek_r+0x20>)
 80116ec:	4604      	mov	r4, r0
 80116ee:	4608      	mov	r0, r1
 80116f0:	4611      	mov	r1, r2
 80116f2:	2200      	movs	r2, #0
 80116f4:	602a      	str	r2, [r5, #0]
 80116f6:	461a      	mov	r2, r3
 80116f8:	f7f4 fb4c 	bl	8005d94 <_lseek>
 80116fc:	1c43      	adds	r3, r0, #1
 80116fe:	d102      	bne.n	8011706 <_lseek_r+0x1e>
 8011700:	682b      	ldr	r3, [r5, #0]
 8011702:	b103      	cbz	r3, 8011706 <_lseek_r+0x1e>
 8011704:	6023      	str	r3, [r4, #0]
 8011706:	bd38      	pop	{r3, r4, r5, pc}
 8011708:	2000148c 	.word	0x2000148c

0801170c <_read_r>:
 801170c:	b538      	push	{r3, r4, r5, lr}
 801170e:	4d07      	ldr	r5, [pc, #28]	; (801172c <_read_r+0x20>)
 8011710:	4604      	mov	r4, r0
 8011712:	4608      	mov	r0, r1
 8011714:	4611      	mov	r1, r2
 8011716:	2200      	movs	r2, #0
 8011718:	602a      	str	r2, [r5, #0]
 801171a:	461a      	mov	r2, r3
 801171c:	f7f4 fada 	bl	8005cd4 <_read>
 8011720:	1c43      	adds	r3, r0, #1
 8011722:	d102      	bne.n	801172a <_read_r+0x1e>
 8011724:	682b      	ldr	r3, [r5, #0]
 8011726:	b103      	cbz	r3, 801172a <_read_r+0x1e>
 8011728:	6023      	str	r3, [r4, #0]
 801172a:	bd38      	pop	{r3, r4, r5, pc}
 801172c:	2000148c 	.word	0x2000148c

08011730 <floor>:
 8011730:	ec51 0b10 	vmov	r0, r1, d0
 8011734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011738:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801173c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8011740:	2e13      	cmp	r6, #19
 8011742:	ee10 5a10 	vmov	r5, s0
 8011746:	ee10 8a10 	vmov	r8, s0
 801174a:	460c      	mov	r4, r1
 801174c:	dc32      	bgt.n	80117b4 <floor+0x84>
 801174e:	2e00      	cmp	r6, #0
 8011750:	da14      	bge.n	801177c <floor+0x4c>
 8011752:	a333      	add	r3, pc, #204	; (adr r3, 8011820 <floor+0xf0>)
 8011754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011758:	f7ee fd98 	bl	800028c <__adddf3>
 801175c:	2200      	movs	r2, #0
 801175e:	2300      	movs	r3, #0
 8011760:	f7ef f9da 	bl	8000b18 <__aeabi_dcmpgt>
 8011764:	b138      	cbz	r0, 8011776 <floor+0x46>
 8011766:	2c00      	cmp	r4, #0
 8011768:	da57      	bge.n	801181a <floor+0xea>
 801176a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801176e:	431d      	orrs	r5, r3
 8011770:	d001      	beq.n	8011776 <floor+0x46>
 8011772:	4c2d      	ldr	r4, [pc, #180]	; (8011828 <floor+0xf8>)
 8011774:	2500      	movs	r5, #0
 8011776:	4621      	mov	r1, r4
 8011778:	4628      	mov	r0, r5
 801177a:	e025      	b.n	80117c8 <floor+0x98>
 801177c:	4f2b      	ldr	r7, [pc, #172]	; (801182c <floor+0xfc>)
 801177e:	4137      	asrs	r7, r6
 8011780:	ea01 0307 	and.w	r3, r1, r7
 8011784:	4303      	orrs	r3, r0
 8011786:	d01f      	beq.n	80117c8 <floor+0x98>
 8011788:	a325      	add	r3, pc, #148	; (adr r3, 8011820 <floor+0xf0>)
 801178a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801178e:	f7ee fd7d 	bl	800028c <__adddf3>
 8011792:	2200      	movs	r2, #0
 8011794:	2300      	movs	r3, #0
 8011796:	f7ef f9bf 	bl	8000b18 <__aeabi_dcmpgt>
 801179a:	2800      	cmp	r0, #0
 801179c:	d0eb      	beq.n	8011776 <floor+0x46>
 801179e:	2c00      	cmp	r4, #0
 80117a0:	bfbe      	ittt	lt
 80117a2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80117a6:	fa43 f606 	asrlt.w	r6, r3, r6
 80117aa:	19a4      	addlt	r4, r4, r6
 80117ac:	ea24 0407 	bic.w	r4, r4, r7
 80117b0:	2500      	movs	r5, #0
 80117b2:	e7e0      	b.n	8011776 <floor+0x46>
 80117b4:	2e33      	cmp	r6, #51	; 0x33
 80117b6:	dd0b      	ble.n	80117d0 <floor+0xa0>
 80117b8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80117bc:	d104      	bne.n	80117c8 <floor+0x98>
 80117be:	ee10 2a10 	vmov	r2, s0
 80117c2:	460b      	mov	r3, r1
 80117c4:	f7ee fd62 	bl	800028c <__adddf3>
 80117c8:	ec41 0b10 	vmov	d0, r0, r1
 80117cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80117d0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80117d4:	f04f 33ff 	mov.w	r3, #4294967295
 80117d8:	fa23 f707 	lsr.w	r7, r3, r7
 80117dc:	4207      	tst	r7, r0
 80117de:	d0f3      	beq.n	80117c8 <floor+0x98>
 80117e0:	a30f      	add	r3, pc, #60	; (adr r3, 8011820 <floor+0xf0>)
 80117e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117e6:	f7ee fd51 	bl	800028c <__adddf3>
 80117ea:	2200      	movs	r2, #0
 80117ec:	2300      	movs	r3, #0
 80117ee:	f7ef f993 	bl	8000b18 <__aeabi_dcmpgt>
 80117f2:	2800      	cmp	r0, #0
 80117f4:	d0bf      	beq.n	8011776 <floor+0x46>
 80117f6:	2c00      	cmp	r4, #0
 80117f8:	da02      	bge.n	8011800 <floor+0xd0>
 80117fa:	2e14      	cmp	r6, #20
 80117fc:	d103      	bne.n	8011806 <floor+0xd6>
 80117fe:	3401      	adds	r4, #1
 8011800:	ea25 0507 	bic.w	r5, r5, r7
 8011804:	e7b7      	b.n	8011776 <floor+0x46>
 8011806:	2301      	movs	r3, #1
 8011808:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801180c:	fa03 f606 	lsl.w	r6, r3, r6
 8011810:	4435      	add	r5, r6
 8011812:	4545      	cmp	r5, r8
 8011814:	bf38      	it	cc
 8011816:	18e4      	addcc	r4, r4, r3
 8011818:	e7f2      	b.n	8011800 <floor+0xd0>
 801181a:	2500      	movs	r5, #0
 801181c:	462c      	mov	r4, r5
 801181e:	e7aa      	b.n	8011776 <floor+0x46>
 8011820:	8800759c 	.word	0x8800759c
 8011824:	7e37e43c 	.word	0x7e37e43c
 8011828:	bff00000 	.word	0xbff00000
 801182c:	000fffff 	.word	0x000fffff

08011830 <sin>:
 8011830:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011832:	ec53 2b10 	vmov	r2, r3, d0
 8011836:	4828      	ldr	r0, [pc, #160]	; (80118d8 <sin+0xa8>)
 8011838:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801183c:	4281      	cmp	r1, r0
 801183e:	dc07      	bgt.n	8011850 <sin+0x20>
 8011840:	ed9f 1b23 	vldr	d1, [pc, #140]	; 80118d0 <sin+0xa0>
 8011844:	2000      	movs	r0, #0
 8011846:	b005      	add	sp, #20
 8011848:	f85d eb04 	ldr.w	lr, [sp], #4
 801184c:	f001 bcc0 	b.w	80131d0 <__kernel_sin>
 8011850:	4822      	ldr	r0, [pc, #136]	; (80118dc <sin+0xac>)
 8011852:	4281      	cmp	r1, r0
 8011854:	dd09      	ble.n	801186a <sin+0x3a>
 8011856:	ee10 0a10 	vmov	r0, s0
 801185a:	4619      	mov	r1, r3
 801185c:	f7ee fd14 	bl	8000288 <__aeabi_dsub>
 8011860:	ec41 0b10 	vmov	d0, r0, r1
 8011864:	b005      	add	sp, #20
 8011866:	f85d fb04 	ldr.w	pc, [sp], #4
 801186a:	4668      	mov	r0, sp
 801186c:	f000 fdd8 	bl	8012420 <__ieee754_rem_pio2>
 8011870:	f000 0003 	and.w	r0, r0, #3
 8011874:	2801      	cmp	r0, #1
 8011876:	d00c      	beq.n	8011892 <sin+0x62>
 8011878:	2802      	cmp	r0, #2
 801187a:	d011      	beq.n	80118a0 <sin+0x70>
 801187c:	b9f0      	cbnz	r0, 80118bc <sin+0x8c>
 801187e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011882:	ed9d 0b00 	vldr	d0, [sp]
 8011886:	2001      	movs	r0, #1
 8011888:	f001 fca2 	bl	80131d0 <__kernel_sin>
 801188c:	ec51 0b10 	vmov	r0, r1, d0
 8011890:	e7e6      	b.n	8011860 <sin+0x30>
 8011892:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011896:	ed9d 0b00 	vldr	d0, [sp]
 801189a:	f001 f881 	bl	80129a0 <__kernel_cos>
 801189e:	e7f5      	b.n	801188c <sin+0x5c>
 80118a0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80118a4:	ed9d 0b00 	vldr	d0, [sp]
 80118a8:	2001      	movs	r0, #1
 80118aa:	f001 fc91 	bl	80131d0 <__kernel_sin>
 80118ae:	ec53 2b10 	vmov	r2, r3, d0
 80118b2:	ee10 0a10 	vmov	r0, s0
 80118b6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80118ba:	e7d1      	b.n	8011860 <sin+0x30>
 80118bc:	ed9d 1b02 	vldr	d1, [sp, #8]
 80118c0:	ed9d 0b00 	vldr	d0, [sp]
 80118c4:	f001 f86c 	bl	80129a0 <__kernel_cos>
 80118c8:	e7f1      	b.n	80118ae <sin+0x7e>
 80118ca:	bf00      	nop
 80118cc:	f3af 8000 	nop.w
	...
 80118d8:	3fe921fb 	.word	0x3fe921fb
 80118dc:	7fefffff 	.word	0x7fefffff

080118e0 <pow>:
 80118e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80118e2:	ed2d 8b02 	vpush	{d8}
 80118e6:	eeb0 8a40 	vmov.f32	s16, s0
 80118ea:	eef0 8a60 	vmov.f32	s17, s1
 80118ee:	ec55 4b11 	vmov	r4, r5, d1
 80118f2:	f000 f865 	bl	80119c0 <__ieee754_pow>
 80118f6:	4622      	mov	r2, r4
 80118f8:	462b      	mov	r3, r5
 80118fa:	4620      	mov	r0, r4
 80118fc:	4629      	mov	r1, r5
 80118fe:	ec57 6b10 	vmov	r6, r7, d0
 8011902:	f7ef f913 	bl	8000b2c <__aeabi_dcmpun>
 8011906:	2800      	cmp	r0, #0
 8011908:	d13b      	bne.n	8011982 <pow+0xa2>
 801190a:	ec51 0b18 	vmov	r0, r1, d8
 801190e:	2200      	movs	r2, #0
 8011910:	2300      	movs	r3, #0
 8011912:	f7ef f8d9 	bl	8000ac8 <__aeabi_dcmpeq>
 8011916:	b1b8      	cbz	r0, 8011948 <pow+0x68>
 8011918:	2200      	movs	r2, #0
 801191a:	2300      	movs	r3, #0
 801191c:	4620      	mov	r0, r4
 801191e:	4629      	mov	r1, r5
 8011920:	f7ef f8d2 	bl	8000ac8 <__aeabi_dcmpeq>
 8011924:	2800      	cmp	r0, #0
 8011926:	d146      	bne.n	80119b6 <pow+0xd6>
 8011928:	ec45 4b10 	vmov	d0, r4, r5
 801192c:	f001 fd47 	bl	80133be <finite>
 8011930:	b338      	cbz	r0, 8011982 <pow+0xa2>
 8011932:	2200      	movs	r2, #0
 8011934:	2300      	movs	r3, #0
 8011936:	4620      	mov	r0, r4
 8011938:	4629      	mov	r1, r5
 801193a:	f7ef f8cf 	bl	8000adc <__aeabi_dcmplt>
 801193e:	b300      	cbz	r0, 8011982 <pow+0xa2>
 8011940:	f7fb fa04 	bl	800cd4c <__errno>
 8011944:	2322      	movs	r3, #34	; 0x22
 8011946:	e01b      	b.n	8011980 <pow+0xa0>
 8011948:	ec47 6b10 	vmov	d0, r6, r7
 801194c:	f001 fd37 	bl	80133be <finite>
 8011950:	b9e0      	cbnz	r0, 801198c <pow+0xac>
 8011952:	eeb0 0a48 	vmov.f32	s0, s16
 8011956:	eef0 0a68 	vmov.f32	s1, s17
 801195a:	f001 fd30 	bl	80133be <finite>
 801195e:	b1a8      	cbz	r0, 801198c <pow+0xac>
 8011960:	ec45 4b10 	vmov	d0, r4, r5
 8011964:	f001 fd2b 	bl	80133be <finite>
 8011968:	b180      	cbz	r0, 801198c <pow+0xac>
 801196a:	4632      	mov	r2, r6
 801196c:	463b      	mov	r3, r7
 801196e:	4630      	mov	r0, r6
 8011970:	4639      	mov	r1, r7
 8011972:	f7ef f8db 	bl	8000b2c <__aeabi_dcmpun>
 8011976:	2800      	cmp	r0, #0
 8011978:	d0e2      	beq.n	8011940 <pow+0x60>
 801197a:	f7fb f9e7 	bl	800cd4c <__errno>
 801197e:	2321      	movs	r3, #33	; 0x21
 8011980:	6003      	str	r3, [r0, #0]
 8011982:	ecbd 8b02 	vpop	{d8}
 8011986:	ec47 6b10 	vmov	d0, r6, r7
 801198a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801198c:	2200      	movs	r2, #0
 801198e:	2300      	movs	r3, #0
 8011990:	4630      	mov	r0, r6
 8011992:	4639      	mov	r1, r7
 8011994:	f7ef f898 	bl	8000ac8 <__aeabi_dcmpeq>
 8011998:	2800      	cmp	r0, #0
 801199a:	d0f2      	beq.n	8011982 <pow+0xa2>
 801199c:	eeb0 0a48 	vmov.f32	s0, s16
 80119a0:	eef0 0a68 	vmov.f32	s1, s17
 80119a4:	f001 fd0b 	bl	80133be <finite>
 80119a8:	2800      	cmp	r0, #0
 80119aa:	d0ea      	beq.n	8011982 <pow+0xa2>
 80119ac:	ec45 4b10 	vmov	d0, r4, r5
 80119b0:	f001 fd05 	bl	80133be <finite>
 80119b4:	e7c3      	b.n	801193e <pow+0x5e>
 80119b6:	4f01      	ldr	r7, [pc, #4]	; (80119bc <pow+0xdc>)
 80119b8:	2600      	movs	r6, #0
 80119ba:	e7e2      	b.n	8011982 <pow+0xa2>
 80119bc:	3ff00000 	.word	0x3ff00000

080119c0 <__ieee754_pow>:
 80119c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119c4:	ed2d 8b06 	vpush	{d8-d10}
 80119c8:	b089      	sub	sp, #36	; 0x24
 80119ca:	ed8d 1b00 	vstr	d1, [sp]
 80119ce:	e9dd 2900 	ldrd	r2, r9, [sp]
 80119d2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80119d6:	ea58 0102 	orrs.w	r1, r8, r2
 80119da:	ec57 6b10 	vmov	r6, r7, d0
 80119de:	d115      	bne.n	8011a0c <__ieee754_pow+0x4c>
 80119e0:	19b3      	adds	r3, r6, r6
 80119e2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 80119e6:	4152      	adcs	r2, r2
 80119e8:	4299      	cmp	r1, r3
 80119ea:	4b89      	ldr	r3, [pc, #548]	; (8011c10 <__ieee754_pow+0x250>)
 80119ec:	4193      	sbcs	r3, r2
 80119ee:	f080 84d2 	bcs.w	8012396 <__ieee754_pow+0x9d6>
 80119f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80119f6:	4630      	mov	r0, r6
 80119f8:	4639      	mov	r1, r7
 80119fa:	f7ee fc47 	bl	800028c <__adddf3>
 80119fe:	ec41 0b10 	vmov	d0, r0, r1
 8011a02:	b009      	add	sp, #36	; 0x24
 8011a04:	ecbd 8b06 	vpop	{d8-d10}
 8011a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a0c:	4b81      	ldr	r3, [pc, #516]	; (8011c14 <__ieee754_pow+0x254>)
 8011a0e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8011a12:	429c      	cmp	r4, r3
 8011a14:	ee10 aa10 	vmov	sl, s0
 8011a18:	463d      	mov	r5, r7
 8011a1a:	dc06      	bgt.n	8011a2a <__ieee754_pow+0x6a>
 8011a1c:	d101      	bne.n	8011a22 <__ieee754_pow+0x62>
 8011a1e:	2e00      	cmp	r6, #0
 8011a20:	d1e7      	bne.n	80119f2 <__ieee754_pow+0x32>
 8011a22:	4598      	cmp	r8, r3
 8011a24:	dc01      	bgt.n	8011a2a <__ieee754_pow+0x6a>
 8011a26:	d10f      	bne.n	8011a48 <__ieee754_pow+0x88>
 8011a28:	b172      	cbz	r2, 8011a48 <__ieee754_pow+0x88>
 8011a2a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8011a2e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8011a32:	ea55 050a 	orrs.w	r5, r5, sl
 8011a36:	d1dc      	bne.n	80119f2 <__ieee754_pow+0x32>
 8011a38:	e9dd 3200 	ldrd	r3, r2, [sp]
 8011a3c:	18db      	adds	r3, r3, r3
 8011a3e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8011a42:	4152      	adcs	r2, r2
 8011a44:	429d      	cmp	r5, r3
 8011a46:	e7d0      	b.n	80119ea <__ieee754_pow+0x2a>
 8011a48:	2d00      	cmp	r5, #0
 8011a4a:	da3b      	bge.n	8011ac4 <__ieee754_pow+0x104>
 8011a4c:	4b72      	ldr	r3, [pc, #456]	; (8011c18 <__ieee754_pow+0x258>)
 8011a4e:	4598      	cmp	r8, r3
 8011a50:	dc51      	bgt.n	8011af6 <__ieee754_pow+0x136>
 8011a52:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8011a56:	4598      	cmp	r8, r3
 8011a58:	f340 84ac 	ble.w	80123b4 <__ieee754_pow+0x9f4>
 8011a5c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8011a60:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011a64:	2b14      	cmp	r3, #20
 8011a66:	dd0f      	ble.n	8011a88 <__ieee754_pow+0xc8>
 8011a68:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8011a6c:	fa22 f103 	lsr.w	r1, r2, r3
 8011a70:	fa01 f303 	lsl.w	r3, r1, r3
 8011a74:	4293      	cmp	r3, r2
 8011a76:	f040 849d 	bne.w	80123b4 <__ieee754_pow+0x9f4>
 8011a7a:	f001 0101 	and.w	r1, r1, #1
 8011a7e:	f1c1 0302 	rsb	r3, r1, #2
 8011a82:	9304      	str	r3, [sp, #16]
 8011a84:	b182      	cbz	r2, 8011aa8 <__ieee754_pow+0xe8>
 8011a86:	e05f      	b.n	8011b48 <__ieee754_pow+0x188>
 8011a88:	2a00      	cmp	r2, #0
 8011a8a:	d15b      	bne.n	8011b44 <__ieee754_pow+0x184>
 8011a8c:	f1c3 0314 	rsb	r3, r3, #20
 8011a90:	fa48 f103 	asr.w	r1, r8, r3
 8011a94:	fa01 f303 	lsl.w	r3, r1, r3
 8011a98:	4543      	cmp	r3, r8
 8011a9a:	f040 8488 	bne.w	80123ae <__ieee754_pow+0x9ee>
 8011a9e:	f001 0101 	and.w	r1, r1, #1
 8011aa2:	f1c1 0302 	rsb	r3, r1, #2
 8011aa6:	9304      	str	r3, [sp, #16]
 8011aa8:	4b5c      	ldr	r3, [pc, #368]	; (8011c1c <__ieee754_pow+0x25c>)
 8011aaa:	4598      	cmp	r8, r3
 8011aac:	d132      	bne.n	8011b14 <__ieee754_pow+0x154>
 8011aae:	f1b9 0f00 	cmp.w	r9, #0
 8011ab2:	f280 8478 	bge.w	80123a6 <__ieee754_pow+0x9e6>
 8011ab6:	4959      	ldr	r1, [pc, #356]	; (8011c1c <__ieee754_pow+0x25c>)
 8011ab8:	4632      	mov	r2, r6
 8011aba:	463b      	mov	r3, r7
 8011abc:	2000      	movs	r0, #0
 8011abe:	f7ee fec5 	bl	800084c <__aeabi_ddiv>
 8011ac2:	e79c      	b.n	80119fe <__ieee754_pow+0x3e>
 8011ac4:	2300      	movs	r3, #0
 8011ac6:	9304      	str	r3, [sp, #16]
 8011ac8:	2a00      	cmp	r2, #0
 8011aca:	d13d      	bne.n	8011b48 <__ieee754_pow+0x188>
 8011acc:	4b51      	ldr	r3, [pc, #324]	; (8011c14 <__ieee754_pow+0x254>)
 8011ace:	4598      	cmp	r8, r3
 8011ad0:	d1ea      	bne.n	8011aa8 <__ieee754_pow+0xe8>
 8011ad2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8011ad6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8011ada:	ea53 030a 	orrs.w	r3, r3, sl
 8011ade:	f000 845a 	beq.w	8012396 <__ieee754_pow+0x9d6>
 8011ae2:	4b4f      	ldr	r3, [pc, #316]	; (8011c20 <__ieee754_pow+0x260>)
 8011ae4:	429c      	cmp	r4, r3
 8011ae6:	dd08      	ble.n	8011afa <__ieee754_pow+0x13a>
 8011ae8:	f1b9 0f00 	cmp.w	r9, #0
 8011aec:	f2c0 8457 	blt.w	801239e <__ieee754_pow+0x9de>
 8011af0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011af4:	e783      	b.n	80119fe <__ieee754_pow+0x3e>
 8011af6:	2302      	movs	r3, #2
 8011af8:	e7e5      	b.n	8011ac6 <__ieee754_pow+0x106>
 8011afa:	f1b9 0f00 	cmp.w	r9, #0
 8011afe:	f04f 0000 	mov.w	r0, #0
 8011b02:	f04f 0100 	mov.w	r1, #0
 8011b06:	f6bf af7a 	bge.w	80119fe <__ieee754_pow+0x3e>
 8011b0a:	e9dd 0300 	ldrd	r0, r3, [sp]
 8011b0e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8011b12:	e774      	b.n	80119fe <__ieee754_pow+0x3e>
 8011b14:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8011b18:	d106      	bne.n	8011b28 <__ieee754_pow+0x168>
 8011b1a:	4632      	mov	r2, r6
 8011b1c:	463b      	mov	r3, r7
 8011b1e:	4630      	mov	r0, r6
 8011b20:	4639      	mov	r1, r7
 8011b22:	f7ee fd69 	bl	80005f8 <__aeabi_dmul>
 8011b26:	e76a      	b.n	80119fe <__ieee754_pow+0x3e>
 8011b28:	4b3e      	ldr	r3, [pc, #248]	; (8011c24 <__ieee754_pow+0x264>)
 8011b2a:	4599      	cmp	r9, r3
 8011b2c:	d10c      	bne.n	8011b48 <__ieee754_pow+0x188>
 8011b2e:	2d00      	cmp	r5, #0
 8011b30:	db0a      	blt.n	8011b48 <__ieee754_pow+0x188>
 8011b32:	ec47 6b10 	vmov	d0, r6, r7
 8011b36:	b009      	add	sp, #36	; 0x24
 8011b38:	ecbd 8b06 	vpop	{d8-d10}
 8011b3c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b40:	f000 be7a 	b.w	8012838 <__ieee754_sqrt>
 8011b44:	2300      	movs	r3, #0
 8011b46:	9304      	str	r3, [sp, #16]
 8011b48:	ec47 6b10 	vmov	d0, r6, r7
 8011b4c:	f001 fc2e 	bl	80133ac <fabs>
 8011b50:	ec51 0b10 	vmov	r0, r1, d0
 8011b54:	f1ba 0f00 	cmp.w	sl, #0
 8011b58:	d129      	bne.n	8011bae <__ieee754_pow+0x1ee>
 8011b5a:	b124      	cbz	r4, 8011b66 <__ieee754_pow+0x1a6>
 8011b5c:	4b2f      	ldr	r3, [pc, #188]	; (8011c1c <__ieee754_pow+0x25c>)
 8011b5e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8011b62:	429a      	cmp	r2, r3
 8011b64:	d123      	bne.n	8011bae <__ieee754_pow+0x1ee>
 8011b66:	f1b9 0f00 	cmp.w	r9, #0
 8011b6a:	da05      	bge.n	8011b78 <__ieee754_pow+0x1b8>
 8011b6c:	4602      	mov	r2, r0
 8011b6e:	460b      	mov	r3, r1
 8011b70:	2000      	movs	r0, #0
 8011b72:	492a      	ldr	r1, [pc, #168]	; (8011c1c <__ieee754_pow+0x25c>)
 8011b74:	f7ee fe6a 	bl	800084c <__aeabi_ddiv>
 8011b78:	2d00      	cmp	r5, #0
 8011b7a:	f6bf af40 	bge.w	80119fe <__ieee754_pow+0x3e>
 8011b7e:	9b04      	ldr	r3, [sp, #16]
 8011b80:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8011b84:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8011b88:	4323      	orrs	r3, r4
 8011b8a:	d108      	bne.n	8011b9e <__ieee754_pow+0x1de>
 8011b8c:	4602      	mov	r2, r0
 8011b8e:	460b      	mov	r3, r1
 8011b90:	4610      	mov	r0, r2
 8011b92:	4619      	mov	r1, r3
 8011b94:	f7ee fb78 	bl	8000288 <__aeabi_dsub>
 8011b98:	4602      	mov	r2, r0
 8011b9a:	460b      	mov	r3, r1
 8011b9c:	e78f      	b.n	8011abe <__ieee754_pow+0xfe>
 8011b9e:	9b04      	ldr	r3, [sp, #16]
 8011ba0:	2b01      	cmp	r3, #1
 8011ba2:	f47f af2c 	bne.w	80119fe <__ieee754_pow+0x3e>
 8011ba6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011baa:	4619      	mov	r1, r3
 8011bac:	e727      	b.n	80119fe <__ieee754_pow+0x3e>
 8011bae:	0feb      	lsrs	r3, r5, #31
 8011bb0:	3b01      	subs	r3, #1
 8011bb2:	9306      	str	r3, [sp, #24]
 8011bb4:	9a06      	ldr	r2, [sp, #24]
 8011bb6:	9b04      	ldr	r3, [sp, #16]
 8011bb8:	4313      	orrs	r3, r2
 8011bba:	d102      	bne.n	8011bc2 <__ieee754_pow+0x202>
 8011bbc:	4632      	mov	r2, r6
 8011bbe:	463b      	mov	r3, r7
 8011bc0:	e7e6      	b.n	8011b90 <__ieee754_pow+0x1d0>
 8011bc2:	4b19      	ldr	r3, [pc, #100]	; (8011c28 <__ieee754_pow+0x268>)
 8011bc4:	4598      	cmp	r8, r3
 8011bc6:	f340 80fb 	ble.w	8011dc0 <__ieee754_pow+0x400>
 8011bca:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8011bce:	4598      	cmp	r8, r3
 8011bd0:	4b13      	ldr	r3, [pc, #76]	; (8011c20 <__ieee754_pow+0x260>)
 8011bd2:	dd0c      	ble.n	8011bee <__ieee754_pow+0x22e>
 8011bd4:	429c      	cmp	r4, r3
 8011bd6:	dc0f      	bgt.n	8011bf8 <__ieee754_pow+0x238>
 8011bd8:	f1b9 0f00 	cmp.w	r9, #0
 8011bdc:	da0f      	bge.n	8011bfe <__ieee754_pow+0x23e>
 8011bde:	2000      	movs	r0, #0
 8011be0:	b009      	add	sp, #36	; 0x24
 8011be2:	ecbd 8b06 	vpop	{d8-d10}
 8011be6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bea:	f001 bbd6 	b.w	801339a <__math_oflow>
 8011bee:	429c      	cmp	r4, r3
 8011bf0:	dbf2      	blt.n	8011bd8 <__ieee754_pow+0x218>
 8011bf2:	4b0a      	ldr	r3, [pc, #40]	; (8011c1c <__ieee754_pow+0x25c>)
 8011bf4:	429c      	cmp	r4, r3
 8011bf6:	dd19      	ble.n	8011c2c <__ieee754_pow+0x26c>
 8011bf8:	f1b9 0f00 	cmp.w	r9, #0
 8011bfc:	dcef      	bgt.n	8011bde <__ieee754_pow+0x21e>
 8011bfe:	2000      	movs	r0, #0
 8011c00:	b009      	add	sp, #36	; 0x24
 8011c02:	ecbd 8b06 	vpop	{d8-d10}
 8011c06:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c0a:	f001 bbbd 	b.w	8013388 <__math_uflow>
 8011c0e:	bf00      	nop
 8011c10:	fff00000 	.word	0xfff00000
 8011c14:	7ff00000 	.word	0x7ff00000
 8011c18:	433fffff 	.word	0x433fffff
 8011c1c:	3ff00000 	.word	0x3ff00000
 8011c20:	3fefffff 	.word	0x3fefffff
 8011c24:	3fe00000 	.word	0x3fe00000
 8011c28:	41e00000 	.word	0x41e00000
 8011c2c:	4b60      	ldr	r3, [pc, #384]	; (8011db0 <__ieee754_pow+0x3f0>)
 8011c2e:	2200      	movs	r2, #0
 8011c30:	f7ee fb2a 	bl	8000288 <__aeabi_dsub>
 8011c34:	a354      	add	r3, pc, #336	; (adr r3, 8011d88 <__ieee754_pow+0x3c8>)
 8011c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c3a:	4604      	mov	r4, r0
 8011c3c:	460d      	mov	r5, r1
 8011c3e:	f7ee fcdb 	bl	80005f8 <__aeabi_dmul>
 8011c42:	a353      	add	r3, pc, #332	; (adr r3, 8011d90 <__ieee754_pow+0x3d0>)
 8011c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c48:	4606      	mov	r6, r0
 8011c4a:	460f      	mov	r7, r1
 8011c4c:	4620      	mov	r0, r4
 8011c4e:	4629      	mov	r1, r5
 8011c50:	f7ee fcd2 	bl	80005f8 <__aeabi_dmul>
 8011c54:	4b57      	ldr	r3, [pc, #348]	; (8011db4 <__ieee754_pow+0x3f4>)
 8011c56:	4682      	mov	sl, r0
 8011c58:	468b      	mov	fp, r1
 8011c5a:	2200      	movs	r2, #0
 8011c5c:	4620      	mov	r0, r4
 8011c5e:	4629      	mov	r1, r5
 8011c60:	f7ee fcca 	bl	80005f8 <__aeabi_dmul>
 8011c64:	4602      	mov	r2, r0
 8011c66:	460b      	mov	r3, r1
 8011c68:	a14b      	add	r1, pc, #300	; (adr r1, 8011d98 <__ieee754_pow+0x3d8>)
 8011c6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011c6e:	f7ee fb0b 	bl	8000288 <__aeabi_dsub>
 8011c72:	4622      	mov	r2, r4
 8011c74:	462b      	mov	r3, r5
 8011c76:	f7ee fcbf 	bl	80005f8 <__aeabi_dmul>
 8011c7a:	4602      	mov	r2, r0
 8011c7c:	460b      	mov	r3, r1
 8011c7e:	2000      	movs	r0, #0
 8011c80:	494d      	ldr	r1, [pc, #308]	; (8011db8 <__ieee754_pow+0x3f8>)
 8011c82:	f7ee fb01 	bl	8000288 <__aeabi_dsub>
 8011c86:	4622      	mov	r2, r4
 8011c88:	4680      	mov	r8, r0
 8011c8a:	4689      	mov	r9, r1
 8011c8c:	462b      	mov	r3, r5
 8011c8e:	4620      	mov	r0, r4
 8011c90:	4629      	mov	r1, r5
 8011c92:	f7ee fcb1 	bl	80005f8 <__aeabi_dmul>
 8011c96:	4602      	mov	r2, r0
 8011c98:	460b      	mov	r3, r1
 8011c9a:	4640      	mov	r0, r8
 8011c9c:	4649      	mov	r1, r9
 8011c9e:	f7ee fcab 	bl	80005f8 <__aeabi_dmul>
 8011ca2:	a33f      	add	r3, pc, #252	; (adr r3, 8011da0 <__ieee754_pow+0x3e0>)
 8011ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ca8:	f7ee fca6 	bl	80005f8 <__aeabi_dmul>
 8011cac:	4602      	mov	r2, r0
 8011cae:	460b      	mov	r3, r1
 8011cb0:	4650      	mov	r0, sl
 8011cb2:	4659      	mov	r1, fp
 8011cb4:	f7ee fae8 	bl	8000288 <__aeabi_dsub>
 8011cb8:	4602      	mov	r2, r0
 8011cba:	460b      	mov	r3, r1
 8011cbc:	4680      	mov	r8, r0
 8011cbe:	4689      	mov	r9, r1
 8011cc0:	4630      	mov	r0, r6
 8011cc2:	4639      	mov	r1, r7
 8011cc4:	f7ee fae2 	bl	800028c <__adddf3>
 8011cc8:	2000      	movs	r0, #0
 8011cca:	4632      	mov	r2, r6
 8011ccc:	463b      	mov	r3, r7
 8011cce:	4604      	mov	r4, r0
 8011cd0:	460d      	mov	r5, r1
 8011cd2:	f7ee fad9 	bl	8000288 <__aeabi_dsub>
 8011cd6:	4602      	mov	r2, r0
 8011cd8:	460b      	mov	r3, r1
 8011cda:	4640      	mov	r0, r8
 8011cdc:	4649      	mov	r1, r9
 8011cde:	f7ee fad3 	bl	8000288 <__aeabi_dsub>
 8011ce2:	9b04      	ldr	r3, [sp, #16]
 8011ce4:	9a06      	ldr	r2, [sp, #24]
 8011ce6:	3b01      	subs	r3, #1
 8011ce8:	4313      	orrs	r3, r2
 8011cea:	4682      	mov	sl, r0
 8011cec:	468b      	mov	fp, r1
 8011cee:	f040 81e7 	bne.w	80120c0 <__ieee754_pow+0x700>
 8011cf2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8011da8 <__ieee754_pow+0x3e8>
 8011cf6:	eeb0 8a47 	vmov.f32	s16, s14
 8011cfa:	eef0 8a67 	vmov.f32	s17, s15
 8011cfe:	e9dd 6700 	ldrd	r6, r7, [sp]
 8011d02:	2600      	movs	r6, #0
 8011d04:	4632      	mov	r2, r6
 8011d06:	463b      	mov	r3, r7
 8011d08:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011d0c:	f7ee fabc 	bl	8000288 <__aeabi_dsub>
 8011d10:	4622      	mov	r2, r4
 8011d12:	462b      	mov	r3, r5
 8011d14:	f7ee fc70 	bl	80005f8 <__aeabi_dmul>
 8011d18:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011d1c:	4680      	mov	r8, r0
 8011d1e:	4689      	mov	r9, r1
 8011d20:	4650      	mov	r0, sl
 8011d22:	4659      	mov	r1, fp
 8011d24:	f7ee fc68 	bl	80005f8 <__aeabi_dmul>
 8011d28:	4602      	mov	r2, r0
 8011d2a:	460b      	mov	r3, r1
 8011d2c:	4640      	mov	r0, r8
 8011d2e:	4649      	mov	r1, r9
 8011d30:	f7ee faac 	bl	800028c <__adddf3>
 8011d34:	4632      	mov	r2, r6
 8011d36:	463b      	mov	r3, r7
 8011d38:	4680      	mov	r8, r0
 8011d3a:	4689      	mov	r9, r1
 8011d3c:	4620      	mov	r0, r4
 8011d3e:	4629      	mov	r1, r5
 8011d40:	f7ee fc5a 	bl	80005f8 <__aeabi_dmul>
 8011d44:	460b      	mov	r3, r1
 8011d46:	4604      	mov	r4, r0
 8011d48:	460d      	mov	r5, r1
 8011d4a:	4602      	mov	r2, r0
 8011d4c:	4649      	mov	r1, r9
 8011d4e:	4640      	mov	r0, r8
 8011d50:	f7ee fa9c 	bl	800028c <__adddf3>
 8011d54:	4b19      	ldr	r3, [pc, #100]	; (8011dbc <__ieee754_pow+0x3fc>)
 8011d56:	4299      	cmp	r1, r3
 8011d58:	ec45 4b19 	vmov	d9, r4, r5
 8011d5c:	4606      	mov	r6, r0
 8011d5e:	460f      	mov	r7, r1
 8011d60:	468b      	mov	fp, r1
 8011d62:	f340 82f1 	ble.w	8012348 <__ieee754_pow+0x988>
 8011d66:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8011d6a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8011d6e:	4303      	orrs	r3, r0
 8011d70:	f000 81e4 	beq.w	801213c <__ieee754_pow+0x77c>
 8011d74:	ec51 0b18 	vmov	r0, r1, d8
 8011d78:	2200      	movs	r2, #0
 8011d7a:	2300      	movs	r3, #0
 8011d7c:	f7ee feae 	bl	8000adc <__aeabi_dcmplt>
 8011d80:	3800      	subs	r0, #0
 8011d82:	bf18      	it	ne
 8011d84:	2001      	movne	r0, #1
 8011d86:	e72b      	b.n	8011be0 <__ieee754_pow+0x220>
 8011d88:	60000000 	.word	0x60000000
 8011d8c:	3ff71547 	.word	0x3ff71547
 8011d90:	f85ddf44 	.word	0xf85ddf44
 8011d94:	3e54ae0b 	.word	0x3e54ae0b
 8011d98:	55555555 	.word	0x55555555
 8011d9c:	3fd55555 	.word	0x3fd55555
 8011da0:	652b82fe 	.word	0x652b82fe
 8011da4:	3ff71547 	.word	0x3ff71547
 8011da8:	00000000 	.word	0x00000000
 8011dac:	bff00000 	.word	0xbff00000
 8011db0:	3ff00000 	.word	0x3ff00000
 8011db4:	3fd00000 	.word	0x3fd00000
 8011db8:	3fe00000 	.word	0x3fe00000
 8011dbc:	408fffff 	.word	0x408fffff
 8011dc0:	4bd5      	ldr	r3, [pc, #852]	; (8012118 <__ieee754_pow+0x758>)
 8011dc2:	402b      	ands	r3, r5
 8011dc4:	2200      	movs	r2, #0
 8011dc6:	b92b      	cbnz	r3, 8011dd4 <__ieee754_pow+0x414>
 8011dc8:	4bd4      	ldr	r3, [pc, #848]	; (801211c <__ieee754_pow+0x75c>)
 8011dca:	f7ee fc15 	bl	80005f8 <__aeabi_dmul>
 8011dce:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8011dd2:	460c      	mov	r4, r1
 8011dd4:	1523      	asrs	r3, r4, #20
 8011dd6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011dda:	4413      	add	r3, r2
 8011ddc:	9305      	str	r3, [sp, #20]
 8011dde:	4bd0      	ldr	r3, [pc, #832]	; (8012120 <__ieee754_pow+0x760>)
 8011de0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8011de4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8011de8:	429c      	cmp	r4, r3
 8011dea:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8011dee:	dd08      	ble.n	8011e02 <__ieee754_pow+0x442>
 8011df0:	4bcc      	ldr	r3, [pc, #816]	; (8012124 <__ieee754_pow+0x764>)
 8011df2:	429c      	cmp	r4, r3
 8011df4:	f340 8162 	ble.w	80120bc <__ieee754_pow+0x6fc>
 8011df8:	9b05      	ldr	r3, [sp, #20]
 8011dfa:	3301      	adds	r3, #1
 8011dfc:	9305      	str	r3, [sp, #20]
 8011dfe:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8011e02:	2400      	movs	r4, #0
 8011e04:	00e3      	lsls	r3, r4, #3
 8011e06:	9307      	str	r3, [sp, #28]
 8011e08:	4bc7      	ldr	r3, [pc, #796]	; (8012128 <__ieee754_pow+0x768>)
 8011e0a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011e0e:	ed93 7b00 	vldr	d7, [r3]
 8011e12:	4629      	mov	r1, r5
 8011e14:	ec53 2b17 	vmov	r2, r3, d7
 8011e18:	eeb0 9a47 	vmov.f32	s18, s14
 8011e1c:	eef0 9a67 	vmov.f32	s19, s15
 8011e20:	4682      	mov	sl, r0
 8011e22:	f7ee fa31 	bl	8000288 <__aeabi_dsub>
 8011e26:	4652      	mov	r2, sl
 8011e28:	4606      	mov	r6, r0
 8011e2a:	460f      	mov	r7, r1
 8011e2c:	462b      	mov	r3, r5
 8011e2e:	ec51 0b19 	vmov	r0, r1, d9
 8011e32:	f7ee fa2b 	bl	800028c <__adddf3>
 8011e36:	4602      	mov	r2, r0
 8011e38:	460b      	mov	r3, r1
 8011e3a:	2000      	movs	r0, #0
 8011e3c:	49bb      	ldr	r1, [pc, #748]	; (801212c <__ieee754_pow+0x76c>)
 8011e3e:	f7ee fd05 	bl	800084c <__aeabi_ddiv>
 8011e42:	ec41 0b1a 	vmov	d10, r0, r1
 8011e46:	4602      	mov	r2, r0
 8011e48:	460b      	mov	r3, r1
 8011e4a:	4630      	mov	r0, r6
 8011e4c:	4639      	mov	r1, r7
 8011e4e:	f7ee fbd3 	bl	80005f8 <__aeabi_dmul>
 8011e52:	2300      	movs	r3, #0
 8011e54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011e58:	9302      	str	r3, [sp, #8]
 8011e5a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8011e5e:	46ab      	mov	fp, r5
 8011e60:	106d      	asrs	r5, r5, #1
 8011e62:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8011e66:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8011e6a:	ec41 0b18 	vmov	d8, r0, r1
 8011e6e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8011e72:	2200      	movs	r2, #0
 8011e74:	4640      	mov	r0, r8
 8011e76:	4649      	mov	r1, r9
 8011e78:	4614      	mov	r4, r2
 8011e7a:	461d      	mov	r5, r3
 8011e7c:	f7ee fbbc 	bl	80005f8 <__aeabi_dmul>
 8011e80:	4602      	mov	r2, r0
 8011e82:	460b      	mov	r3, r1
 8011e84:	4630      	mov	r0, r6
 8011e86:	4639      	mov	r1, r7
 8011e88:	f7ee f9fe 	bl	8000288 <__aeabi_dsub>
 8011e8c:	ec53 2b19 	vmov	r2, r3, d9
 8011e90:	4606      	mov	r6, r0
 8011e92:	460f      	mov	r7, r1
 8011e94:	4620      	mov	r0, r4
 8011e96:	4629      	mov	r1, r5
 8011e98:	f7ee f9f6 	bl	8000288 <__aeabi_dsub>
 8011e9c:	4602      	mov	r2, r0
 8011e9e:	460b      	mov	r3, r1
 8011ea0:	4650      	mov	r0, sl
 8011ea2:	4659      	mov	r1, fp
 8011ea4:	f7ee f9f0 	bl	8000288 <__aeabi_dsub>
 8011ea8:	4642      	mov	r2, r8
 8011eaa:	464b      	mov	r3, r9
 8011eac:	f7ee fba4 	bl	80005f8 <__aeabi_dmul>
 8011eb0:	4602      	mov	r2, r0
 8011eb2:	460b      	mov	r3, r1
 8011eb4:	4630      	mov	r0, r6
 8011eb6:	4639      	mov	r1, r7
 8011eb8:	f7ee f9e6 	bl	8000288 <__aeabi_dsub>
 8011ebc:	ec53 2b1a 	vmov	r2, r3, d10
 8011ec0:	f7ee fb9a 	bl	80005f8 <__aeabi_dmul>
 8011ec4:	ec53 2b18 	vmov	r2, r3, d8
 8011ec8:	ec41 0b19 	vmov	d9, r0, r1
 8011ecc:	ec51 0b18 	vmov	r0, r1, d8
 8011ed0:	f7ee fb92 	bl	80005f8 <__aeabi_dmul>
 8011ed4:	a37c      	add	r3, pc, #496	; (adr r3, 80120c8 <__ieee754_pow+0x708>)
 8011ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011eda:	4604      	mov	r4, r0
 8011edc:	460d      	mov	r5, r1
 8011ede:	f7ee fb8b 	bl	80005f8 <__aeabi_dmul>
 8011ee2:	a37b      	add	r3, pc, #492	; (adr r3, 80120d0 <__ieee754_pow+0x710>)
 8011ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ee8:	f7ee f9d0 	bl	800028c <__adddf3>
 8011eec:	4622      	mov	r2, r4
 8011eee:	462b      	mov	r3, r5
 8011ef0:	f7ee fb82 	bl	80005f8 <__aeabi_dmul>
 8011ef4:	a378      	add	r3, pc, #480	; (adr r3, 80120d8 <__ieee754_pow+0x718>)
 8011ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011efa:	f7ee f9c7 	bl	800028c <__adddf3>
 8011efe:	4622      	mov	r2, r4
 8011f00:	462b      	mov	r3, r5
 8011f02:	f7ee fb79 	bl	80005f8 <__aeabi_dmul>
 8011f06:	a376      	add	r3, pc, #472	; (adr r3, 80120e0 <__ieee754_pow+0x720>)
 8011f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f0c:	f7ee f9be 	bl	800028c <__adddf3>
 8011f10:	4622      	mov	r2, r4
 8011f12:	462b      	mov	r3, r5
 8011f14:	f7ee fb70 	bl	80005f8 <__aeabi_dmul>
 8011f18:	a373      	add	r3, pc, #460	; (adr r3, 80120e8 <__ieee754_pow+0x728>)
 8011f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f1e:	f7ee f9b5 	bl	800028c <__adddf3>
 8011f22:	4622      	mov	r2, r4
 8011f24:	462b      	mov	r3, r5
 8011f26:	f7ee fb67 	bl	80005f8 <__aeabi_dmul>
 8011f2a:	a371      	add	r3, pc, #452	; (adr r3, 80120f0 <__ieee754_pow+0x730>)
 8011f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f30:	f7ee f9ac 	bl	800028c <__adddf3>
 8011f34:	4622      	mov	r2, r4
 8011f36:	4606      	mov	r6, r0
 8011f38:	460f      	mov	r7, r1
 8011f3a:	462b      	mov	r3, r5
 8011f3c:	4620      	mov	r0, r4
 8011f3e:	4629      	mov	r1, r5
 8011f40:	f7ee fb5a 	bl	80005f8 <__aeabi_dmul>
 8011f44:	4602      	mov	r2, r0
 8011f46:	460b      	mov	r3, r1
 8011f48:	4630      	mov	r0, r6
 8011f4a:	4639      	mov	r1, r7
 8011f4c:	f7ee fb54 	bl	80005f8 <__aeabi_dmul>
 8011f50:	4642      	mov	r2, r8
 8011f52:	4604      	mov	r4, r0
 8011f54:	460d      	mov	r5, r1
 8011f56:	464b      	mov	r3, r9
 8011f58:	ec51 0b18 	vmov	r0, r1, d8
 8011f5c:	f7ee f996 	bl	800028c <__adddf3>
 8011f60:	ec53 2b19 	vmov	r2, r3, d9
 8011f64:	f7ee fb48 	bl	80005f8 <__aeabi_dmul>
 8011f68:	4622      	mov	r2, r4
 8011f6a:	462b      	mov	r3, r5
 8011f6c:	f7ee f98e 	bl	800028c <__adddf3>
 8011f70:	4642      	mov	r2, r8
 8011f72:	4682      	mov	sl, r0
 8011f74:	468b      	mov	fp, r1
 8011f76:	464b      	mov	r3, r9
 8011f78:	4640      	mov	r0, r8
 8011f7a:	4649      	mov	r1, r9
 8011f7c:	f7ee fb3c 	bl	80005f8 <__aeabi_dmul>
 8011f80:	4b6b      	ldr	r3, [pc, #428]	; (8012130 <__ieee754_pow+0x770>)
 8011f82:	2200      	movs	r2, #0
 8011f84:	4606      	mov	r6, r0
 8011f86:	460f      	mov	r7, r1
 8011f88:	f7ee f980 	bl	800028c <__adddf3>
 8011f8c:	4652      	mov	r2, sl
 8011f8e:	465b      	mov	r3, fp
 8011f90:	f7ee f97c 	bl	800028c <__adddf3>
 8011f94:	2000      	movs	r0, #0
 8011f96:	4604      	mov	r4, r0
 8011f98:	460d      	mov	r5, r1
 8011f9a:	4602      	mov	r2, r0
 8011f9c:	460b      	mov	r3, r1
 8011f9e:	4640      	mov	r0, r8
 8011fa0:	4649      	mov	r1, r9
 8011fa2:	f7ee fb29 	bl	80005f8 <__aeabi_dmul>
 8011fa6:	4b62      	ldr	r3, [pc, #392]	; (8012130 <__ieee754_pow+0x770>)
 8011fa8:	4680      	mov	r8, r0
 8011faa:	4689      	mov	r9, r1
 8011fac:	2200      	movs	r2, #0
 8011fae:	4620      	mov	r0, r4
 8011fb0:	4629      	mov	r1, r5
 8011fb2:	f7ee f969 	bl	8000288 <__aeabi_dsub>
 8011fb6:	4632      	mov	r2, r6
 8011fb8:	463b      	mov	r3, r7
 8011fba:	f7ee f965 	bl	8000288 <__aeabi_dsub>
 8011fbe:	4602      	mov	r2, r0
 8011fc0:	460b      	mov	r3, r1
 8011fc2:	4650      	mov	r0, sl
 8011fc4:	4659      	mov	r1, fp
 8011fc6:	f7ee f95f 	bl	8000288 <__aeabi_dsub>
 8011fca:	ec53 2b18 	vmov	r2, r3, d8
 8011fce:	f7ee fb13 	bl	80005f8 <__aeabi_dmul>
 8011fd2:	4622      	mov	r2, r4
 8011fd4:	4606      	mov	r6, r0
 8011fd6:	460f      	mov	r7, r1
 8011fd8:	462b      	mov	r3, r5
 8011fda:	ec51 0b19 	vmov	r0, r1, d9
 8011fde:	f7ee fb0b 	bl	80005f8 <__aeabi_dmul>
 8011fe2:	4602      	mov	r2, r0
 8011fe4:	460b      	mov	r3, r1
 8011fe6:	4630      	mov	r0, r6
 8011fe8:	4639      	mov	r1, r7
 8011fea:	f7ee f94f 	bl	800028c <__adddf3>
 8011fee:	4606      	mov	r6, r0
 8011ff0:	460f      	mov	r7, r1
 8011ff2:	4602      	mov	r2, r0
 8011ff4:	460b      	mov	r3, r1
 8011ff6:	4640      	mov	r0, r8
 8011ff8:	4649      	mov	r1, r9
 8011ffa:	f7ee f947 	bl	800028c <__adddf3>
 8011ffe:	a33e      	add	r3, pc, #248	; (adr r3, 80120f8 <__ieee754_pow+0x738>)
 8012000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012004:	2000      	movs	r0, #0
 8012006:	4604      	mov	r4, r0
 8012008:	460d      	mov	r5, r1
 801200a:	f7ee faf5 	bl	80005f8 <__aeabi_dmul>
 801200e:	4642      	mov	r2, r8
 8012010:	ec41 0b18 	vmov	d8, r0, r1
 8012014:	464b      	mov	r3, r9
 8012016:	4620      	mov	r0, r4
 8012018:	4629      	mov	r1, r5
 801201a:	f7ee f935 	bl	8000288 <__aeabi_dsub>
 801201e:	4602      	mov	r2, r0
 8012020:	460b      	mov	r3, r1
 8012022:	4630      	mov	r0, r6
 8012024:	4639      	mov	r1, r7
 8012026:	f7ee f92f 	bl	8000288 <__aeabi_dsub>
 801202a:	a335      	add	r3, pc, #212	; (adr r3, 8012100 <__ieee754_pow+0x740>)
 801202c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012030:	f7ee fae2 	bl	80005f8 <__aeabi_dmul>
 8012034:	a334      	add	r3, pc, #208	; (adr r3, 8012108 <__ieee754_pow+0x748>)
 8012036:	e9d3 2300 	ldrd	r2, r3, [r3]
 801203a:	4606      	mov	r6, r0
 801203c:	460f      	mov	r7, r1
 801203e:	4620      	mov	r0, r4
 8012040:	4629      	mov	r1, r5
 8012042:	f7ee fad9 	bl	80005f8 <__aeabi_dmul>
 8012046:	4602      	mov	r2, r0
 8012048:	460b      	mov	r3, r1
 801204a:	4630      	mov	r0, r6
 801204c:	4639      	mov	r1, r7
 801204e:	f7ee f91d 	bl	800028c <__adddf3>
 8012052:	9a07      	ldr	r2, [sp, #28]
 8012054:	4b37      	ldr	r3, [pc, #220]	; (8012134 <__ieee754_pow+0x774>)
 8012056:	4413      	add	r3, r2
 8012058:	e9d3 2300 	ldrd	r2, r3, [r3]
 801205c:	f7ee f916 	bl	800028c <__adddf3>
 8012060:	4682      	mov	sl, r0
 8012062:	9805      	ldr	r0, [sp, #20]
 8012064:	468b      	mov	fp, r1
 8012066:	f7ee fa5d 	bl	8000524 <__aeabi_i2d>
 801206a:	9a07      	ldr	r2, [sp, #28]
 801206c:	4b32      	ldr	r3, [pc, #200]	; (8012138 <__ieee754_pow+0x778>)
 801206e:	4413      	add	r3, r2
 8012070:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012074:	4606      	mov	r6, r0
 8012076:	460f      	mov	r7, r1
 8012078:	4652      	mov	r2, sl
 801207a:	465b      	mov	r3, fp
 801207c:	ec51 0b18 	vmov	r0, r1, d8
 8012080:	f7ee f904 	bl	800028c <__adddf3>
 8012084:	4642      	mov	r2, r8
 8012086:	464b      	mov	r3, r9
 8012088:	f7ee f900 	bl	800028c <__adddf3>
 801208c:	4632      	mov	r2, r6
 801208e:	463b      	mov	r3, r7
 8012090:	f7ee f8fc 	bl	800028c <__adddf3>
 8012094:	2000      	movs	r0, #0
 8012096:	4632      	mov	r2, r6
 8012098:	463b      	mov	r3, r7
 801209a:	4604      	mov	r4, r0
 801209c:	460d      	mov	r5, r1
 801209e:	f7ee f8f3 	bl	8000288 <__aeabi_dsub>
 80120a2:	4642      	mov	r2, r8
 80120a4:	464b      	mov	r3, r9
 80120a6:	f7ee f8ef 	bl	8000288 <__aeabi_dsub>
 80120aa:	ec53 2b18 	vmov	r2, r3, d8
 80120ae:	f7ee f8eb 	bl	8000288 <__aeabi_dsub>
 80120b2:	4602      	mov	r2, r0
 80120b4:	460b      	mov	r3, r1
 80120b6:	4650      	mov	r0, sl
 80120b8:	4659      	mov	r1, fp
 80120ba:	e610      	b.n	8011cde <__ieee754_pow+0x31e>
 80120bc:	2401      	movs	r4, #1
 80120be:	e6a1      	b.n	8011e04 <__ieee754_pow+0x444>
 80120c0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8012110 <__ieee754_pow+0x750>
 80120c4:	e617      	b.n	8011cf6 <__ieee754_pow+0x336>
 80120c6:	bf00      	nop
 80120c8:	4a454eef 	.word	0x4a454eef
 80120cc:	3fca7e28 	.word	0x3fca7e28
 80120d0:	93c9db65 	.word	0x93c9db65
 80120d4:	3fcd864a 	.word	0x3fcd864a
 80120d8:	a91d4101 	.word	0xa91d4101
 80120dc:	3fd17460 	.word	0x3fd17460
 80120e0:	518f264d 	.word	0x518f264d
 80120e4:	3fd55555 	.word	0x3fd55555
 80120e8:	db6fabff 	.word	0xdb6fabff
 80120ec:	3fdb6db6 	.word	0x3fdb6db6
 80120f0:	33333303 	.word	0x33333303
 80120f4:	3fe33333 	.word	0x3fe33333
 80120f8:	e0000000 	.word	0xe0000000
 80120fc:	3feec709 	.word	0x3feec709
 8012100:	dc3a03fd 	.word	0xdc3a03fd
 8012104:	3feec709 	.word	0x3feec709
 8012108:	145b01f5 	.word	0x145b01f5
 801210c:	be3e2fe0 	.word	0xbe3e2fe0
 8012110:	00000000 	.word	0x00000000
 8012114:	3ff00000 	.word	0x3ff00000
 8012118:	7ff00000 	.word	0x7ff00000
 801211c:	43400000 	.word	0x43400000
 8012120:	0003988e 	.word	0x0003988e
 8012124:	000bb679 	.word	0x000bb679
 8012128:	08021ea0 	.word	0x08021ea0
 801212c:	3ff00000 	.word	0x3ff00000
 8012130:	40080000 	.word	0x40080000
 8012134:	08021ec0 	.word	0x08021ec0
 8012138:	08021eb0 	.word	0x08021eb0
 801213c:	a3b5      	add	r3, pc, #724	; (adr r3, 8012414 <__ieee754_pow+0xa54>)
 801213e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012142:	4640      	mov	r0, r8
 8012144:	4649      	mov	r1, r9
 8012146:	f7ee f8a1 	bl	800028c <__adddf3>
 801214a:	4622      	mov	r2, r4
 801214c:	ec41 0b1a 	vmov	d10, r0, r1
 8012150:	462b      	mov	r3, r5
 8012152:	4630      	mov	r0, r6
 8012154:	4639      	mov	r1, r7
 8012156:	f7ee f897 	bl	8000288 <__aeabi_dsub>
 801215a:	4602      	mov	r2, r0
 801215c:	460b      	mov	r3, r1
 801215e:	ec51 0b1a 	vmov	r0, r1, d10
 8012162:	f7ee fcd9 	bl	8000b18 <__aeabi_dcmpgt>
 8012166:	2800      	cmp	r0, #0
 8012168:	f47f ae04 	bne.w	8011d74 <__ieee754_pow+0x3b4>
 801216c:	4aa4      	ldr	r2, [pc, #656]	; (8012400 <__ieee754_pow+0xa40>)
 801216e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8012172:	4293      	cmp	r3, r2
 8012174:	f340 8108 	ble.w	8012388 <__ieee754_pow+0x9c8>
 8012178:	151b      	asrs	r3, r3, #20
 801217a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801217e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8012182:	fa4a f303 	asr.w	r3, sl, r3
 8012186:	445b      	add	r3, fp
 8012188:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801218c:	4e9d      	ldr	r6, [pc, #628]	; (8012404 <__ieee754_pow+0xa44>)
 801218e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8012192:	4116      	asrs	r6, r2
 8012194:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8012198:	2000      	movs	r0, #0
 801219a:	ea23 0106 	bic.w	r1, r3, r6
 801219e:	f1c2 0214 	rsb	r2, r2, #20
 80121a2:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80121a6:	fa4a fa02 	asr.w	sl, sl, r2
 80121aa:	f1bb 0f00 	cmp.w	fp, #0
 80121ae:	4602      	mov	r2, r0
 80121b0:	460b      	mov	r3, r1
 80121b2:	4620      	mov	r0, r4
 80121b4:	4629      	mov	r1, r5
 80121b6:	bfb8      	it	lt
 80121b8:	f1ca 0a00 	rsblt	sl, sl, #0
 80121bc:	f7ee f864 	bl	8000288 <__aeabi_dsub>
 80121c0:	ec41 0b19 	vmov	d9, r0, r1
 80121c4:	4642      	mov	r2, r8
 80121c6:	464b      	mov	r3, r9
 80121c8:	ec51 0b19 	vmov	r0, r1, d9
 80121cc:	f7ee f85e 	bl	800028c <__adddf3>
 80121d0:	a37b      	add	r3, pc, #492	; (adr r3, 80123c0 <__ieee754_pow+0xa00>)
 80121d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121d6:	2000      	movs	r0, #0
 80121d8:	4604      	mov	r4, r0
 80121da:	460d      	mov	r5, r1
 80121dc:	f7ee fa0c 	bl	80005f8 <__aeabi_dmul>
 80121e0:	ec53 2b19 	vmov	r2, r3, d9
 80121e4:	4606      	mov	r6, r0
 80121e6:	460f      	mov	r7, r1
 80121e8:	4620      	mov	r0, r4
 80121ea:	4629      	mov	r1, r5
 80121ec:	f7ee f84c 	bl	8000288 <__aeabi_dsub>
 80121f0:	4602      	mov	r2, r0
 80121f2:	460b      	mov	r3, r1
 80121f4:	4640      	mov	r0, r8
 80121f6:	4649      	mov	r1, r9
 80121f8:	f7ee f846 	bl	8000288 <__aeabi_dsub>
 80121fc:	a372      	add	r3, pc, #456	; (adr r3, 80123c8 <__ieee754_pow+0xa08>)
 80121fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012202:	f7ee f9f9 	bl	80005f8 <__aeabi_dmul>
 8012206:	a372      	add	r3, pc, #456	; (adr r3, 80123d0 <__ieee754_pow+0xa10>)
 8012208:	e9d3 2300 	ldrd	r2, r3, [r3]
 801220c:	4680      	mov	r8, r0
 801220e:	4689      	mov	r9, r1
 8012210:	4620      	mov	r0, r4
 8012212:	4629      	mov	r1, r5
 8012214:	f7ee f9f0 	bl	80005f8 <__aeabi_dmul>
 8012218:	4602      	mov	r2, r0
 801221a:	460b      	mov	r3, r1
 801221c:	4640      	mov	r0, r8
 801221e:	4649      	mov	r1, r9
 8012220:	f7ee f834 	bl	800028c <__adddf3>
 8012224:	4604      	mov	r4, r0
 8012226:	460d      	mov	r5, r1
 8012228:	4602      	mov	r2, r0
 801222a:	460b      	mov	r3, r1
 801222c:	4630      	mov	r0, r6
 801222e:	4639      	mov	r1, r7
 8012230:	f7ee f82c 	bl	800028c <__adddf3>
 8012234:	4632      	mov	r2, r6
 8012236:	463b      	mov	r3, r7
 8012238:	4680      	mov	r8, r0
 801223a:	4689      	mov	r9, r1
 801223c:	f7ee f824 	bl	8000288 <__aeabi_dsub>
 8012240:	4602      	mov	r2, r0
 8012242:	460b      	mov	r3, r1
 8012244:	4620      	mov	r0, r4
 8012246:	4629      	mov	r1, r5
 8012248:	f7ee f81e 	bl	8000288 <__aeabi_dsub>
 801224c:	4642      	mov	r2, r8
 801224e:	4606      	mov	r6, r0
 8012250:	460f      	mov	r7, r1
 8012252:	464b      	mov	r3, r9
 8012254:	4640      	mov	r0, r8
 8012256:	4649      	mov	r1, r9
 8012258:	f7ee f9ce 	bl	80005f8 <__aeabi_dmul>
 801225c:	a35e      	add	r3, pc, #376	; (adr r3, 80123d8 <__ieee754_pow+0xa18>)
 801225e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012262:	4604      	mov	r4, r0
 8012264:	460d      	mov	r5, r1
 8012266:	f7ee f9c7 	bl	80005f8 <__aeabi_dmul>
 801226a:	a35d      	add	r3, pc, #372	; (adr r3, 80123e0 <__ieee754_pow+0xa20>)
 801226c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012270:	f7ee f80a 	bl	8000288 <__aeabi_dsub>
 8012274:	4622      	mov	r2, r4
 8012276:	462b      	mov	r3, r5
 8012278:	f7ee f9be 	bl	80005f8 <__aeabi_dmul>
 801227c:	a35a      	add	r3, pc, #360	; (adr r3, 80123e8 <__ieee754_pow+0xa28>)
 801227e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012282:	f7ee f803 	bl	800028c <__adddf3>
 8012286:	4622      	mov	r2, r4
 8012288:	462b      	mov	r3, r5
 801228a:	f7ee f9b5 	bl	80005f8 <__aeabi_dmul>
 801228e:	a358      	add	r3, pc, #352	; (adr r3, 80123f0 <__ieee754_pow+0xa30>)
 8012290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012294:	f7ed fff8 	bl	8000288 <__aeabi_dsub>
 8012298:	4622      	mov	r2, r4
 801229a:	462b      	mov	r3, r5
 801229c:	f7ee f9ac 	bl	80005f8 <__aeabi_dmul>
 80122a0:	a355      	add	r3, pc, #340	; (adr r3, 80123f8 <__ieee754_pow+0xa38>)
 80122a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122a6:	f7ed fff1 	bl	800028c <__adddf3>
 80122aa:	4622      	mov	r2, r4
 80122ac:	462b      	mov	r3, r5
 80122ae:	f7ee f9a3 	bl	80005f8 <__aeabi_dmul>
 80122b2:	4602      	mov	r2, r0
 80122b4:	460b      	mov	r3, r1
 80122b6:	4640      	mov	r0, r8
 80122b8:	4649      	mov	r1, r9
 80122ba:	f7ed ffe5 	bl	8000288 <__aeabi_dsub>
 80122be:	4604      	mov	r4, r0
 80122c0:	460d      	mov	r5, r1
 80122c2:	4602      	mov	r2, r0
 80122c4:	460b      	mov	r3, r1
 80122c6:	4640      	mov	r0, r8
 80122c8:	4649      	mov	r1, r9
 80122ca:	f7ee f995 	bl	80005f8 <__aeabi_dmul>
 80122ce:	2200      	movs	r2, #0
 80122d0:	ec41 0b19 	vmov	d9, r0, r1
 80122d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80122d8:	4620      	mov	r0, r4
 80122da:	4629      	mov	r1, r5
 80122dc:	f7ed ffd4 	bl	8000288 <__aeabi_dsub>
 80122e0:	4602      	mov	r2, r0
 80122e2:	460b      	mov	r3, r1
 80122e4:	ec51 0b19 	vmov	r0, r1, d9
 80122e8:	f7ee fab0 	bl	800084c <__aeabi_ddiv>
 80122ec:	4632      	mov	r2, r6
 80122ee:	4604      	mov	r4, r0
 80122f0:	460d      	mov	r5, r1
 80122f2:	463b      	mov	r3, r7
 80122f4:	4640      	mov	r0, r8
 80122f6:	4649      	mov	r1, r9
 80122f8:	f7ee f97e 	bl	80005f8 <__aeabi_dmul>
 80122fc:	4632      	mov	r2, r6
 80122fe:	463b      	mov	r3, r7
 8012300:	f7ed ffc4 	bl	800028c <__adddf3>
 8012304:	4602      	mov	r2, r0
 8012306:	460b      	mov	r3, r1
 8012308:	4620      	mov	r0, r4
 801230a:	4629      	mov	r1, r5
 801230c:	f7ed ffbc 	bl	8000288 <__aeabi_dsub>
 8012310:	4642      	mov	r2, r8
 8012312:	464b      	mov	r3, r9
 8012314:	f7ed ffb8 	bl	8000288 <__aeabi_dsub>
 8012318:	460b      	mov	r3, r1
 801231a:	4602      	mov	r2, r0
 801231c:	493a      	ldr	r1, [pc, #232]	; (8012408 <__ieee754_pow+0xa48>)
 801231e:	2000      	movs	r0, #0
 8012320:	f7ed ffb2 	bl	8000288 <__aeabi_dsub>
 8012324:	ec41 0b10 	vmov	d0, r0, r1
 8012328:	ee10 3a90 	vmov	r3, s1
 801232c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8012330:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8012334:	da2b      	bge.n	801238e <__ieee754_pow+0x9ce>
 8012336:	4650      	mov	r0, sl
 8012338:	f001 f84e 	bl	80133d8 <scalbn>
 801233c:	ec51 0b10 	vmov	r0, r1, d0
 8012340:	ec53 2b18 	vmov	r2, r3, d8
 8012344:	f7ff bbed 	b.w	8011b22 <__ieee754_pow+0x162>
 8012348:	4b30      	ldr	r3, [pc, #192]	; (801240c <__ieee754_pow+0xa4c>)
 801234a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801234e:	429e      	cmp	r6, r3
 8012350:	f77f af0c 	ble.w	801216c <__ieee754_pow+0x7ac>
 8012354:	4b2e      	ldr	r3, [pc, #184]	; (8012410 <__ieee754_pow+0xa50>)
 8012356:	440b      	add	r3, r1
 8012358:	4303      	orrs	r3, r0
 801235a:	d009      	beq.n	8012370 <__ieee754_pow+0x9b0>
 801235c:	ec51 0b18 	vmov	r0, r1, d8
 8012360:	2200      	movs	r2, #0
 8012362:	2300      	movs	r3, #0
 8012364:	f7ee fbba 	bl	8000adc <__aeabi_dcmplt>
 8012368:	3800      	subs	r0, #0
 801236a:	bf18      	it	ne
 801236c:	2001      	movne	r0, #1
 801236e:	e447      	b.n	8011c00 <__ieee754_pow+0x240>
 8012370:	4622      	mov	r2, r4
 8012372:	462b      	mov	r3, r5
 8012374:	f7ed ff88 	bl	8000288 <__aeabi_dsub>
 8012378:	4642      	mov	r2, r8
 801237a:	464b      	mov	r3, r9
 801237c:	f7ee fbc2 	bl	8000b04 <__aeabi_dcmpge>
 8012380:	2800      	cmp	r0, #0
 8012382:	f43f aef3 	beq.w	801216c <__ieee754_pow+0x7ac>
 8012386:	e7e9      	b.n	801235c <__ieee754_pow+0x99c>
 8012388:	f04f 0a00 	mov.w	sl, #0
 801238c:	e71a      	b.n	80121c4 <__ieee754_pow+0x804>
 801238e:	ec51 0b10 	vmov	r0, r1, d0
 8012392:	4619      	mov	r1, r3
 8012394:	e7d4      	b.n	8012340 <__ieee754_pow+0x980>
 8012396:	491c      	ldr	r1, [pc, #112]	; (8012408 <__ieee754_pow+0xa48>)
 8012398:	2000      	movs	r0, #0
 801239a:	f7ff bb30 	b.w	80119fe <__ieee754_pow+0x3e>
 801239e:	2000      	movs	r0, #0
 80123a0:	2100      	movs	r1, #0
 80123a2:	f7ff bb2c 	b.w	80119fe <__ieee754_pow+0x3e>
 80123a6:	4630      	mov	r0, r6
 80123a8:	4639      	mov	r1, r7
 80123aa:	f7ff bb28 	b.w	80119fe <__ieee754_pow+0x3e>
 80123ae:	9204      	str	r2, [sp, #16]
 80123b0:	f7ff bb7a 	b.w	8011aa8 <__ieee754_pow+0xe8>
 80123b4:	2300      	movs	r3, #0
 80123b6:	f7ff bb64 	b.w	8011a82 <__ieee754_pow+0xc2>
 80123ba:	bf00      	nop
 80123bc:	f3af 8000 	nop.w
 80123c0:	00000000 	.word	0x00000000
 80123c4:	3fe62e43 	.word	0x3fe62e43
 80123c8:	fefa39ef 	.word	0xfefa39ef
 80123cc:	3fe62e42 	.word	0x3fe62e42
 80123d0:	0ca86c39 	.word	0x0ca86c39
 80123d4:	be205c61 	.word	0xbe205c61
 80123d8:	72bea4d0 	.word	0x72bea4d0
 80123dc:	3e663769 	.word	0x3e663769
 80123e0:	c5d26bf1 	.word	0xc5d26bf1
 80123e4:	3ebbbd41 	.word	0x3ebbbd41
 80123e8:	af25de2c 	.word	0xaf25de2c
 80123ec:	3f11566a 	.word	0x3f11566a
 80123f0:	16bebd93 	.word	0x16bebd93
 80123f4:	3f66c16c 	.word	0x3f66c16c
 80123f8:	5555553e 	.word	0x5555553e
 80123fc:	3fc55555 	.word	0x3fc55555
 8012400:	3fe00000 	.word	0x3fe00000
 8012404:	000fffff 	.word	0x000fffff
 8012408:	3ff00000 	.word	0x3ff00000
 801240c:	4090cbff 	.word	0x4090cbff
 8012410:	3f6f3400 	.word	0x3f6f3400
 8012414:	652b82fe 	.word	0x652b82fe
 8012418:	3c971547 	.word	0x3c971547
 801241c:	00000000 	.word	0x00000000

08012420 <__ieee754_rem_pio2>:
 8012420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012424:	ed2d 8b02 	vpush	{d8}
 8012428:	ec55 4b10 	vmov	r4, r5, d0
 801242c:	4bca      	ldr	r3, [pc, #808]	; (8012758 <__ieee754_rem_pio2+0x338>)
 801242e:	b08b      	sub	sp, #44	; 0x2c
 8012430:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8012434:	4598      	cmp	r8, r3
 8012436:	4682      	mov	sl, r0
 8012438:	9502      	str	r5, [sp, #8]
 801243a:	dc08      	bgt.n	801244e <__ieee754_rem_pio2+0x2e>
 801243c:	2200      	movs	r2, #0
 801243e:	2300      	movs	r3, #0
 8012440:	ed80 0b00 	vstr	d0, [r0]
 8012444:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8012448:	f04f 0b00 	mov.w	fp, #0
 801244c:	e028      	b.n	80124a0 <__ieee754_rem_pio2+0x80>
 801244e:	4bc3      	ldr	r3, [pc, #780]	; (801275c <__ieee754_rem_pio2+0x33c>)
 8012450:	4598      	cmp	r8, r3
 8012452:	dc78      	bgt.n	8012546 <__ieee754_rem_pio2+0x126>
 8012454:	9b02      	ldr	r3, [sp, #8]
 8012456:	4ec2      	ldr	r6, [pc, #776]	; (8012760 <__ieee754_rem_pio2+0x340>)
 8012458:	2b00      	cmp	r3, #0
 801245a:	ee10 0a10 	vmov	r0, s0
 801245e:	a3b0      	add	r3, pc, #704	; (adr r3, 8012720 <__ieee754_rem_pio2+0x300>)
 8012460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012464:	4629      	mov	r1, r5
 8012466:	dd39      	ble.n	80124dc <__ieee754_rem_pio2+0xbc>
 8012468:	f7ed ff0e 	bl	8000288 <__aeabi_dsub>
 801246c:	45b0      	cmp	r8, r6
 801246e:	4604      	mov	r4, r0
 8012470:	460d      	mov	r5, r1
 8012472:	d01b      	beq.n	80124ac <__ieee754_rem_pio2+0x8c>
 8012474:	a3ac      	add	r3, pc, #688	; (adr r3, 8012728 <__ieee754_rem_pio2+0x308>)
 8012476:	e9d3 2300 	ldrd	r2, r3, [r3]
 801247a:	f7ed ff05 	bl	8000288 <__aeabi_dsub>
 801247e:	4602      	mov	r2, r0
 8012480:	460b      	mov	r3, r1
 8012482:	e9ca 2300 	strd	r2, r3, [sl]
 8012486:	4620      	mov	r0, r4
 8012488:	4629      	mov	r1, r5
 801248a:	f7ed fefd 	bl	8000288 <__aeabi_dsub>
 801248e:	a3a6      	add	r3, pc, #664	; (adr r3, 8012728 <__ieee754_rem_pio2+0x308>)
 8012490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012494:	f7ed fef8 	bl	8000288 <__aeabi_dsub>
 8012498:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801249c:	f04f 0b01 	mov.w	fp, #1
 80124a0:	4658      	mov	r0, fp
 80124a2:	b00b      	add	sp, #44	; 0x2c
 80124a4:	ecbd 8b02 	vpop	{d8}
 80124a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124ac:	a3a0      	add	r3, pc, #640	; (adr r3, 8012730 <__ieee754_rem_pio2+0x310>)
 80124ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124b2:	f7ed fee9 	bl	8000288 <__aeabi_dsub>
 80124b6:	a3a0      	add	r3, pc, #640	; (adr r3, 8012738 <__ieee754_rem_pio2+0x318>)
 80124b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124bc:	4604      	mov	r4, r0
 80124be:	460d      	mov	r5, r1
 80124c0:	f7ed fee2 	bl	8000288 <__aeabi_dsub>
 80124c4:	4602      	mov	r2, r0
 80124c6:	460b      	mov	r3, r1
 80124c8:	e9ca 2300 	strd	r2, r3, [sl]
 80124cc:	4620      	mov	r0, r4
 80124ce:	4629      	mov	r1, r5
 80124d0:	f7ed feda 	bl	8000288 <__aeabi_dsub>
 80124d4:	a398      	add	r3, pc, #608	; (adr r3, 8012738 <__ieee754_rem_pio2+0x318>)
 80124d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124da:	e7db      	b.n	8012494 <__ieee754_rem_pio2+0x74>
 80124dc:	f7ed fed6 	bl	800028c <__adddf3>
 80124e0:	45b0      	cmp	r8, r6
 80124e2:	4604      	mov	r4, r0
 80124e4:	460d      	mov	r5, r1
 80124e6:	d016      	beq.n	8012516 <__ieee754_rem_pio2+0xf6>
 80124e8:	a38f      	add	r3, pc, #572	; (adr r3, 8012728 <__ieee754_rem_pio2+0x308>)
 80124ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124ee:	f7ed fecd 	bl	800028c <__adddf3>
 80124f2:	4602      	mov	r2, r0
 80124f4:	460b      	mov	r3, r1
 80124f6:	e9ca 2300 	strd	r2, r3, [sl]
 80124fa:	4620      	mov	r0, r4
 80124fc:	4629      	mov	r1, r5
 80124fe:	f7ed fec3 	bl	8000288 <__aeabi_dsub>
 8012502:	a389      	add	r3, pc, #548	; (adr r3, 8012728 <__ieee754_rem_pio2+0x308>)
 8012504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012508:	f7ed fec0 	bl	800028c <__adddf3>
 801250c:	f04f 3bff 	mov.w	fp, #4294967295
 8012510:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8012514:	e7c4      	b.n	80124a0 <__ieee754_rem_pio2+0x80>
 8012516:	a386      	add	r3, pc, #536	; (adr r3, 8012730 <__ieee754_rem_pio2+0x310>)
 8012518:	e9d3 2300 	ldrd	r2, r3, [r3]
 801251c:	f7ed feb6 	bl	800028c <__adddf3>
 8012520:	a385      	add	r3, pc, #532	; (adr r3, 8012738 <__ieee754_rem_pio2+0x318>)
 8012522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012526:	4604      	mov	r4, r0
 8012528:	460d      	mov	r5, r1
 801252a:	f7ed feaf 	bl	800028c <__adddf3>
 801252e:	4602      	mov	r2, r0
 8012530:	460b      	mov	r3, r1
 8012532:	e9ca 2300 	strd	r2, r3, [sl]
 8012536:	4620      	mov	r0, r4
 8012538:	4629      	mov	r1, r5
 801253a:	f7ed fea5 	bl	8000288 <__aeabi_dsub>
 801253e:	a37e      	add	r3, pc, #504	; (adr r3, 8012738 <__ieee754_rem_pio2+0x318>)
 8012540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012544:	e7e0      	b.n	8012508 <__ieee754_rem_pio2+0xe8>
 8012546:	4b87      	ldr	r3, [pc, #540]	; (8012764 <__ieee754_rem_pio2+0x344>)
 8012548:	4598      	cmp	r8, r3
 801254a:	f300 80d9 	bgt.w	8012700 <__ieee754_rem_pio2+0x2e0>
 801254e:	f000 ff2d 	bl	80133ac <fabs>
 8012552:	ec55 4b10 	vmov	r4, r5, d0
 8012556:	ee10 0a10 	vmov	r0, s0
 801255a:	a379      	add	r3, pc, #484	; (adr r3, 8012740 <__ieee754_rem_pio2+0x320>)
 801255c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012560:	4629      	mov	r1, r5
 8012562:	f7ee f849 	bl	80005f8 <__aeabi_dmul>
 8012566:	4b80      	ldr	r3, [pc, #512]	; (8012768 <__ieee754_rem_pio2+0x348>)
 8012568:	2200      	movs	r2, #0
 801256a:	f7ed fe8f 	bl	800028c <__adddf3>
 801256e:	f7ee faf3 	bl	8000b58 <__aeabi_d2iz>
 8012572:	4683      	mov	fp, r0
 8012574:	f7ed ffd6 	bl	8000524 <__aeabi_i2d>
 8012578:	4602      	mov	r2, r0
 801257a:	460b      	mov	r3, r1
 801257c:	ec43 2b18 	vmov	d8, r2, r3
 8012580:	a367      	add	r3, pc, #412	; (adr r3, 8012720 <__ieee754_rem_pio2+0x300>)
 8012582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012586:	f7ee f837 	bl	80005f8 <__aeabi_dmul>
 801258a:	4602      	mov	r2, r0
 801258c:	460b      	mov	r3, r1
 801258e:	4620      	mov	r0, r4
 8012590:	4629      	mov	r1, r5
 8012592:	f7ed fe79 	bl	8000288 <__aeabi_dsub>
 8012596:	a364      	add	r3, pc, #400	; (adr r3, 8012728 <__ieee754_rem_pio2+0x308>)
 8012598:	e9d3 2300 	ldrd	r2, r3, [r3]
 801259c:	4606      	mov	r6, r0
 801259e:	460f      	mov	r7, r1
 80125a0:	ec51 0b18 	vmov	r0, r1, d8
 80125a4:	f7ee f828 	bl	80005f8 <__aeabi_dmul>
 80125a8:	f1bb 0f1f 	cmp.w	fp, #31
 80125ac:	4604      	mov	r4, r0
 80125ae:	460d      	mov	r5, r1
 80125b0:	dc0d      	bgt.n	80125ce <__ieee754_rem_pio2+0x1ae>
 80125b2:	4b6e      	ldr	r3, [pc, #440]	; (801276c <__ieee754_rem_pio2+0x34c>)
 80125b4:	f10b 32ff 	add.w	r2, fp, #4294967295
 80125b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80125bc:	4543      	cmp	r3, r8
 80125be:	d006      	beq.n	80125ce <__ieee754_rem_pio2+0x1ae>
 80125c0:	4622      	mov	r2, r4
 80125c2:	462b      	mov	r3, r5
 80125c4:	4630      	mov	r0, r6
 80125c6:	4639      	mov	r1, r7
 80125c8:	f7ed fe5e 	bl	8000288 <__aeabi_dsub>
 80125cc:	e00f      	b.n	80125ee <__ieee754_rem_pio2+0x1ce>
 80125ce:	462b      	mov	r3, r5
 80125d0:	4622      	mov	r2, r4
 80125d2:	4630      	mov	r0, r6
 80125d4:	4639      	mov	r1, r7
 80125d6:	f7ed fe57 	bl	8000288 <__aeabi_dsub>
 80125da:	ea4f 5328 	mov.w	r3, r8, asr #20
 80125de:	9303      	str	r3, [sp, #12]
 80125e0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80125e4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 80125e8:	f1b8 0f10 	cmp.w	r8, #16
 80125ec:	dc02      	bgt.n	80125f4 <__ieee754_rem_pio2+0x1d4>
 80125ee:	e9ca 0100 	strd	r0, r1, [sl]
 80125f2:	e039      	b.n	8012668 <__ieee754_rem_pio2+0x248>
 80125f4:	a34e      	add	r3, pc, #312	; (adr r3, 8012730 <__ieee754_rem_pio2+0x310>)
 80125f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125fa:	ec51 0b18 	vmov	r0, r1, d8
 80125fe:	f7ed fffb 	bl	80005f8 <__aeabi_dmul>
 8012602:	4604      	mov	r4, r0
 8012604:	460d      	mov	r5, r1
 8012606:	4602      	mov	r2, r0
 8012608:	460b      	mov	r3, r1
 801260a:	4630      	mov	r0, r6
 801260c:	4639      	mov	r1, r7
 801260e:	f7ed fe3b 	bl	8000288 <__aeabi_dsub>
 8012612:	4602      	mov	r2, r0
 8012614:	460b      	mov	r3, r1
 8012616:	4680      	mov	r8, r0
 8012618:	4689      	mov	r9, r1
 801261a:	4630      	mov	r0, r6
 801261c:	4639      	mov	r1, r7
 801261e:	f7ed fe33 	bl	8000288 <__aeabi_dsub>
 8012622:	4622      	mov	r2, r4
 8012624:	462b      	mov	r3, r5
 8012626:	f7ed fe2f 	bl	8000288 <__aeabi_dsub>
 801262a:	a343      	add	r3, pc, #268	; (adr r3, 8012738 <__ieee754_rem_pio2+0x318>)
 801262c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012630:	4604      	mov	r4, r0
 8012632:	460d      	mov	r5, r1
 8012634:	ec51 0b18 	vmov	r0, r1, d8
 8012638:	f7ed ffde 	bl	80005f8 <__aeabi_dmul>
 801263c:	4622      	mov	r2, r4
 801263e:	462b      	mov	r3, r5
 8012640:	f7ed fe22 	bl	8000288 <__aeabi_dsub>
 8012644:	4602      	mov	r2, r0
 8012646:	460b      	mov	r3, r1
 8012648:	4604      	mov	r4, r0
 801264a:	460d      	mov	r5, r1
 801264c:	4640      	mov	r0, r8
 801264e:	4649      	mov	r1, r9
 8012650:	f7ed fe1a 	bl	8000288 <__aeabi_dsub>
 8012654:	9a03      	ldr	r2, [sp, #12]
 8012656:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801265a:	1ad3      	subs	r3, r2, r3
 801265c:	2b31      	cmp	r3, #49	; 0x31
 801265e:	dc24      	bgt.n	80126aa <__ieee754_rem_pio2+0x28a>
 8012660:	e9ca 0100 	strd	r0, r1, [sl]
 8012664:	4646      	mov	r6, r8
 8012666:	464f      	mov	r7, r9
 8012668:	e9da 8900 	ldrd	r8, r9, [sl]
 801266c:	4630      	mov	r0, r6
 801266e:	4642      	mov	r2, r8
 8012670:	464b      	mov	r3, r9
 8012672:	4639      	mov	r1, r7
 8012674:	f7ed fe08 	bl	8000288 <__aeabi_dsub>
 8012678:	462b      	mov	r3, r5
 801267a:	4622      	mov	r2, r4
 801267c:	f7ed fe04 	bl	8000288 <__aeabi_dsub>
 8012680:	9b02      	ldr	r3, [sp, #8]
 8012682:	2b00      	cmp	r3, #0
 8012684:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8012688:	f6bf af0a 	bge.w	80124a0 <__ieee754_rem_pio2+0x80>
 801268c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8012690:	f8ca 3004 	str.w	r3, [sl, #4]
 8012694:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012698:	f8ca 8000 	str.w	r8, [sl]
 801269c:	f8ca 0008 	str.w	r0, [sl, #8]
 80126a0:	f8ca 300c 	str.w	r3, [sl, #12]
 80126a4:	f1cb 0b00 	rsb	fp, fp, #0
 80126a8:	e6fa      	b.n	80124a0 <__ieee754_rem_pio2+0x80>
 80126aa:	a327      	add	r3, pc, #156	; (adr r3, 8012748 <__ieee754_rem_pio2+0x328>)
 80126ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126b0:	ec51 0b18 	vmov	r0, r1, d8
 80126b4:	f7ed ffa0 	bl	80005f8 <__aeabi_dmul>
 80126b8:	4604      	mov	r4, r0
 80126ba:	460d      	mov	r5, r1
 80126bc:	4602      	mov	r2, r0
 80126be:	460b      	mov	r3, r1
 80126c0:	4640      	mov	r0, r8
 80126c2:	4649      	mov	r1, r9
 80126c4:	f7ed fde0 	bl	8000288 <__aeabi_dsub>
 80126c8:	4602      	mov	r2, r0
 80126ca:	460b      	mov	r3, r1
 80126cc:	4606      	mov	r6, r0
 80126ce:	460f      	mov	r7, r1
 80126d0:	4640      	mov	r0, r8
 80126d2:	4649      	mov	r1, r9
 80126d4:	f7ed fdd8 	bl	8000288 <__aeabi_dsub>
 80126d8:	4622      	mov	r2, r4
 80126da:	462b      	mov	r3, r5
 80126dc:	f7ed fdd4 	bl	8000288 <__aeabi_dsub>
 80126e0:	a31b      	add	r3, pc, #108	; (adr r3, 8012750 <__ieee754_rem_pio2+0x330>)
 80126e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126e6:	4604      	mov	r4, r0
 80126e8:	460d      	mov	r5, r1
 80126ea:	ec51 0b18 	vmov	r0, r1, d8
 80126ee:	f7ed ff83 	bl	80005f8 <__aeabi_dmul>
 80126f2:	4622      	mov	r2, r4
 80126f4:	462b      	mov	r3, r5
 80126f6:	f7ed fdc7 	bl	8000288 <__aeabi_dsub>
 80126fa:	4604      	mov	r4, r0
 80126fc:	460d      	mov	r5, r1
 80126fe:	e75f      	b.n	80125c0 <__ieee754_rem_pio2+0x1a0>
 8012700:	4b1b      	ldr	r3, [pc, #108]	; (8012770 <__ieee754_rem_pio2+0x350>)
 8012702:	4598      	cmp	r8, r3
 8012704:	dd36      	ble.n	8012774 <__ieee754_rem_pio2+0x354>
 8012706:	ee10 2a10 	vmov	r2, s0
 801270a:	462b      	mov	r3, r5
 801270c:	4620      	mov	r0, r4
 801270e:	4629      	mov	r1, r5
 8012710:	f7ed fdba 	bl	8000288 <__aeabi_dsub>
 8012714:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8012718:	e9ca 0100 	strd	r0, r1, [sl]
 801271c:	e694      	b.n	8012448 <__ieee754_rem_pio2+0x28>
 801271e:	bf00      	nop
 8012720:	54400000 	.word	0x54400000
 8012724:	3ff921fb 	.word	0x3ff921fb
 8012728:	1a626331 	.word	0x1a626331
 801272c:	3dd0b461 	.word	0x3dd0b461
 8012730:	1a600000 	.word	0x1a600000
 8012734:	3dd0b461 	.word	0x3dd0b461
 8012738:	2e037073 	.word	0x2e037073
 801273c:	3ba3198a 	.word	0x3ba3198a
 8012740:	6dc9c883 	.word	0x6dc9c883
 8012744:	3fe45f30 	.word	0x3fe45f30
 8012748:	2e000000 	.word	0x2e000000
 801274c:	3ba3198a 	.word	0x3ba3198a
 8012750:	252049c1 	.word	0x252049c1
 8012754:	397b839a 	.word	0x397b839a
 8012758:	3fe921fb 	.word	0x3fe921fb
 801275c:	4002d97b 	.word	0x4002d97b
 8012760:	3ff921fb 	.word	0x3ff921fb
 8012764:	413921fb 	.word	0x413921fb
 8012768:	3fe00000 	.word	0x3fe00000
 801276c:	08021ed0 	.word	0x08021ed0
 8012770:	7fefffff 	.word	0x7fefffff
 8012774:	ea4f 5428 	mov.w	r4, r8, asr #20
 8012778:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 801277c:	ee10 0a10 	vmov	r0, s0
 8012780:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8012784:	ee10 6a10 	vmov	r6, s0
 8012788:	460f      	mov	r7, r1
 801278a:	f7ee f9e5 	bl	8000b58 <__aeabi_d2iz>
 801278e:	f7ed fec9 	bl	8000524 <__aeabi_i2d>
 8012792:	4602      	mov	r2, r0
 8012794:	460b      	mov	r3, r1
 8012796:	4630      	mov	r0, r6
 8012798:	4639      	mov	r1, r7
 801279a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801279e:	f7ed fd73 	bl	8000288 <__aeabi_dsub>
 80127a2:	4b23      	ldr	r3, [pc, #140]	; (8012830 <__ieee754_rem_pio2+0x410>)
 80127a4:	2200      	movs	r2, #0
 80127a6:	f7ed ff27 	bl	80005f8 <__aeabi_dmul>
 80127aa:	460f      	mov	r7, r1
 80127ac:	4606      	mov	r6, r0
 80127ae:	f7ee f9d3 	bl	8000b58 <__aeabi_d2iz>
 80127b2:	f7ed feb7 	bl	8000524 <__aeabi_i2d>
 80127b6:	4602      	mov	r2, r0
 80127b8:	460b      	mov	r3, r1
 80127ba:	4630      	mov	r0, r6
 80127bc:	4639      	mov	r1, r7
 80127be:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80127c2:	f7ed fd61 	bl	8000288 <__aeabi_dsub>
 80127c6:	4b1a      	ldr	r3, [pc, #104]	; (8012830 <__ieee754_rem_pio2+0x410>)
 80127c8:	2200      	movs	r2, #0
 80127ca:	f7ed ff15 	bl	80005f8 <__aeabi_dmul>
 80127ce:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80127d2:	ad04      	add	r5, sp, #16
 80127d4:	f04f 0803 	mov.w	r8, #3
 80127d8:	46a9      	mov	r9, r5
 80127da:	2600      	movs	r6, #0
 80127dc:	2700      	movs	r7, #0
 80127de:	4632      	mov	r2, r6
 80127e0:	463b      	mov	r3, r7
 80127e2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80127e6:	46c3      	mov	fp, r8
 80127e8:	3d08      	subs	r5, #8
 80127ea:	f108 38ff 	add.w	r8, r8, #4294967295
 80127ee:	f7ee f96b 	bl	8000ac8 <__aeabi_dcmpeq>
 80127f2:	2800      	cmp	r0, #0
 80127f4:	d1f3      	bne.n	80127de <__ieee754_rem_pio2+0x3be>
 80127f6:	4b0f      	ldr	r3, [pc, #60]	; (8012834 <__ieee754_rem_pio2+0x414>)
 80127f8:	9301      	str	r3, [sp, #4]
 80127fa:	2302      	movs	r3, #2
 80127fc:	9300      	str	r3, [sp, #0]
 80127fe:	4622      	mov	r2, r4
 8012800:	465b      	mov	r3, fp
 8012802:	4651      	mov	r1, sl
 8012804:	4648      	mov	r0, r9
 8012806:	f000 f993 	bl	8012b30 <__kernel_rem_pio2>
 801280a:	9b02      	ldr	r3, [sp, #8]
 801280c:	2b00      	cmp	r3, #0
 801280e:	4683      	mov	fp, r0
 8012810:	f6bf ae46 	bge.w	80124a0 <__ieee754_rem_pio2+0x80>
 8012814:	e9da 2100 	ldrd	r2, r1, [sl]
 8012818:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801281c:	e9ca 2300 	strd	r2, r3, [sl]
 8012820:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8012824:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012828:	e9ca 2302 	strd	r2, r3, [sl, #8]
 801282c:	e73a      	b.n	80126a4 <__ieee754_rem_pio2+0x284>
 801282e:	bf00      	nop
 8012830:	41700000 	.word	0x41700000
 8012834:	08021f50 	.word	0x08021f50

08012838 <__ieee754_sqrt>:
 8012838:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801283c:	ec55 4b10 	vmov	r4, r5, d0
 8012840:	4e55      	ldr	r6, [pc, #340]	; (8012998 <__ieee754_sqrt+0x160>)
 8012842:	43ae      	bics	r6, r5
 8012844:	ee10 0a10 	vmov	r0, s0
 8012848:	ee10 3a10 	vmov	r3, s0
 801284c:	462a      	mov	r2, r5
 801284e:	4629      	mov	r1, r5
 8012850:	d110      	bne.n	8012874 <__ieee754_sqrt+0x3c>
 8012852:	ee10 2a10 	vmov	r2, s0
 8012856:	462b      	mov	r3, r5
 8012858:	f7ed fece 	bl	80005f8 <__aeabi_dmul>
 801285c:	4602      	mov	r2, r0
 801285e:	460b      	mov	r3, r1
 8012860:	4620      	mov	r0, r4
 8012862:	4629      	mov	r1, r5
 8012864:	f7ed fd12 	bl	800028c <__adddf3>
 8012868:	4604      	mov	r4, r0
 801286a:	460d      	mov	r5, r1
 801286c:	ec45 4b10 	vmov	d0, r4, r5
 8012870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012874:	2d00      	cmp	r5, #0
 8012876:	dc10      	bgt.n	801289a <__ieee754_sqrt+0x62>
 8012878:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801287c:	4330      	orrs	r0, r6
 801287e:	d0f5      	beq.n	801286c <__ieee754_sqrt+0x34>
 8012880:	b15d      	cbz	r5, 801289a <__ieee754_sqrt+0x62>
 8012882:	ee10 2a10 	vmov	r2, s0
 8012886:	462b      	mov	r3, r5
 8012888:	ee10 0a10 	vmov	r0, s0
 801288c:	f7ed fcfc 	bl	8000288 <__aeabi_dsub>
 8012890:	4602      	mov	r2, r0
 8012892:	460b      	mov	r3, r1
 8012894:	f7ed ffda 	bl	800084c <__aeabi_ddiv>
 8012898:	e7e6      	b.n	8012868 <__ieee754_sqrt+0x30>
 801289a:	1512      	asrs	r2, r2, #20
 801289c:	d074      	beq.n	8012988 <__ieee754_sqrt+0x150>
 801289e:	07d4      	lsls	r4, r2, #31
 80128a0:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80128a4:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 80128a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80128ac:	bf5e      	ittt	pl
 80128ae:	0fda      	lsrpl	r2, r3, #31
 80128b0:	005b      	lslpl	r3, r3, #1
 80128b2:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 80128b6:	2400      	movs	r4, #0
 80128b8:	0fda      	lsrs	r2, r3, #31
 80128ba:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80128be:	107f      	asrs	r7, r7, #1
 80128c0:	005b      	lsls	r3, r3, #1
 80128c2:	2516      	movs	r5, #22
 80128c4:	4620      	mov	r0, r4
 80128c6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80128ca:	1886      	adds	r6, r0, r2
 80128cc:	428e      	cmp	r6, r1
 80128ce:	bfde      	ittt	le
 80128d0:	1b89      	suble	r1, r1, r6
 80128d2:	18b0      	addle	r0, r6, r2
 80128d4:	18a4      	addle	r4, r4, r2
 80128d6:	0049      	lsls	r1, r1, #1
 80128d8:	3d01      	subs	r5, #1
 80128da:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80128de:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80128e2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80128e6:	d1f0      	bne.n	80128ca <__ieee754_sqrt+0x92>
 80128e8:	462a      	mov	r2, r5
 80128ea:	f04f 0e20 	mov.w	lr, #32
 80128ee:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80128f2:	4281      	cmp	r1, r0
 80128f4:	eb06 0c05 	add.w	ip, r6, r5
 80128f8:	dc02      	bgt.n	8012900 <__ieee754_sqrt+0xc8>
 80128fa:	d113      	bne.n	8012924 <__ieee754_sqrt+0xec>
 80128fc:	459c      	cmp	ip, r3
 80128fe:	d811      	bhi.n	8012924 <__ieee754_sqrt+0xec>
 8012900:	f1bc 0f00 	cmp.w	ip, #0
 8012904:	eb0c 0506 	add.w	r5, ip, r6
 8012908:	da43      	bge.n	8012992 <__ieee754_sqrt+0x15a>
 801290a:	2d00      	cmp	r5, #0
 801290c:	db41      	blt.n	8012992 <__ieee754_sqrt+0x15a>
 801290e:	f100 0801 	add.w	r8, r0, #1
 8012912:	1a09      	subs	r1, r1, r0
 8012914:	459c      	cmp	ip, r3
 8012916:	bf88      	it	hi
 8012918:	f101 31ff 	addhi.w	r1, r1, #4294967295
 801291c:	eba3 030c 	sub.w	r3, r3, ip
 8012920:	4432      	add	r2, r6
 8012922:	4640      	mov	r0, r8
 8012924:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8012928:	f1be 0e01 	subs.w	lr, lr, #1
 801292c:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8012930:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8012934:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8012938:	d1db      	bne.n	80128f2 <__ieee754_sqrt+0xba>
 801293a:	430b      	orrs	r3, r1
 801293c:	d006      	beq.n	801294c <__ieee754_sqrt+0x114>
 801293e:	1c50      	adds	r0, r2, #1
 8012940:	bf13      	iteet	ne
 8012942:	3201      	addne	r2, #1
 8012944:	3401      	addeq	r4, #1
 8012946:	4672      	moveq	r2, lr
 8012948:	f022 0201 	bicne.w	r2, r2, #1
 801294c:	1063      	asrs	r3, r4, #1
 801294e:	0852      	lsrs	r2, r2, #1
 8012950:	07e1      	lsls	r1, r4, #31
 8012952:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8012956:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801295a:	bf48      	it	mi
 801295c:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8012960:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8012964:	4614      	mov	r4, r2
 8012966:	e781      	b.n	801286c <__ieee754_sqrt+0x34>
 8012968:	0ad9      	lsrs	r1, r3, #11
 801296a:	3815      	subs	r0, #21
 801296c:	055b      	lsls	r3, r3, #21
 801296e:	2900      	cmp	r1, #0
 8012970:	d0fa      	beq.n	8012968 <__ieee754_sqrt+0x130>
 8012972:	02cd      	lsls	r5, r1, #11
 8012974:	d50a      	bpl.n	801298c <__ieee754_sqrt+0x154>
 8012976:	f1c2 0420 	rsb	r4, r2, #32
 801297a:	fa23 f404 	lsr.w	r4, r3, r4
 801297e:	1e55      	subs	r5, r2, #1
 8012980:	4093      	lsls	r3, r2
 8012982:	4321      	orrs	r1, r4
 8012984:	1b42      	subs	r2, r0, r5
 8012986:	e78a      	b.n	801289e <__ieee754_sqrt+0x66>
 8012988:	4610      	mov	r0, r2
 801298a:	e7f0      	b.n	801296e <__ieee754_sqrt+0x136>
 801298c:	0049      	lsls	r1, r1, #1
 801298e:	3201      	adds	r2, #1
 8012990:	e7ef      	b.n	8012972 <__ieee754_sqrt+0x13a>
 8012992:	4680      	mov	r8, r0
 8012994:	e7bd      	b.n	8012912 <__ieee754_sqrt+0xda>
 8012996:	bf00      	nop
 8012998:	7ff00000 	.word	0x7ff00000
 801299c:	00000000 	.word	0x00000000

080129a0 <__kernel_cos>:
 80129a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80129a4:	ec57 6b10 	vmov	r6, r7, d0
 80129a8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80129ac:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80129b0:	ed8d 1b00 	vstr	d1, [sp]
 80129b4:	da07      	bge.n	80129c6 <__kernel_cos+0x26>
 80129b6:	ee10 0a10 	vmov	r0, s0
 80129ba:	4639      	mov	r1, r7
 80129bc:	f7ee f8cc 	bl	8000b58 <__aeabi_d2iz>
 80129c0:	2800      	cmp	r0, #0
 80129c2:	f000 8088 	beq.w	8012ad6 <__kernel_cos+0x136>
 80129c6:	4632      	mov	r2, r6
 80129c8:	463b      	mov	r3, r7
 80129ca:	4630      	mov	r0, r6
 80129cc:	4639      	mov	r1, r7
 80129ce:	f7ed fe13 	bl	80005f8 <__aeabi_dmul>
 80129d2:	4b51      	ldr	r3, [pc, #324]	; (8012b18 <__kernel_cos+0x178>)
 80129d4:	2200      	movs	r2, #0
 80129d6:	4604      	mov	r4, r0
 80129d8:	460d      	mov	r5, r1
 80129da:	f7ed fe0d 	bl	80005f8 <__aeabi_dmul>
 80129de:	a340      	add	r3, pc, #256	; (adr r3, 8012ae0 <__kernel_cos+0x140>)
 80129e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129e4:	4682      	mov	sl, r0
 80129e6:	468b      	mov	fp, r1
 80129e8:	4620      	mov	r0, r4
 80129ea:	4629      	mov	r1, r5
 80129ec:	f7ed fe04 	bl	80005f8 <__aeabi_dmul>
 80129f0:	a33d      	add	r3, pc, #244	; (adr r3, 8012ae8 <__kernel_cos+0x148>)
 80129f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129f6:	f7ed fc49 	bl	800028c <__adddf3>
 80129fa:	4622      	mov	r2, r4
 80129fc:	462b      	mov	r3, r5
 80129fe:	f7ed fdfb 	bl	80005f8 <__aeabi_dmul>
 8012a02:	a33b      	add	r3, pc, #236	; (adr r3, 8012af0 <__kernel_cos+0x150>)
 8012a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a08:	f7ed fc3e 	bl	8000288 <__aeabi_dsub>
 8012a0c:	4622      	mov	r2, r4
 8012a0e:	462b      	mov	r3, r5
 8012a10:	f7ed fdf2 	bl	80005f8 <__aeabi_dmul>
 8012a14:	a338      	add	r3, pc, #224	; (adr r3, 8012af8 <__kernel_cos+0x158>)
 8012a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a1a:	f7ed fc37 	bl	800028c <__adddf3>
 8012a1e:	4622      	mov	r2, r4
 8012a20:	462b      	mov	r3, r5
 8012a22:	f7ed fde9 	bl	80005f8 <__aeabi_dmul>
 8012a26:	a336      	add	r3, pc, #216	; (adr r3, 8012b00 <__kernel_cos+0x160>)
 8012a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a2c:	f7ed fc2c 	bl	8000288 <__aeabi_dsub>
 8012a30:	4622      	mov	r2, r4
 8012a32:	462b      	mov	r3, r5
 8012a34:	f7ed fde0 	bl	80005f8 <__aeabi_dmul>
 8012a38:	a333      	add	r3, pc, #204	; (adr r3, 8012b08 <__kernel_cos+0x168>)
 8012a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a3e:	f7ed fc25 	bl	800028c <__adddf3>
 8012a42:	4622      	mov	r2, r4
 8012a44:	462b      	mov	r3, r5
 8012a46:	f7ed fdd7 	bl	80005f8 <__aeabi_dmul>
 8012a4a:	4622      	mov	r2, r4
 8012a4c:	462b      	mov	r3, r5
 8012a4e:	f7ed fdd3 	bl	80005f8 <__aeabi_dmul>
 8012a52:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012a56:	4604      	mov	r4, r0
 8012a58:	460d      	mov	r5, r1
 8012a5a:	4630      	mov	r0, r6
 8012a5c:	4639      	mov	r1, r7
 8012a5e:	f7ed fdcb 	bl	80005f8 <__aeabi_dmul>
 8012a62:	460b      	mov	r3, r1
 8012a64:	4602      	mov	r2, r0
 8012a66:	4629      	mov	r1, r5
 8012a68:	4620      	mov	r0, r4
 8012a6a:	f7ed fc0d 	bl	8000288 <__aeabi_dsub>
 8012a6e:	4b2b      	ldr	r3, [pc, #172]	; (8012b1c <__kernel_cos+0x17c>)
 8012a70:	4598      	cmp	r8, r3
 8012a72:	4606      	mov	r6, r0
 8012a74:	460f      	mov	r7, r1
 8012a76:	dc10      	bgt.n	8012a9a <__kernel_cos+0xfa>
 8012a78:	4602      	mov	r2, r0
 8012a7a:	460b      	mov	r3, r1
 8012a7c:	4650      	mov	r0, sl
 8012a7e:	4659      	mov	r1, fp
 8012a80:	f7ed fc02 	bl	8000288 <__aeabi_dsub>
 8012a84:	460b      	mov	r3, r1
 8012a86:	4926      	ldr	r1, [pc, #152]	; (8012b20 <__kernel_cos+0x180>)
 8012a88:	4602      	mov	r2, r0
 8012a8a:	2000      	movs	r0, #0
 8012a8c:	f7ed fbfc 	bl	8000288 <__aeabi_dsub>
 8012a90:	ec41 0b10 	vmov	d0, r0, r1
 8012a94:	b003      	add	sp, #12
 8012a96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a9a:	4b22      	ldr	r3, [pc, #136]	; (8012b24 <__kernel_cos+0x184>)
 8012a9c:	4920      	ldr	r1, [pc, #128]	; (8012b20 <__kernel_cos+0x180>)
 8012a9e:	4598      	cmp	r8, r3
 8012aa0:	bfcc      	ite	gt
 8012aa2:	4d21      	ldrgt	r5, [pc, #132]	; (8012b28 <__kernel_cos+0x188>)
 8012aa4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8012aa8:	2400      	movs	r4, #0
 8012aaa:	4622      	mov	r2, r4
 8012aac:	462b      	mov	r3, r5
 8012aae:	2000      	movs	r0, #0
 8012ab0:	f7ed fbea 	bl	8000288 <__aeabi_dsub>
 8012ab4:	4622      	mov	r2, r4
 8012ab6:	4680      	mov	r8, r0
 8012ab8:	4689      	mov	r9, r1
 8012aba:	462b      	mov	r3, r5
 8012abc:	4650      	mov	r0, sl
 8012abe:	4659      	mov	r1, fp
 8012ac0:	f7ed fbe2 	bl	8000288 <__aeabi_dsub>
 8012ac4:	4632      	mov	r2, r6
 8012ac6:	463b      	mov	r3, r7
 8012ac8:	f7ed fbde 	bl	8000288 <__aeabi_dsub>
 8012acc:	4602      	mov	r2, r0
 8012ace:	460b      	mov	r3, r1
 8012ad0:	4640      	mov	r0, r8
 8012ad2:	4649      	mov	r1, r9
 8012ad4:	e7da      	b.n	8012a8c <__kernel_cos+0xec>
 8012ad6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8012b10 <__kernel_cos+0x170>
 8012ada:	e7db      	b.n	8012a94 <__kernel_cos+0xf4>
 8012adc:	f3af 8000 	nop.w
 8012ae0:	be8838d4 	.word	0xbe8838d4
 8012ae4:	bda8fae9 	.word	0xbda8fae9
 8012ae8:	bdb4b1c4 	.word	0xbdb4b1c4
 8012aec:	3e21ee9e 	.word	0x3e21ee9e
 8012af0:	809c52ad 	.word	0x809c52ad
 8012af4:	3e927e4f 	.word	0x3e927e4f
 8012af8:	19cb1590 	.word	0x19cb1590
 8012afc:	3efa01a0 	.word	0x3efa01a0
 8012b00:	16c15177 	.word	0x16c15177
 8012b04:	3f56c16c 	.word	0x3f56c16c
 8012b08:	5555554c 	.word	0x5555554c
 8012b0c:	3fa55555 	.word	0x3fa55555
 8012b10:	00000000 	.word	0x00000000
 8012b14:	3ff00000 	.word	0x3ff00000
 8012b18:	3fe00000 	.word	0x3fe00000
 8012b1c:	3fd33332 	.word	0x3fd33332
 8012b20:	3ff00000 	.word	0x3ff00000
 8012b24:	3fe90000 	.word	0x3fe90000
 8012b28:	3fd20000 	.word	0x3fd20000
 8012b2c:	00000000 	.word	0x00000000

08012b30 <__kernel_rem_pio2>:
 8012b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b34:	ed2d 8b02 	vpush	{d8}
 8012b38:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8012b3c:	f112 0f14 	cmn.w	r2, #20
 8012b40:	9308      	str	r3, [sp, #32]
 8012b42:	9101      	str	r1, [sp, #4]
 8012b44:	4bc4      	ldr	r3, [pc, #784]	; (8012e58 <__kernel_rem_pio2+0x328>)
 8012b46:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8012b48:	900b      	str	r0, [sp, #44]	; 0x2c
 8012b4a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012b4e:	9302      	str	r3, [sp, #8]
 8012b50:	9b08      	ldr	r3, [sp, #32]
 8012b52:	f103 33ff 	add.w	r3, r3, #4294967295
 8012b56:	bfa8      	it	ge
 8012b58:	1ed4      	subge	r4, r2, #3
 8012b5a:	9306      	str	r3, [sp, #24]
 8012b5c:	bfb2      	itee	lt
 8012b5e:	2400      	movlt	r4, #0
 8012b60:	2318      	movge	r3, #24
 8012b62:	fb94 f4f3 	sdivge	r4, r4, r3
 8012b66:	f06f 0317 	mvn.w	r3, #23
 8012b6a:	fb04 3303 	mla	r3, r4, r3, r3
 8012b6e:	eb03 0a02 	add.w	sl, r3, r2
 8012b72:	9b02      	ldr	r3, [sp, #8]
 8012b74:	9a06      	ldr	r2, [sp, #24]
 8012b76:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8012e48 <__kernel_rem_pio2+0x318>
 8012b7a:	eb03 0802 	add.w	r8, r3, r2
 8012b7e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012b80:	1aa7      	subs	r7, r4, r2
 8012b82:	ae22      	add	r6, sp, #136	; 0x88
 8012b84:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8012b88:	2500      	movs	r5, #0
 8012b8a:	4545      	cmp	r5, r8
 8012b8c:	dd13      	ble.n	8012bb6 <__kernel_rem_pio2+0x86>
 8012b8e:	9b08      	ldr	r3, [sp, #32]
 8012b90:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8012e48 <__kernel_rem_pio2+0x318>
 8012b94:	aa22      	add	r2, sp, #136	; 0x88
 8012b96:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8012b9a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8012b9e:	f04f 0800 	mov.w	r8, #0
 8012ba2:	9b02      	ldr	r3, [sp, #8]
 8012ba4:	4598      	cmp	r8, r3
 8012ba6:	dc2f      	bgt.n	8012c08 <__kernel_rem_pio2+0xd8>
 8012ba8:	ed8d 8b04 	vstr	d8, [sp, #16]
 8012bac:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8012bb0:	462f      	mov	r7, r5
 8012bb2:	2600      	movs	r6, #0
 8012bb4:	e01b      	b.n	8012bee <__kernel_rem_pio2+0xbe>
 8012bb6:	42ef      	cmn	r7, r5
 8012bb8:	d407      	bmi.n	8012bca <__kernel_rem_pio2+0x9a>
 8012bba:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8012bbe:	f7ed fcb1 	bl	8000524 <__aeabi_i2d>
 8012bc2:	e8e6 0102 	strd	r0, r1, [r6], #8
 8012bc6:	3501      	adds	r5, #1
 8012bc8:	e7df      	b.n	8012b8a <__kernel_rem_pio2+0x5a>
 8012bca:	ec51 0b18 	vmov	r0, r1, d8
 8012bce:	e7f8      	b.n	8012bc2 <__kernel_rem_pio2+0x92>
 8012bd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012bd4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8012bd8:	f7ed fd0e 	bl	80005f8 <__aeabi_dmul>
 8012bdc:	4602      	mov	r2, r0
 8012bde:	460b      	mov	r3, r1
 8012be0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012be4:	f7ed fb52 	bl	800028c <__adddf3>
 8012be8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012bec:	3601      	adds	r6, #1
 8012bee:	9b06      	ldr	r3, [sp, #24]
 8012bf0:	429e      	cmp	r6, r3
 8012bf2:	f1a7 0708 	sub.w	r7, r7, #8
 8012bf6:	ddeb      	ble.n	8012bd0 <__kernel_rem_pio2+0xa0>
 8012bf8:	ed9d 7b04 	vldr	d7, [sp, #16]
 8012bfc:	f108 0801 	add.w	r8, r8, #1
 8012c00:	ecab 7b02 	vstmia	fp!, {d7}
 8012c04:	3508      	adds	r5, #8
 8012c06:	e7cc      	b.n	8012ba2 <__kernel_rem_pio2+0x72>
 8012c08:	9b02      	ldr	r3, [sp, #8]
 8012c0a:	aa0e      	add	r2, sp, #56	; 0x38
 8012c0c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012c10:	930d      	str	r3, [sp, #52]	; 0x34
 8012c12:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012c14:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8012c18:	9c02      	ldr	r4, [sp, #8]
 8012c1a:	930c      	str	r3, [sp, #48]	; 0x30
 8012c1c:	00e3      	lsls	r3, r4, #3
 8012c1e:	930a      	str	r3, [sp, #40]	; 0x28
 8012c20:	ab9a      	add	r3, sp, #616	; 0x268
 8012c22:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012c26:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8012c2a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8012c2e:	ab72      	add	r3, sp, #456	; 0x1c8
 8012c30:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8012c34:	46c3      	mov	fp, r8
 8012c36:	46a1      	mov	r9, r4
 8012c38:	f1b9 0f00 	cmp.w	r9, #0
 8012c3c:	f1a5 0508 	sub.w	r5, r5, #8
 8012c40:	dc77      	bgt.n	8012d32 <__kernel_rem_pio2+0x202>
 8012c42:	ec47 6b10 	vmov	d0, r6, r7
 8012c46:	4650      	mov	r0, sl
 8012c48:	f000 fbc6 	bl	80133d8 <scalbn>
 8012c4c:	ec57 6b10 	vmov	r6, r7, d0
 8012c50:	2200      	movs	r2, #0
 8012c52:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8012c56:	ee10 0a10 	vmov	r0, s0
 8012c5a:	4639      	mov	r1, r7
 8012c5c:	f7ed fccc 	bl	80005f8 <__aeabi_dmul>
 8012c60:	ec41 0b10 	vmov	d0, r0, r1
 8012c64:	f7fe fd64 	bl	8011730 <floor>
 8012c68:	4b7c      	ldr	r3, [pc, #496]	; (8012e5c <__kernel_rem_pio2+0x32c>)
 8012c6a:	ec51 0b10 	vmov	r0, r1, d0
 8012c6e:	2200      	movs	r2, #0
 8012c70:	f7ed fcc2 	bl	80005f8 <__aeabi_dmul>
 8012c74:	4602      	mov	r2, r0
 8012c76:	460b      	mov	r3, r1
 8012c78:	4630      	mov	r0, r6
 8012c7a:	4639      	mov	r1, r7
 8012c7c:	f7ed fb04 	bl	8000288 <__aeabi_dsub>
 8012c80:	460f      	mov	r7, r1
 8012c82:	4606      	mov	r6, r0
 8012c84:	f7ed ff68 	bl	8000b58 <__aeabi_d2iz>
 8012c88:	9004      	str	r0, [sp, #16]
 8012c8a:	f7ed fc4b 	bl	8000524 <__aeabi_i2d>
 8012c8e:	4602      	mov	r2, r0
 8012c90:	460b      	mov	r3, r1
 8012c92:	4630      	mov	r0, r6
 8012c94:	4639      	mov	r1, r7
 8012c96:	f7ed faf7 	bl	8000288 <__aeabi_dsub>
 8012c9a:	f1ba 0f00 	cmp.w	sl, #0
 8012c9e:	4606      	mov	r6, r0
 8012ca0:	460f      	mov	r7, r1
 8012ca2:	dd6d      	ble.n	8012d80 <__kernel_rem_pio2+0x250>
 8012ca4:	1e62      	subs	r2, r4, #1
 8012ca6:	ab0e      	add	r3, sp, #56	; 0x38
 8012ca8:	9d04      	ldr	r5, [sp, #16]
 8012caa:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8012cae:	f1ca 0118 	rsb	r1, sl, #24
 8012cb2:	fa40 f301 	asr.w	r3, r0, r1
 8012cb6:	441d      	add	r5, r3
 8012cb8:	408b      	lsls	r3, r1
 8012cba:	1ac0      	subs	r0, r0, r3
 8012cbc:	ab0e      	add	r3, sp, #56	; 0x38
 8012cbe:	9504      	str	r5, [sp, #16]
 8012cc0:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8012cc4:	f1ca 0317 	rsb	r3, sl, #23
 8012cc8:	fa40 fb03 	asr.w	fp, r0, r3
 8012ccc:	f1bb 0f00 	cmp.w	fp, #0
 8012cd0:	dd65      	ble.n	8012d9e <__kernel_rem_pio2+0x26e>
 8012cd2:	9b04      	ldr	r3, [sp, #16]
 8012cd4:	2200      	movs	r2, #0
 8012cd6:	3301      	adds	r3, #1
 8012cd8:	9304      	str	r3, [sp, #16]
 8012cda:	4615      	mov	r5, r2
 8012cdc:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8012ce0:	4294      	cmp	r4, r2
 8012ce2:	f300 809c 	bgt.w	8012e1e <__kernel_rem_pio2+0x2ee>
 8012ce6:	f1ba 0f00 	cmp.w	sl, #0
 8012cea:	dd07      	ble.n	8012cfc <__kernel_rem_pio2+0x1cc>
 8012cec:	f1ba 0f01 	cmp.w	sl, #1
 8012cf0:	f000 80c0 	beq.w	8012e74 <__kernel_rem_pio2+0x344>
 8012cf4:	f1ba 0f02 	cmp.w	sl, #2
 8012cf8:	f000 80c6 	beq.w	8012e88 <__kernel_rem_pio2+0x358>
 8012cfc:	f1bb 0f02 	cmp.w	fp, #2
 8012d00:	d14d      	bne.n	8012d9e <__kernel_rem_pio2+0x26e>
 8012d02:	4632      	mov	r2, r6
 8012d04:	463b      	mov	r3, r7
 8012d06:	4956      	ldr	r1, [pc, #344]	; (8012e60 <__kernel_rem_pio2+0x330>)
 8012d08:	2000      	movs	r0, #0
 8012d0a:	f7ed fabd 	bl	8000288 <__aeabi_dsub>
 8012d0e:	4606      	mov	r6, r0
 8012d10:	460f      	mov	r7, r1
 8012d12:	2d00      	cmp	r5, #0
 8012d14:	d043      	beq.n	8012d9e <__kernel_rem_pio2+0x26e>
 8012d16:	4650      	mov	r0, sl
 8012d18:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8012e50 <__kernel_rem_pio2+0x320>
 8012d1c:	f000 fb5c 	bl	80133d8 <scalbn>
 8012d20:	4630      	mov	r0, r6
 8012d22:	4639      	mov	r1, r7
 8012d24:	ec53 2b10 	vmov	r2, r3, d0
 8012d28:	f7ed faae 	bl	8000288 <__aeabi_dsub>
 8012d2c:	4606      	mov	r6, r0
 8012d2e:	460f      	mov	r7, r1
 8012d30:	e035      	b.n	8012d9e <__kernel_rem_pio2+0x26e>
 8012d32:	4b4c      	ldr	r3, [pc, #304]	; (8012e64 <__kernel_rem_pio2+0x334>)
 8012d34:	2200      	movs	r2, #0
 8012d36:	4630      	mov	r0, r6
 8012d38:	4639      	mov	r1, r7
 8012d3a:	f7ed fc5d 	bl	80005f8 <__aeabi_dmul>
 8012d3e:	f7ed ff0b 	bl	8000b58 <__aeabi_d2iz>
 8012d42:	f7ed fbef 	bl	8000524 <__aeabi_i2d>
 8012d46:	4602      	mov	r2, r0
 8012d48:	460b      	mov	r3, r1
 8012d4a:	ec43 2b18 	vmov	d8, r2, r3
 8012d4e:	4b46      	ldr	r3, [pc, #280]	; (8012e68 <__kernel_rem_pio2+0x338>)
 8012d50:	2200      	movs	r2, #0
 8012d52:	f7ed fc51 	bl	80005f8 <__aeabi_dmul>
 8012d56:	4602      	mov	r2, r0
 8012d58:	460b      	mov	r3, r1
 8012d5a:	4630      	mov	r0, r6
 8012d5c:	4639      	mov	r1, r7
 8012d5e:	f7ed fa93 	bl	8000288 <__aeabi_dsub>
 8012d62:	f7ed fef9 	bl	8000b58 <__aeabi_d2iz>
 8012d66:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012d6a:	f84b 0b04 	str.w	r0, [fp], #4
 8012d6e:	ec51 0b18 	vmov	r0, r1, d8
 8012d72:	f7ed fa8b 	bl	800028c <__adddf3>
 8012d76:	f109 39ff 	add.w	r9, r9, #4294967295
 8012d7a:	4606      	mov	r6, r0
 8012d7c:	460f      	mov	r7, r1
 8012d7e:	e75b      	b.n	8012c38 <__kernel_rem_pio2+0x108>
 8012d80:	d106      	bne.n	8012d90 <__kernel_rem_pio2+0x260>
 8012d82:	1e63      	subs	r3, r4, #1
 8012d84:	aa0e      	add	r2, sp, #56	; 0x38
 8012d86:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8012d8a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8012d8e:	e79d      	b.n	8012ccc <__kernel_rem_pio2+0x19c>
 8012d90:	4b36      	ldr	r3, [pc, #216]	; (8012e6c <__kernel_rem_pio2+0x33c>)
 8012d92:	2200      	movs	r2, #0
 8012d94:	f7ed feb6 	bl	8000b04 <__aeabi_dcmpge>
 8012d98:	2800      	cmp	r0, #0
 8012d9a:	d13d      	bne.n	8012e18 <__kernel_rem_pio2+0x2e8>
 8012d9c:	4683      	mov	fp, r0
 8012d9e:	2200      	movs	r2, #0
 8012da0:	2300      	movs	r3, #0
 8012da2:	4630      	mov	r0, r6
 8012da4:	4639      	mov	r1, r7
 8012da6:	f7ed fe8f 	bl	8000ac8 <__aeabi_dcmpeq>
 8012daa:	2800      	cmp	r0, #0
 8012dac:	f000 80c0 	beq.w	8012f30 <__kernel_rem_pio2+0x400>
 8012db0:	1e65      	subs	r5, r4, #1
 8012db2:	462b      	mov	r3, r5
 8012db4:	2200      	movs	r2, #0
 8012db6:	9902      	ldr	r1, [sp, #8]
 8012db8:	428b      	cmp	r3, r1
 8012dba:	da6c      	bge.n	8012e96 <__kernel_rem_pio2+0x366>
 8012dbc:	2a00      	cmp	r2, #0
 8012dbe:	f000 8089 	beq.w	8012ed4 <__kernel_rem_pio2+0x3a4>
 8012dc2:	ab0e      	add	r3, sp, #56	; 0x38
 8012dc4:	f1aa 0a18 	sub.w	sl, sl, #24
 8012dc8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	f000 80ad 	beq.w	8012f2c <__kernel_rem_pio2+0x3fc>
 8012dd2:	4650      	mov	r0, sl
 8012dd4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8012e50 <__kernel_rem_pio2+0x320>
 8012dd8:	f000 fafe 	bl	80133d8 <scalbn>
 8012ddc:	ab9a      	add	r3, sp, #616	; 0x268
 8012dde:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8012de2:	ec57 6b10 	vmov	r6, r7, d0
 8012de6:	00ec      	lsls	r4, r5, #3
 8012de8:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 8012dec:	46aa      	mov	sl, r5
 8012dee:	f1ba 0f00 	cmp.w	sl, #0
 8012df2:	f280 80d6 	bge.w	8012fa2 <__kernel_rem_pio2+0x472>
 8012df6:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8012e48 <__kernel_rem_pio2+0x318>
 8012dfa:	462e      	mov	r6, r5
 8012dfc:	2e00      	cmp	r6, #0
 8012dfe:	f2c0 8104 	blt.w	801300a <__kernel_rem_pio2+0x4da>
 8012e02:	ab72      	add	r3, sp, #456	; 0x1c8
 8012e04:	ed8d 8b06 	vstr	d8, [sp, #24]
 8012e08:	f8df a064 	ldr.w	sl, [pc, #100]	; 8012e70 <__kernel_rem_pio2+0x340>
 8012e0c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8012e10:	f04f 0800 	mov.w	r8, #0
 8012e14:	1baf      	subs	r7, r5, r6
 8012e16:	e0ea      	b.n	8012fee <__kernel_rem_pio2+0x4be>
 8012e18:	f04f 0b02 	mov.w	fp, #2
 8012e1c:	e759      	b.n	8012cd2 <__kernel_rem_pio2+0x1a2>
 8012e1e:	f8d8 3000 	ldr.w	r3, [r8]
 8012e22:	b955      	cbnz	r5, 8012e3a <__kernel_rem_pio2+0x30a>
 8012e24:	b123      	cbz	r3, 8012e30 <__kernel_rem_pio2+0x300>
 8012e26:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8012e2a:	f8c8 3000 	str.w	r3, [r8]
 8012e2e:	2301      	movs	r3, #1
 8012e30:	3201      	adds	r2, #1
 8012e32:	f108 0804 	add.w	r8, r8, #4
 8012e36:	461d      	mov	r5, r3
 8012e38:	e752      	b.n	8012ce0 <__kernel_rem_pio2+0x1b0>
 8012e3a:	1acb      	subs	r3, r1, r3
 8012e3c:	f8c8 3000 	str.w	r3, [r8]
 8012e40:	462b      	mov	r3, r5
 8012e42:	e7f5      	b.n	8012e30 <__kernel_rem_pio2+0x300>
 8012e44:	f3af 8000 	nop.w
	...
 8012e54:	3ff00000 	.word	0x3ff00000
 8012e58:	08022098 	.word	0x08022098
 8012e5c:	40200000 	.word	0x40200000
 8012e60:	3ff00000 	.word	0x3ff00000
 8012e64:	3e700000 	.word	0x3e700000
 8012e68:	41700000 	.word	0x41700000
 8012e6c:	3fe00000 	.word	0x3fe00000
 8012e70:	08022058 	.word	0x08022058
 8012e74:	1e62      	subs	r2, r4, #1
 8012e76:	ab0e      	add	r3, sp, #56	; 0x38
 8012e78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012e7c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8012e80:	a90e      	add	r1, sp, #56	; 0x38
 8012e82:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8012e86:	e739      	b.n	8012cfc <__kernel_rem_pio2+0x1cc>
 8012e88:	1e62      	subs	r2, r4, #1
 8012e8a:	ab0e      	add	r3, sp, #56	; 0x38
 8012e8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012e90:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8012e94:	e7f4      	b.n	8012e80 <__kernel_rem_pio2+0x350>
 8012e96:	a90e      	add	r1, sp, #56	; 0x38
 8012e98:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8012e9c:	3b01      	subs	r3, #1
 8012e9e:	430a      	orrs	r2, r1
 8012ea0:	e789      	b.n	8012db6 <__kernel_rem_pio2+0x286>
 8012ea2:	3301      	adds	r3, #1
 8012ea4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8012ea8:	2900      	cmp	r1, #0
 8012eaa:	d0fa      	beq.n	8012ea2 <__kernel_rem_pio2+0x372>
 8012eac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012eae:	f502 721a 	add.w	r2, r2, #616	; 0x268
 8012eb2:	446a      	add	r2, sp
 8012eb4:	3a98      	subs	r2, #152	; 0x98
 8012eb6:	920a      	str	r2, [sp, #40]	; 0x28
 8012eb8:	9a08      	ldr	r2, [sp, #32]
 8012eba:	18e3      	adds	r3, r4, r3
 8012ebc:	18a5      	adds	r5, r4, r2
 8012ebe:	aa22      	add	r2, sp, #136	; 0x88
 8012ec0:	f104 0801 	add.w	r8, r4, #1
 8012ec4:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8012ec8:	9304      	str	r3, [sp, #16]
 8012eca:	9b04      	ldr	r3, [sp, #16]
 8012ecc:	4543      	cmp	r3, r8
 8012ece:	da04      	bge.n	8012eda <__kernel_rem_pio2+0x3aa>
 8012ed0:	461c      	mov	r4, r3
 8012ed2:	e6a3      	b.n	8012c1c <__kernel_rem_pio2+0xec>
 8012ed4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012ed6:	2301      	movs	r3, #1
 8012ed8:	e7e4      	b.n	8012ea4 <__kernel_rem_pio2+0x374>
 8012eda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012edc:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8012ee0:	f7ed fb20 	bl	8000524 <__aeabi_i2d>
 8012ee4:	e8e5 0102 	strd	r0, r1, [r5], #8
 8012ee8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012eea:	46ab      	mov	fp, r5
 8012eec:	461c      	mov	r4, r3
 8012eee:	f04f 0900 	mov.w	r9, #0
 8012ef2:	2600      	movs	r6, #0
 8012ef4:	2700      	movs	r7, #0
 8012ef6:	9b06      	ldr	r3, [sp, #24]
 8012ef8:	4599      	cmp	r9, r3
 8012efa:	dd06      	ble.n	8012f0a <__kernel_rem_pio2+0x3da>
 8012efc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012efe:	e8e3 6702 	strd	r6, r7, [r3], #8
 8012f02:	f108 0801 	add.w	r8, r8, #1
 8012f06:	930a      	str	r3, [sp, #40]	; 0x28
 8012f08:	e7df      	b.n	8012eca <__kernel_rem_pio2+0x39a>
 8012f0a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8012f0e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8012f12:	f7ed fb71 	bl	80005f8 <__aeabi_dmul>
 8012f16:	4602      	mov	r2, r0
 8012f18:	460b      	mov	r3, r1
 8012f1a:	4630      	mov	r0, r6
 8012f1c:	4639      	mov	r1, r7
 8012f1e:	f7ed f9b5 	bl	800028c <__adddf3>
 8012f22:	f109 0901 	add.w	r9, r9, #1
 8012f26:	4606      	mov	r6, r0
 8012f28:	460f      	mov	r7, r1
 8012f2a:	e7e4      	b.n	8012ef6 <__kernel_rem_pio2+0x3c6>
 8012f2c:	3d01      	subs	r5, #1
 8012f2e:	e748      	b.n	8012dc2 <__kernel_rem_pio2+0x292>
 8012f30:	ec47 6b10 	vmov	d0, r6, r7
 8012f34:	f1ca 0000 	rsb	r0, sl, #0
 8012f38:	f000 fa4e 	bl	80133d8 <scalbn>
 8012f3c:	ec57 6b10 	vmov	r6, r7, d0
 8012f40:	4ba0      	ldr	r3, [pc, #640]	; (80131c4 <__kernel_rem_pio2+0x694>)
 8012f42:	ee10 0a10 	vmov	r0, s0
 8012f46:	2200      	movs	r2, #0
 8012f48:	4639      	mov	r1, r7
 8012f4a:	f7ed fddb 	bl	8000b04 <__aeabi_dcmpge>
 8012f4e:	b1f8      	cbz	r0, 8012f90 <__kernel_rem_pio2+0x460>
 8012f50:	4b9d      	ldr	r3, [pc, #628]	; (80131c8 <__kernel_rem_pio2+0x698>)
 8012f52:	2200      	movs	r2, #0
 8012f54:	4630      	mov	r0, r6
 8012f56:	4639      	mov	r1, r7
 8012f58:	f7ed fb4e 	bl	80005f8 <__aeabi_dmul>
 8012f5c:	f7ed fdfc 	bl	8000b58 <__aeabi_d2iz>
 8012f60:	4680      	mov	r8, r0
 8012f62:	f7ed fadf 	bl	8000524 <__aeabi_i2d>
 8012f66:	4b97      	ldr	r3, [pc, #604]	; (80131c4 <__kernel_rem_pio2+0x694>)
 8012f68:	2200      	movs	r2, #0
 8012f6a:	f7ed fb45 	bl	80005f8 <__aeabi_dmul>
 8012f6e:	460b      	mov	r3, r1
 8012f70:	4602      	mov	r2, r0
 8012f72:	4639      	mov	r1, r7
 8012f74:	4630      	mov	r0, r6
 8012f76:	f7ed f987 	bl	8000288 <__aeabi_dsub>
 8012f7a:	f7ed fded 	bl	8000b58 <__aeabi_d2iz>
 8012f7e:	1c65      	adds	r5, r4, #1
 8012f80:	ab0e      	add	r3, sp, #56	; 0x38
 8012f82:	f10a 0a18 	add.w	sl, sl, #24
 8012f86:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012f8a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8012f8e:	e720      	b.n	8012dd2 <__kernel_rem_pio2+0x2a2>
 8012f90:	4630      	mov	r0, r6
 8012f92:	4639      	mov	r1, r7
 8012f94:	f7ed fde0 	bl	8000b58 <__aeabi_d2iz>
 8012f98:	ab0e      	add	r3, sp, #56	; 0x38
 8012f9a:	4625      	mov	r5, r4
 8012f9c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012fa0:	e717      	b.n	8012dd2 <__kernel_rem_pio2+0x2a2>
 8012fa2:	ab0e      	add	r3, sp, #56	; 0x38
 8012fa4:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8012fa8:	f7ed fabc 	bl	8000524 <__aeabi_i2d>
 8012fac:	4632      	mov	r2, r6
 8012fae:	463b      	mov	r3, r7
 8012fb0:	f7ed fb22 	bl	80005f8 <__aeabi_dmul>
 8012fb4:	4b84      	ldr	r3, [pc, #528]	; (80131c8 <__kernel_rem_pio2+0x698>)
 8012fb6:	e968 0102 	strd	r0, r1, [r8, #-8]!
 8012fba:	2200      	movs	r2, #0
 8012fbc:	4630      	mov	r0, r6
 8012fbe:	4639      	mov	r1, r7
 8012fc0:	f7ed fb1a 	bl	80005f8 <__aeabi_dmul>
 8012fc4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012fc8:	4606      	mov	r6, r0
 8012fca:	460f      	mov	r7, r1
 8012fcc:	e70f      	b.n	8012dee <__kernel_rem_pio2+0x2be>
 8012fce:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8012fd2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8012fd6:	f7ed fb0f 	bl	80005f8 <__aeabi_dmul>
 8012fda:	4602      	mov	r2, r0
 8012fdc:	460b      	mov	r3, r1
 8012fde:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012fe2:	f7ed f953 	bl	800028c <__adddf3>
 8012fe6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8012fea:	f108 0801 	add.w	r8, r8, #1
 8012fee:	9b02      	ldr	r3, [sp, #8]
 8012ff0:	4598      	cmp	r8, r3
 8012ff2:	dc01      	bgt.n	8012ff8 <__kernel_rem_pio2+0x4c8>
 8012ff4:	45b8      	cmp	r8, r7
 8012ff6:	ddea      	ble.n	8012fce <__kernel_rem_pio2+0x49e>
 8012ff8:	ed9d 7b06 	vldr	d7, [sp, #24]
 8012ffc:	ab4a      	add	r3, sp, #296	; 0x128
 8012ffe:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8013002:	ed87 7b00 	vstr	d7, [r7]
 8013006:	3e01      	subs	r6, #1
 8013008:	e6f8      	b.n	8012dfc <__kernel_rem_pio2+0x2cc>
 801300a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801300c:	2b02      	cmp	r3, #2
 801300e:	dc0b      	bgt.n	8013028 <__kernel_rem_pio2+0x4f8>
 8013010:	2b00      	cmp	r3, #0
 8013012:	dc35      	bgt.n	8013080 <__kernel_rem_pio2+0x550>
 8013014:	d059      	beq.n	80130ca <__kernel_rem_pio2+0x59a>
 8013016:	9b04      	ldr	r3, [sp, #16]
 8013018:	f003 0007 	and.w	r0, r3, #7
 801301c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8013020:	ecbd 8b02 	vpop	{d8}
 8013024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013028:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801302a:	2b03      	cmp	r3, #3
 801302c:	d1f3      	bne.n	8013016 <__kernel_rem_pio2+0x4e6>
 801302e:	ab4a      	add	r3, sp, #296	; 0x128
 8013030:	4423      	add	r3, r4
 8013032:	9306      	str	r3, [sp, #24]
 8013034:	461c      	mov	r4, r3
 8013036:	469a      	mov	sl, r3
 8013038:	9502      	str	r5, [sp, #8]
 801303a:	9b02      	ldr	r3, [sp, #8]
 801303c:	2b00      	cmp	r3, #0
 801303e:	f1aa 0a08 	sub.w	sl, sl, #8
 8013042:	dc6b      	bgt.n	801311c <__kernel_rem_pio2+0x5ec>
 8013044:	46aa      	mov	sl, r5
 8013046:	f1ba 0f01 	cmp.w	sl, #1
 801304a:	f1a4 0408 	sub.w	r4, r4, #8
 801304e:	f300 8085 	bgt.w	801315c <__kernel_rem_pio2+0x62c>
 8013052:	9c06      	ldr	r4, [sp, #24]
 8013054:	2000      	movs	r0, #0
 8013056:	3408      	adds	r4, #8
 8013058:	2100      	movs	r1, #0
 801305a:	2d01      	cmp	r5, #1
 801305c:	f300 809d 	bgt.w	801319a <__kernel_rem_pio2+0x66a>
 8013060:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8013064:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 8013068:	f1bb 0f00 	cmp.w	fp, #0
 801306c:	f040 809b 	bne.w	80131a6 <__kernel_rem_pio2+0x676>
 8013070:	9b01      	ldr	r3, [sp, #4]
 8013072:	e9c3 5600 	strd	r5, r6, [r3]
 8013076:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801307a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801307e:	e7ca      	b.n	8013016 <__kernel_rem_pio2+0x4e6>
 8013080:	3408      	adds	r4, #8
 8013082:	ab4a      	add	r3, sp, #296	; 0x128
 8013084:	441c      	add	r4, r3
 8013086:	462e      	mov	r6, r5
 8013088:	2000      	movs	r0, #0
 801308a:	2100      	movs	r1, #0
 801308c:	2e00      	cmp	r6, #0
 801308e:	da36      	bge.n	80130fe <__kernel_rem_pio2+0x5ce>
 8013090:	f1bb 0f00 	cmp.w	fp, #0
 8013094:	d039      	beq.n	801310a <__kernel_rem_pio2+0x5da>
 8013096:	4602      	mov	r2, r0
 8013098:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801309c:	9c01      	ldr	r4, [sp, #4]
 801309e:	e9c4 2300 	strd	r2, r3, [r4]
 80130a2:	4602      	mov	r2, r0
 80130a4:	460b      	mov	r3, r1
 80130a6:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 80130aa:	f7ed f8ed 	bl	8000288 <__aeabi_dsub>
 80130ae:	ae4c      	add	r6, sp, #304	; 0x130
 80130b0:	2401      	movs	r4, #1
 80130b2:	42a5      	cmp	r5, r4
 80130b4:	da2c      	bge.n	8013110 <__kernel_rem_pio2+0x5e0>
 80130b6:	f1bb 0f00 	cmp.w	fp, #0
 80130ba:	d002      	beq.n	80130c2 <__kernel_rem_pio2+0x592>
 80130bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80130c0:	4619      	mov	r1, r3
 80130c2:	9b01      	ldr	r3, [sp, #4]
 80130c4:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80130c8:	e7a5      	b.n	8013016 <__kernel_rem_pio2+0x4e6>
 80130ca:	f504 731a 	add.w	r3, r4, #616	; 0x268
 80130ce:	eb0d 0403 	add.w	r4, sp, r3
 80130d2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80130d6:	2000      	movs	r0, #0
 80130d8:	2100      	movs	r1, #0
 80130da:	2d00      	cmp	r5, #0
 80130dc:	da09      	bge.n	80130f2 <__kernel_rem_pio2+0x5c2>
 80130de:	f1bb 0f00 	cmp.w	fp, #0
 80130e2:	d002      	beq.n	80130ea <__kernel_rem_pio2+0x5ba>
 80130e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80130e8:	4619      	mov	r1, r3
 80130ea:	9b01      	ldr	r3, [sp, #4]
 80130ec:	e9c3 0100 	strd	r0, r1, [r3]
 80130f0:	e791      	b.n	8013016 <__kernel_rem_pio2+0x4e6>
 80130f2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80130f6:	f7ed f8c9 	bl	800028c <__adddf3>
 80130fa:	3d01      	subs	r5, #1
 80130fc:	e7ed      	b.n	80130da <__kernel_rem_pio2+0x5aa>
 80130fe:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8013102:	f7ed f8c3 	bl	800028c <__adddf3>
 8013106:	3e01      	subs	r6, #1
 8013108:	e7c0      	b.n	801308c <__kernel_rem_pio2+0x55c>
 801310a:	4602      	mov	r2, r0
 801310c:	460b      	mov	r3, r1
 801310e:	e7c5      	b.n	801309c <__kernel_rem_pio2+0x56c>
 8013110:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8013114:	f7ed f8ba 	bl	800028c <__adddf3>
 8013118:	3401      	adds	r4, #1
 801311a:	e7ca      	b.n	80130b2 <__kernel_rem_pio2+0x582>
 801311c:	e9da 8900 	ldrd	r8, r9, [sl]
 8013120:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8013124:	9b02      	ldr	r3, [sp, #8]
 8013126:	3b01      	subs	r3, #1
 8013128:	9302      	str	r3, [sp, #8]
 801312a:	4632      	mov	r2, r6
 801312c:	463b      	mov	r3, r7
 801312e:	4640      	mov	r0, r8
 8013130:	4649      	mov	r1, r9
 8013132:	f7ed f8ab 	bl	800028c <__adddf3>
 8013136:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801313a:	4602      	mov	r2, r0
 801313c:	460b      	mov	r3, r1
 801313e:	4640      	mov	r0, r8
 8013140:	4649      	mov	r1, r9
 8013142:	f7ed f8a1 	bl	8000288 <__aeabi_dsub>
 8013146:	4632      	mov	r2, r6
 8013148:	463b      	mov	r3, r7
 801314a:	f7ed f89f 	bl	800028c <__adddf3>
 801314e:	ed9d 7b08 	vldr	d7, [sp, #32]
 8013152:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8013156:	ed8a 7b00 	vstr	d7, [sl]
 801315a:	e76e      	b.n	801303a <__kernel_rem_pio2+0x50a>
 801315c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8013160:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8013164:	4640      	mov	r0, r8
 8013166:	4632      	mov	r2, r6
 8013168:	463b      	mov	r3, r7
 801316a:	4649      	mov	r1, r9
 801316c:	f7ed f88e 	bl	800028c <__adddf3>
 8013170:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013174:	4602      	mov	r2, r0
 8013176:	460b      	mov	r3, r1
 8013178:	4640      	mov	r0, r8
 801317a:	4649      	mov	r1, r9
 801317c:	f7ed f884 	bl	8000288 <__aeabi_dsub>
 8013180:	4632      	mov	r2, r6
 8013182:	463b      	mov	r3, r7
 8013184:	f7ed f882 	bl	800028c <__adddf3>
 8013188:	ed9d 7b02 	vldr	d7, [sp, #8]
 801318c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8013190:	ed84 7b00 	vstr	d7, [r4]
 8013194:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013198:	e755      	b.n	8013046 <__kernel_rem_pio2+0x516>
 801319a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801319e:	f7ed f875 	bl	800028c <__adddf3>
 80131a2:	3d01      	subs	r5, #1
 80131a4:	e759      	b.n	801305a <__kernel_rem_pio2+0x52a>
 80131a6:	9b01      	ldr	r3, [sp, #4]
 80131a8:	9a01      	ldr	r2, [sp, #4]
 80131aa:	601d      	str	r5, [r3, #0]
 80131ac:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 80131b0:	605c      	str	r4, [r3, #4]
 80131b2:	609f      	str	r7, [r3, #8]
 80131b4:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 80131b8:	60d3      	str	r3, [r2, #12]
 80131ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80131be:	6110      	str	r0, [r2, #16]
 80131c0:	6153      	str	r3, [r2, #20]
 80131c2:	e728      	b.n	8013016 <__kernel_rem_pio2+0x4e6>
 80131c4:	41700000 	.word	0x41700000
 80131c8:	3e700000 	.word	0x3e700000
 80131cc:	00000000 	.word	0x00000000

080131d0 <__kernel_sin>:
 80131d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131d4:	ed2d 8b04 	vpush	{d8-d9}
 80131d8:	eeb0 8a41 	vmov.f32	s16, s2
 80131dc:	eef0 8a61 	vmov.f32	s17, s3
 80131e0:	ec55 4b10 	vmov	r4, r5, d0
 80131e4:	b083      	sub	sp, #12
 80131e6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80131ea:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80131ee:	9001      	str	r0, [sp, #4]
 80131f0:	da06      	bge.n	8013200 <__kernel_sin+0x30>
 80131f2:	ee10 0a10 	vmov	r0, s0
 80131f6:	4629      	mov	r1, r5
 80131f8:	f7ed fcae 	bl	8000b58 <__aeabi_d2iz>
 80131fc:	2800      	cmp	r0, #0
 80131fe:	d051      	beq.n	80132a4 <__kernel_sin+0xd4>
 8013200:	4622      	mov	r2, r4
 8013202:	462b      	mov	r3, r5
 8013204:	4620      	mov	r0, r4
 8013206:	4629      	mov	r1, r5
 8013208:	f7ed f9f6 	bl	80005f8 <__aeabi_dmul>
 801320c:	4682      	mov	sl, r0
 801320e:	468b      	mov	fp, r1
 8013210:	4602      	mov	r2, r0
 8013212:	460b      	mov	r3, r1
 8013214:	4620      	mov	r0, r4
 8013216:	4629      	mov	r1, r5
 8013218:	f7ed f9ee 	bl	80005f8 <__aeabi_dmul>
 801321c:	a341      	add	r3, pc, #260	; (adr r3, 8013324 <__kernel_sin+0x154>)
 801321e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013222:	4680      	mov	r8, r0
 8013224:	4689      	mov	r9, r1
 8013226:	4650      	mov	r0, sl
 8013228:	4659      	mov	r1, fp
 801322a:	f7ed f9e5 	bl	80005f8 <__aeabi_dmul>
 801322e:	a33f      	add	r3, pc, #252	; (adr r3, 801332c <__kernel_sin+0x15c>)
 8013230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013234:	f7ed f828 	bl	8000288 <__aeabi_dsub>
 8013238:	4652      	mov	r2, sl
 801323a:	465b      	mov	r3, fp
 801323c:	f7ed f9dc 	bl	80005f8 <__aeabi_dmul>
 8013240:	a33c      	add	r3, pc, #240	; (adr r3, 8013334 <__kernel_sin+0x164>)
 8013242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013246:	f7ed f821 	bl	800028c <__adddf3>
 801324a:	4652      	mov	r2, sl
 801324c:	465b      	mov	r3, fp
 801324e:	f7ed f9d3 	bl	80005f8 <__aeabi_dmul>
 8013252:	a33a      	add	r3, pc, #232	; (adr r3, 801333c <__kernel_sin+0x16c>)
 8013254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013258:	f7ed f816 	bl	8000288 <__aeabi_dsub>
 801325c:	4652      	mov	r2, sl
 801325e:	465b      	mov	r3, fp
 8013260:	f7ed f9ca 	bl	80005f8 <__aeabi_dmul>
 8013264:	a337      	add	r3, pc, #220	; (adr r3, 8013344 <__kernel_sin+0x174>)
 8013266:	e9d3 2300 	ldrd	r2, r3, [r3]
 801326a:	f7ed f80f 	bl	800028c <__adddf3>
 801326e:	9b01      	ldr	r3, [sp, #4]
 8013270:	4606      	mov	r6, r0
 8013272:	460f      	mov	r7, r1
 8013274:	b9eb      	cbnz	r3, 80132b2 <__kernel_sin+0xe2>
 8013276:	4602      	mov	r2, r0
 8013278:	460b      	mov	r3, r1
 801327a:	4650      	mov	r0, sl
 801327c:	4659      	mov	r1, fp
 801327e:	f7ed f9bb 	bl	80005f8 <__aeabi_dmul>
 8013282:	a325      	add	r3, pc, #148	; (adr r3, 8013318 <__kernel_sin+0x148>)
 8013284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013288:	f7ec fffe 	bl	8000288 <__aeabi_dsub>
 801328c:	4642      	mov	r2, r8
 801328e:	464b      	mov	r3, r9
 8013290:	f7ed f9b2 	bl	80005f8 <__aeabi_dmul>
 8013294:	4602      	mov	r2, r0
 8013296:	460b      	mov	r3, r1
 8013298:	4620      	mov	r0, r4
 801329a:	4629      	mov	r1, r5
 801329c:	f7ec fff6 	bl	800028c <__adddf3>
 80132a0:	4604      	mov	r4, r0
 80132a2:	460d      	mov	r5, r1
 80132a4:	ec45 4b10 	vmov	d0, r4, r5
 80132a8:	b003      	add	sp, #12
 80132aa:	ecbd 8b04 	vpop	{d8-d9}
 80132ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80132b2:	4b1b      	ldr	r3, [pc, #108]	; (8013320 <__kernel_sin+0x150>)
 80132b4:	ec51 0b18 	vmov	r0, r1, d8
 80132b8:	2200      	movs	r2, #0
 80132ba:	f7ed f99d 	bl	80005f8 <__aeabi_dmul>
 80132be:	4632      	mov	r2, r6
 80132c0:	ec41 0b19 	vmov	d9, r0, r1
 80132c4:	463b      	mov	r3, r7
 80132c6:	4640      	mov	r0, r8
 80132c8:	4649      	mov	r1, r9
 80132ca:	f7ed f995 	bl	80005f8 <__aeabi_dmul>
 80132ce:	4602      	mov	r2, r0
 80132d0:	460b      	mov	r3, r1
 80132d2:	ec51 0b19 	vmov	r0, r1, d9
 80132d6:	f7ec ffd7 	bl	8000288 <__aeabi_dsub>
 80132da:	4652      	mov	r2, sl
 80132dc:	465b      	mov	r3, fp
 80132de:	f7ed f98b 	bl	80005f8 <__aeabi_dmul>
 80132e2:	ec53 2b18 	vmov	r2, r3, d8
 80132e6:	f7ec ffcf 	bl	8000288 <__aeabi_dsub>
 80132ea:	a30b      	add	r3, pc, #44	; (adr r3, 8013318 <__kernel_sin+0x148>)
 80132ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132f0:	4606      	mov	r6, r0
 80132f2:	460f      	mov	r7, r1
 80132f4:	4640      	mov	r0, r8
 80132f6:	4649      	mov	r1, r9
 80132f8:	f7ed f97e 	bl	80005f8 <__aeabi_dmul>
 80132fc:	4602      	mov	r2, r0
 80132fe:	460b      	mov	r3, r1
 8013300:	4630      	mov	r0, r6
 8013302:	4639      	mov	r1, r7
 8013304:	f7ec ffc2 	bl	800028c <__adddf3>
 8013308:	4602      	mov	r2, r0
 801330a:	460b      	mov	r3, r1
 801330c:	4620      	mov	r0, r4
 801330e:	4629      	mov	r1, r5
 8013310:	f7ec ffba 	bl	8000288 <__aeabi_dsub>
 8013314:	e7c4      	b.n	80132a0 <__kernel_sin+0xd0>
 8013316:	bf00      	nop
 8013318:	55555549 	.word	0x55555549
 801331c:	3fc55555 	.word	0x3fc55555
 8013320:	3fe00000 	.word	0x3fe00000
 8013324:	5acfd57c 	.word	0x5acfd57c
 8013328:	3de5d93a 	.word	0x3de5d93a
 801332c:	8a2b9ceb 	.word	0x8a2b9ceb
 8013330:	3e5ae5e6 	.word	0x3e5ae5e6
 8013334:	57b1fe7d 	.word	0x57b1fe7d
 8013338:	3ec71de3 	.word	0x3ec71de3
 801333c:	19c161d5 	.word	0x19c161d5
 8013340:	3f2a01a0 	.word	0x3f2a01a0
 8013344:	1110f8a6 	.word	0x1110f8a6
 8013348:	3f811111 	.word	0x3f811111

0801334c <with_errno>:
 801334c:	b570      	push	{r4, r5, r6, lr}
 801334e:	4604      	mov	r4, r0
 8013350:	460d      	mov	r5, r1
 8013352:	4616      	mov	r6, r2
 8013354:	f7f9 fcfa 	bl	800cd4c <__errno>
 8013358:	4629      	mov	r1, r5
 801335a:	6006      	str	r6, [r0, #0]
 801335c:	4620      	mov	r0, r4
 801335e:	bd70      	pop	{r4, r5, r6, pc}

08013360 <xflow>:
 8013360:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013362:	4614      	mov	r4, r2
 8013364:	461d      	mov	r5, r3
 8013366:	b108      	cbz	r0, 801336c <xflow+0xc>
 8013368:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801336c:	e9cd 2300 	strd	r2, r3, [sp]
 8013370:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013374:	4620      	mov	r0, r4
 8013376:	4629      	mov	r1, r5
 8013378:	f7ed f93e 	bl	80005f8 <__aeabi_dmul>
 801337c:	2222      	movs	r2, #34	; 0x22
 801337e:	b003      	add	sp, #12
 8013380:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013384:	f7ff bfe2 	b.w	801334c <with_errno>

08013388 <__math_uflow>:
 8013388:	b508      	push	{r3, lr}
 801338a:	2200      	movs	r2, #0
 801338c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8013390:	f7ff ffe6 	bl	8013360 <xflow>
 8013394:	ec41 0b10 	vmov	d0, r0, r1
 8013398:	bd08      	pop	{r3, pc}

0801339a <__math_oflow>:
 801339a:	b508      	push	{r3, lr}
 801339c:	2200      	movs	r2, #0
 801339e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80133a2:	f7ff ffdd 	bl	8013360 <xflow>
 80133a6:	ec41 0b10 	vmov	d0, r0, r1
 80133aa:	bd08      	pop	{r3, pc}

080133ac <fabs>:
 80133ac:	ec51 0b10 	vmov	r0, r1, d0
 80133b0:	ee10 2a10 	vmov	r2, s0
 80133b4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80133b8:	ec43 2b10 	vmov	d0, r2, r3
 80133bc:	4770      	bx	lr

080133be <finite>:
 80133be:	b082      	sub	sp, #8
 80133c0:	ed8d 0b00 	vstr	d0, [sp]
 80133c4:	9801      	ldr	r0, [sp, #4]
 80133c6:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80133ca:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80133ce:	0fc0      	lsrs	r0, r0, #31
 80133d0:	b002      	add	sp, #8
 80133d2:	4770      	bx	lr
 80133d4:	0000      	movs	r0, r0
	...

080133d8 <scalbn>:
 80133d8:	b570      	push	{r4, r5, r6, lr}
 80133da:	ec55 4b10 	vmov	r4, r5, d0
 80133de:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80133e2:	4606      	mov	r6, r0
 80133e4:	462b      	mov	r3, r5
 80133e6:	b99a      	cbnz	r2, 8013410 <scalbn+0x38>
 80133e8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80133ec:	4323      	orrs	r3, r4
 80133ee:	d036      	beq.n	801345e <scalbn+0x86>
 80133f0:	4b39      	ldr	r3, [pc, #228]	; (80134d8 <scalbn+0x100>)
 80133f2:	4629      	mov	r1, r5
 80133f4:	ee10 0a10 	vmov	r0, s0
 80133f8:	2200      	movs	r2, #0
 80133fa:	f7ed f8fd 	bl	80005f8 <__aeabi_dmul>
 80133fe:	4b37      	ldr	r3, [pc, #220]	; (80134dc <scalbn+0x104>)
 8013400:	429e      	cmp	r6, r3
 8013402:	4604      	mov	r4, r0
 8013404:	460d      	mov	r5, r1
 8013406:	da10      	bge.n	801342a <scalbn+0x52>
 8013408:	a32b      	add	r3, pc, #172	; (adr r3, 80134b8 <scalbn+0xe0>)
 801340a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801340e:	e03a      	b.n	8013486 <scalbn+0xae>
 8013410:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8013414:	428a      	cmp	r2, r1
 8013416:	d10c      	bne.n	8013432 <scalbn+0x5a>
 8013418:	ee10 2a10 	vmov	r2, s0
 801341c:	4620      	mov	r0, r4
 801341e:	4629      	mov	r1, r5
 8013420:	f7ec ff34 	bl	800028c <__adddf3>
 8013424:	4604      	mov	r4, r0
 8013426:	460d      	mov	r5, r1
 8013428:	e019      	b.n	801345e <scalbn+0x86>
 801342a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801342e:	460b      	mov	r3, r1
 8013430:	3a36      	subs	r2, #54	; 0x36
 8013432:	4432      	add	r2, r6
 8013434:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8013438:	428a      	cmp	r2, r1
 801343a:	dd08      	ble.n	801344e <scalbn+0x76>
 801343c:	2d00      	cmp	r5, #0
 801343e:	a120      	add	r1, pc, #128	; (adr r1, 80134c0 <scalbn+0xe8>)
 8013440:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013444:	da1c      	bge.n	8013480 <scalbn+0xa8>
 8013446:	a120      	add	r1, pc, #128	; (adr r1, 80134c8 <scalbn+0xf0>)
 8013448:	e9d1 0100 	ldrd	r0, r1, [r1]
 801344c:	e018      	b.n	8013480 <scalbn+0xa8>
 801344e:	2a00      	cmp	r2, #0
 8013450:	dd08      	ble.n	8013464 <scalbn+0x8c>
 8013452:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013456:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801345a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801345e:	ec45 4b10 	vmov	d0, r4, r5
 8013462:	bd70      	pop	{r4, r5, r6, pc}
 8013464:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8013468:	da19      	bge.n	801349e <scalbn+0xc6>
 801346a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801346e:	429e      	cmp	r6, r3
 8013470:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8013474:	dd0a      	ble.n	801348c <scalbn+0xb4>
 8013476:	a112      	add	r1, pc, #72	; (adr r1, 80134c0 <scalbn+0xe8>)
 8013478:	e9d1 0100 	ldrd	r0, r1, [r1]
 801347c:	2b00      	cmp	r3, #0
 801347e:	d1e2      	bne.n	8013446 <scalbn+0x6e>
 8013480:	a30f      	add	r3, pc, #60	; (adr r3, 80134c0 <scalbn+0xe8>)
 8013482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013486:	f7ed f8b7 	bl	80005f8 <__aeabi_dmul>
 801348a:	e7cb      	b.n	8013424 <scalbn+0x4c>
 801348c:	a10a      	add	r1, pc, #40	; (adr r1, 80134b8 <scalbn+0xe0>)
 801348e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013492:	2b00      	cmp	r3, #0
 8013494:	d0b8      	beq.n	8013408 <scalbn+0x30>
 8013496:	a10e      	add	r1, pc, #56	; (adr r1, 80134d0 <scalbn+0xf8>)
 8013498:	e9d1 0100 	ldrd	r0, r1, [r1]
 801349c:	e7b4      	b.n	8013408 <scalbn+0x30>
 801349e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80134a2:	3236      	adds	r2, #54	; 0x36
 80134a4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80134a8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80134ac:	4620      	mov	r0, r4
 80134ae:	4b0c      	ldr	r3, [pc, #48]	; (80134e0 <scalbn+0x108>)
 80134b0:	2200      	movs	r2, #0
 80134b2:	e7e8      	b.n	8013486 <scalbn+0xae>
 80134b4:	f3af 8000 	nop.w
 80134b8:	c2f8f359 	.word	0xc2f8f359
 80134bc:	01a56e1f 	.word	0x01a56e1f
 80134c0:	8800759c 	.word	0x8800759c
 80134c4:	7e37e43c 	.word	0x7e37e43c
 80134c8:	8800759c 	.word	0x8800759c
 80134cc:	fe37e43c 	.word	0xfe37e43c
 80134d0:	c2f8f359 	.word	0xc2f8f359
 80134d4:	81a56e1f 	.word	0x81a56e1f
 80134d8:	43500000 	.word	0x43500000
 80134dc:	ffff3cb0 	.word	0xffff3cb0
 80134e0:	3c900000 	.word	0x3c900000

080134e4 <_init>:
 80134e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134e6:	bf00      	nop
 80134e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80134ea:	bc08      	pop	{r3}
 80134ec:	469e      	mov	lr, r3
 80134ee:	4770      	bx	lr

080134f0 <_fini>:
 80134f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134f2:	bf00      	nop
 80134f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80134f6:	bc08      	pop	{r3}
 80134f8:	469e      	mov	lr, r3
 80134fa:	4770      	bx	lr
