{
  "module_name": "dccg.h",
  "hash_id": "72f40020292f45d634095b8145f8d4b131c81c4c8ad06affbd81180bcc88053b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/inc/hw/dccg.h",
  "human_readable_source": " \n\n#ifndef __DAL_DCCG_H__\n#define __DAL_DCCG_H__\n\n#include \"dc_types.h\"\n#include \"hw_shared.h\"\n\nenum phyd32clk_clock_source {\n\tPHYD32CLKA,\n\tPHYD32CLKB,\n\tPHYD32CLKC,\n\tPHYD32CLKD,\n\tPHYD32CLKE,\n\tPHYD32CLKF,\n\tPHYD32CLKG,\n};\n\nenum physymclk_clock_source {\n\tPHYSYMCLK_FORCE_SRC_SYMCLK,    \n\tPHYSYMCLK_FORCE_SRC_PHYD18CLK, \n\tPHYSYMCLK_FORCE_SRC_PHYD32CLK, \n};\n\nenum streamclk_source {\n\tREFCLK,                   \n\tDTBCLK0,                  \n\tDPREFCLK,                 \n};\n\nenum dentist_dispclk_change_mode {\n\tDISPCLK_CHANGE_MODE_IMMEDIATE,\n\tDISPCLK_CHANGE_MODE_RAMPING,\n};\n\nenum pixel_rate_div {\n   PIXEL_RATE_DIV_BY_1 = 0,\n   PIXEL_RATE_DIV_BY_2 = 1,\n   PIXEL_RATE_DIV_BY_4 = 3,\n   PIXEL_RATE_DIV_NA = 0xF\n};\n\nstruct dccg {\n\tstruct dc_context *ctx;\n\tconst struct dccg_funcs *funcs;\n\tint pipe_dppclk_khz[MAX_PIPES];\n\tint ref_dppclk;\n\tbool dpp_clock_gated[MAX_PIPES];\n\t\n\t\n\t\n};\n\nstruct dtbclk_dto_params {\n\tconst struct dc_crtc_timing *timing;\n\tint otg_inst;\n\tint pixclk_khz;\n\tint req_audio_dtbclk_khz;\n\tint num_odm_segments;\n\tint ref_dtbclk_khz;\n\tbool is_hdmi;\n};\n\nstruct dccg_funcs {\n\tvoid (*update_dpp_dto)(struct dccg *dccg,\n\t\t\tint dpp_inst,\n\t\t\tint req_dppclk);\n\tvoid (*get_dccg_ref_freq)(struct dccg *dccg,\n\t\t\tunsigned int xtalin_freq_inKhz,\n\t\t\tunsigned int *dccg_ref_freq_inKhz);\n\tvoid (*set_fifo_errdet_ovr_en)(struct dccg *dccg,\n\t\t\tbool en);\n\tvoid (*otg_add_pixel)(struct dccg *dccg,\n\t\t\tuint32_t otg_inst);\n\tvoid (*otg_drop_pixel)(struct dccg *dccg,\n\t\t\tuint32_t otg_inst);\n\tvoid (*dccg_init)(struct dccg *dccg);\n\n\tvoid (*set_dpstreamclk)(\n\t\t\tstruct dccg *dccg,\n\t\t\tenum streamclk_source src,\n\t\t\tint otg_inst,\n\t\t\tint dp_hpo_inst);\n\n\tvoid (*enable_symclk32_se)(\n\t\t\tstruct dccg *dccg,\n\t\t\tint hpo_se_inst,\n\t\t\tenum phyd32clk_clock_source phyd32clk);\n\n\tvoid (*disable_symclk32_se)(\n\t\t\tstruct dccg *dccg,\n\t\t\tint hpo_se_inst);\n\n\tvoid (*enable_symclk32_le)(\n\t\t\tstruct dccg *dccg,\n\t\t\tint hpo_le_inst,\n\t\t\tenum phyd32clk_clock_source phyd32clk);\n\n\tvoid (*disable_symclk32_le)(\n\t\t\tstruct dccg *dccg,\n\t\t\tint hpo_le_inst);\n\n\tvoid (*set_symclk32_le_root_clock_gating)(\n\t\t\tstruct dccg *dccg,\n\t\t\tint hpo_le_inst,\n\t\t\tbool enable);\n\n\tvoid (*set_physymclk)(\n\t\t\tstruct dccg *dccg,\n\t\t\tint phy_inst,\n\t\t\tenum physymclk_clock_source clk_src,\n\t\t\tbool force_enable);\n\n\tvoid (*set_dtbclk_dto)(\n\t\t\tstruct dccg *dccg,\n\t\t\tconst struct dtbclk_dto_params *params);\n\n\tvoid (*set_audio_dtbclk_dto)(\n\t\t\tstruct dccg *dccg,\n\t\t\tconst struct dtbclk_dto_params *params);\n\n\tvoid (*set_dispclk_change_mode)(\n\t\t\tstruct dccg *dccg,\n\t\t\tenum dentist_dispclk_change_mode change_mode);\n\n\tvoid (*disable_dsc)(\n\t\tstruct dccg *dccg,\n\t\tint inst);\n\n\tvoid (*enable_dsc)(\n\t\tstruct dccg *dccg,\n\t\tint inst);\n\n\tvoid (*set_pixel_rate_div)(struct dccg *dccg,\n\t\t\tuint32_t otg_inst,\n\t\t\tenum pixel_rate_div k1,\n\t\t\tenum pixel_rate_div k2);\n\n\tvoid (*set_valid_pixel_rate)(\n\t\t\tstruct dccg *dccg,\n\t\t\tint ref_dtbclk_khz,\n\t\t\tint otg_inst,\n\t\t\tint pixclk_khz);\n\n\tvoid (*trigger_dio_fifo_resync)(\n\t\t\tstruct dccg *dccg);\n\n\tvoid (*dpp_root_clock_control)(\n\t\t\tstruct dccg *dccg,\n\t\t\tunsigned int dpp_inst,\n\t\t\tbool clock_on);\n\n\tvoid (*enable_symclk_se)(\n\t\t\tstruct dccg *dccg,\n\t\t\tuint32_t stream_enc_inst,\n\t\t\tuint32_t link_enc_inst);\n\n\tvoid (*disable_symclk_se)(\n\t\t\tstruct dccg *dccg,\n\t\t\tuint32_t stream_enc_inst,\n\t\t\tuint32_t link_enc_inst);\n};\n\n#endif \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}