

================================================================
== Vitis HLS Report for 'Stream2Mmap'
================================================================
* Date:           Wed May  8 14:03:53 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        project
* Solution:       Stream2Mmap (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                |                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Stream2Mmap_Pipeline_VITIS_LOOP_24_1_fu_95  |Stream2Mmap_Pipeline_VITIS_LOOP_24_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 9 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%n_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %n" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:11]   --->   Operation 10 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %stream_s, i32 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 11 'nbreadreq' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.06ns)   --->   "%icmp_ln24 = icmp_eq  i64 %n_read, i64 0" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 12 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:11]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mmap, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mmap"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %stream_s, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %stream_s"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %stream_peek, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %stream_peek"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mmap_offset, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_5, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %n"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %n, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%mmap_offset_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mmap_offset" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:11]   --->   Operation 23 'read' 'mmap_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_14 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %stream_peek, i32 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 24 'nbreadreq' 'empty_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.body.lr.ph, void %for.end" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 25 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %mmap_offset_read, i32 2, i32 63" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 26 'partselect' 'trunc_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln24_1" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 27 'sext' 'sext_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%mmap_addr = getelementptr i32 %mmap, i64 %sext_ln24" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 28 'getelementptr' 'mmap_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i64 %n_read" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 29 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.43ns)   --->   "%empty_15 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mmap_addr, i32 %trunc_ln24" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 30 'writereq' 'empty_15' <Predicate = (!icmp_ln24)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_16 = wait i32 @_ssdm_op_Wait"   --->   Operation 31 'wait' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln24 = call void @Stream2Mmap_Pipeline_VITIS_LOOP_24_1, i32 %mmap, i62 %trunc_ln24_1, i64 %n_read, i33 %stream_s" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 32 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln24 = call void @Stream2Mmap_Pipeline_VITIS_LOOP_24_1, i32 %mmap, i62 %trunc_ln24_1, i64 %n_read, i33 %stream_s" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 33 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 34 [5/5] (2.43ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mmap_addr" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27]   --->   Operation 34 'writeresp' 'empty_17' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 35 [4/5] (2.43ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mmap_addr" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27]   --->   Operation 35 'writeresp' 'empty_17' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 36 [3/5] (2.43ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mmap_addr" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27]   --->   Operation 36 'writeresp' 'empty_17' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 37 [2/5] (2.43ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mmap_addr" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27]   --->   Operation 37 'writeresp' 'empty_17' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 38 [1/5] (2.43ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mmap_addr" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27]   --->   Operation 38 'writeresp' 'empty_17' <Predicate = (!icmp_ln24)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.end" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27]   --->   Operation 39 'br' 'br_ln27' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln27 = ret" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:27]   --->   Operation 40 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ stream_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_peek]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mmap_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_read             (read         ) [ 0011100000]
empty              (nbreadreq    ) [ 0000000000]
icmp_ln24          (icmp         ) [ 0011111111]
spectopmodule_ln11 (spectopmodule) [ 0000000000]
specinterface_ln0  (specinterface) [ 0000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000]
specinterface_ln0  (specinterface) [ 0000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000]
specinterface_ln0  (specinterface) [ 0000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000]
specinterface_ln0  (specinterface) [ 0000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000]
specinterface_ln0  (specinterface) [ 0000000000]
mmap_offset_read   (read         ) [ 0000000000]
empty_14           (nbreadreq    ) [ 0000000000]
br_ln24            (br           ) [ 0000000000]
trunc_ln24_1       (partselect   ) [ 0001100000]
sext_ln24          (sext         ) [ 0000000000]
mmap_addr          (getelementptr) [ 0001111111]
trunc_ln24         (trunc        ) [ 0000000000]
empty_15           (writereq     ) [ 0000000000]
empty_16           (wait         ) [ 0000000000]
call_ln24          (call         ) [ 0000000000]
empty_17           (writeresp    ) [ 0000000000]
br_ln27            (br           ) [ 0000000000]
ret_ln27           (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mmap">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmap"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_s"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_peek">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_peek"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mmap_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmap_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i33P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stream2Mmap_Pipeline_VITIS_LOOP_24_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="n_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="empty_nbreadreq_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="33" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="mmap_offset_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mmap_offset_read/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="empty_14_nbreadreq_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="33" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="empty_14/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_writeresp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_15/2 empty_17/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_Stream2Mmap_Pipeline_VITIS_LOOP_24_1_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="62" slack="1"/>
<pin id="99" dir="0" index="3" bw="64" slack="2"/>
<pin id="100" dir="0" index="4" bw="33" slack="0"/>
<pin id="101" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln24_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="trunc_ln24_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="62" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="0"/>
<pin id="114" dir="0" index="2" bw="3" slack="0"/>
<pin id="115" dir="0" index="3" bw="7" slack="0"/>
<pin id="116" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_1/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sext_ln24_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="62" slack="0"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="mmap_addr_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="62" slack="0"/>
<pin id="128" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mmap_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="trunc_ln24_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="n_read_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="1"/>
<pin id="138" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="142" class="1005" name="icmp_ln24_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="146" class="1005" name="trunc_ln24_1_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="62" slack="1"/>
<pin id="148" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_1 "/>
</bind>
</comp>

<comp id="151" class="1005" name="mmap_addr_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="3"/>
<pin id="153" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mmap_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="52" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="58" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="102"><net_src comp="56" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="95" pin=4"/></net>

<net id="109"><net_src comp="60" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="46" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="74" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="119"><net_src comp="48" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="120"><net_src comp="50" pin="0"/><net_sink comp="111" pin=3"/></net>

<net id="124"><net_src comp="111" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="121" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="131"><net_src comp="125" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="135"><net_src comp="132" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="139"><net_src comp="60" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="95" pin=3"/></net>

<net id="145"><net_src comp="105" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="111" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="154"><net_src comp="125" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="88" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mmap | {2 3 4 5 6 7 8 9 }
 - Input state : 
	Port: Stream2Mmap : stream_s | {1 3 4 }
	Port: Stream2Mmap : stream_peek | {2 }
	Port: Stream2Mmap : mmap_offset | {2 }
	Port: Stream2Mmap : n | {1 }
  - Chain level:
	State 1
	State 2
		sext_ln24 : 1
		mmap_addr : 2
		empty_15 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|
|   call   | grp_Stream2Mmap_Pipeline_VITIS_LOOP_24_1_fu_95 |   257   |   100   |
|----------|------------------------------------------------|---------|---------|
|   icmp   |                icmp_ln24_fu_105                |    0    |    29   |
|----------|------------------------------------------------|---------|---------|
|   read   |                n_read_read_fu_60               |    0    |    0    |
|          |           mmap_offset_read_read_fu_74          |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
| nbreadreq|              empty_nbreadreq_fu_66             |    0    |    0    |
|          |            empty_14_nbreadreq_fu_80            |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
| writeresp|               grp_writeresp_fu_88              |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|partselect|               trunc_ln24_1_fu_111              |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   sext   |                sext_ln24_fu_121                |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   trunc  |                trunc_ln24_fu_132               |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   Total  |                                                |   257   |   129   |
|----------|------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  icmp_ln24_reg_142 |    1   |
|  mmap_addr_reg_151 |   32   |
|   n_read_reg_136   |   64   |
|trunc_ln24_1_reg_146|   62   |
+--------------------+--------+
|        Total       |   159  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_88 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_88 |  p1  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   66   ||  0.774  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   257  |   129  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   159  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   416  |   138  |
+-----------+--------+--------+--------+
