<root><simulation><result_generated_time />2023-11-08 01:38:59<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 150, 'OX': 150, 'IY': 299, 'IX': 299, 'FY': 1, 'FX': 1, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />184320000<total_data_size_element />{'W': 8192, 'I': 5721664, 'O': 2880000}<total_data_reuse />{'W': 22500, 'I': 32.214404760573146, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [32, 1, 1], 'O': [32, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 32)], [('K', 32)]], [], []]<I />[[[], [('K', 32)]], [[('C', 32)], []], [], []]<O />[[[('C', 32)], []], [[], [('K', 32)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 6), ('OX', 6), ('K', 2)], [('K', 2), ('OX', 5), ('OX', 5), ('OY', 25)], [('C', 2)]]<I />[[('OY', 6), ('OX', 6), ('K', 2), ('K', 2)], [('OX', 5), ('OX', 5), ('OY', 25)], [('C', 2)]]<O />[[], [('OY', 6), ('OX', 6), ('K', 2), ('K', 2), ('OX', 5), ('OX', 5), ('OY', 25), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 36, 625, 1], 'I': [32.0, 4.0, 1.0, 1.0], 'O': [32.0, 1, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 32768, 65536], 'I': [288, 5760000, 11520000], 'O': [8, 23040000, 23040000], 'O_partial': [8, 23040000, 0], 'O_final': [0, 0, 23040000]}<actual_mem_utilization_individual />{'W': [0.03, 0.0, 0.0], 'I': [0.56, 0.17, 0.0], 'O': [0.02, 0.69, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.86, 0.0], 'I': [0.56, 0.86, 0.0], 'O': [0.02, 0.86, 0.0]}<effective_mem_size_bit />{'W': [8, 32768, 32768], 'I': [288, 5760000, 5760000], 'O': [8, 23040000, 23040000], 'O_partial': [8, 23040000, 0], 'O_final': [0, 0, 23040000]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 32, 1, 1], 'O': [1024, 32, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [32, 32, 1, 1], 'O': [32, 32, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[5120000, 5120000], [5120000, 8192], [8192, 0]]<I />[[22886656, 5721664], [5721664, 5721664], [5721664, 0]]<O />[[(2880000, 5760000), (5760000, 2880000)], [(2880000, 5760000), (2880000, 0)], [(0, 2880000), (0, 0)]]<O_partial />[[(2880000, 5760000), (5760000, 2880000)], [(2880000, 5760000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (2880000, 0)], [(0, 2880000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[640000, 640000], [80000, 128], [32, 0]]<I />[[2860832, 715208], [89401, 89401], [22350, 0]]<O />[[(360000, 720000), (720000, 360000)], [(45000, 90000), (45000, 0)], [(0, 11250), (0, 0)]]<O_partial />[([360000, 720000], [720000, 360000]), ([45000, 90000], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [45000, 0]), ([0, 11250], [0, 0])]</mem_access_count_word><mac_count><active />184320000<idle />0</mac_count></basic_info><energy><total_energy />403014729.4<mem_energy_breakdown><W />[448.4, 8434.2, 42.6]<I />[1222.0, 17718.2, 29767.2]<O />[756.6, 17836.9, 14983.3]</mem_energy_breakdown><MAC_energy><active_MAC />402923520.0<idle_MAC />0.0<total />402923520.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9408<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9408<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />191332<latency_cycle_without_data_loading />180000<ideal_computing_cycle />180000<data_loading><load_cycle_total />11332<load_cycle_individual />{'W': [32, 64, 0], 'I': [18, 11250, 0]}<load_cycle_combined />{'W': 64, 'I': 11250}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-179999], [-179928, -99960], [-89936, -89984]], 'I': [[-179999], [-39968, -22482], [-78750, -87188]], 'O': [[-180000], [-180000, 0], [-135000, -168750]]}<mem_stall_cycle_shared />{'W': [[-179999], [-179928, 0], [0, 0]], 'I': [[-179999], [-39968, 0], [0, 0]], 'O': [[-180000], [-180000, 0], [-135000, -168750]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 32768, 65536], 'I': [288, 5760000, 11520000], 'O': [8, 23040000, 23040000], 'O_partial': [8, 23040000, 0], 'O_final': [0, 0, 23040000]}<data_size_each_level_total />{'W': [16384, 32768, 65536], 'I': [9216, 5760000, 11520000], 'O': [256, 23040000, 23040000]}<loop_cycles_each_level />{'W': [72, 90000, 180000], 'I': [144, 90000, 180000], 'O': [1, 180000, 180000]}<top_ir_loop_size />{'W': [1, 625, 1], 'I': [4, 1, 1], 'O': [1, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [227.6, 0.4], [0.4, 0.4]], 'I': [[8.0, 2.0], [64.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [256.0, 128.0], [128.0, 128.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.2], [227.6, 227.6], [227.6, 0.4]], 'I': [[8.0, 8.0], [256.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [256.0, 256.0], [256.0, 128.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [227.6, 0.4], [0.4, 0]], 'I': [[8.0, 8.0], [256.0, 64.0], [64.0, 0]], 'O': [[8.0, 8.0], [256.0, 128.0], [128.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [867.6, 320.4], [64.4, 128.0]], 'I': [[8.0, 8.0], [867.6, 320.4], [64.4, 128.0]], 'O': [[8.0, 8.0], [867.6, 320.4], [64.4, 128.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 180000], [72, 72, 2500], [90000, 90000, 2]], 'I': [[1, 1, 180000], [36, 144, 1250], [90000, 90000, 2]], 'O': [[1, 1, 180000], [1, 1, 180000], [180000, 180000, 1]]}<trans_time_real />{'W': [[0, 1, 180000], [[0, 72, 2500], [32, 72, 2500]], [[64, 90000, 2], [16, 90000, 2]]], 'I': [[0, 1, 180000], [[4, 144, 1250], [18, 144, 1250]], [[11250, 90000, 2], [2812, 90000, 2]]], 'O': [[0, 1, 180000], [[0, 1, 180000], [0, 1, 180000]], [[45000, 180000, 1], [11250, 180000, 1]]]}<single_stall_cycle />{'W': [[-1], [-72, -40], [-89936, -89984]], 'I': [[-1], [-32, -18], [-78750, -87188]], 'O': [[-1], [-1, 0], [-135000, -168750]]}<single_stall_count />{'W': [179999, 2499, 1], 'I': [179999, 1249, 1], 'O': [180000, 180000, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [64, 0], 'I': [11250, 0], 'O': [45000, 0]}, 1: {'W': [79968, 64], 'I': [22482, 11250], 'O': [0, 45000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-168686, -180000], [-135000, -180000]], 1: [[-77550, -168686], [-180000, -135000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />3.71</simulation></root>